Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 13 21:06:16 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1090 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.030     -125.097                     80                 6207        0.046        0.000                      0                 6207        3.000        0.000                       0                  1099  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1       -7.029     -125.013                     80                 4257        0.129        0.000                      0                 4257        3.750        0.000                       0                   881  
  clk_24MHz_clk_wiz_0_1        39.213        0.000                      0                   10        0.251        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0_1        18.675        0.000                      0                 1134        0.176        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        178.934        0.000                      0                  799        0.223        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0         -7.030     -125.097                     80                 4257        0.129        0.000                      0                 4257        3.750        0.000                       0                   881  
  clk_24MHz_clk_wiz_0          39.210        0.000                      0                   10        0.251        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0          18.673        0.000                      0                 1134        0.176        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          178.930        0.000                      0                  799        0.223        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clk_wiz_0_1   clk_100MHz_clk_wiz_0_1        4.519        0.000                      0                    7        0.271        0.000                      0                    7  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0_1        2.793        0.000                      0                   33        0.575        0.000                      0                   33  
clk_100MHz_clk_wiz_0    clk_100MHz_clk_wiz_0_1       -7.030     -125.097                     80                 4257        0.046        0.000                      0                 4257  
clk_25MHz_clk_wiz_0     clk_100MHz_clk_wiz_0_1        4.516        0.000                      0                    7        0.269        0.000                      0                    7  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0_1        2.788        0.000                      0                   33        0.571        0.000                      0                   33  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        39.210        0.000                      0                   10        0.144        0.000                      0                   10  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        18.673        0.000                      0                 1134        0.070        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0_1          4.156        0.000                      0                    3        0.257        0.000                      0                    3  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0_1          4.156        0.000                      0                    3        0.257        0.000                      0                    3  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        178.930        0.000                      0                  799        0.081        0.000                      0                  799  
clk_100MHz_clk_wiz_0_1  clk_100MHz_clk_wiz_0         -7.030     -125.097                     80                 4257        0.046        0.000                      0                 4257  
clk_25MHz_clk_wiz_0_1   clk_100MHz_clk_wiz_0          4.519        0.000                      0                    7        0.271        0.000                      0                    7  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0          2.793        0.000                      0                   33        0.575        0.000                      0                   33  
clk_25MHz_clk_wiz_0     clk_100MHz_clk_wiz_0          4.516        0.000                      0                    7        0.269        0.000                      0                    7  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0          2.788        0.000                      0                   33        0.571        0.000                      0                   33  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          39.210        0.000                      0                   10        0.144        0.000                      0                   10  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          18.673        0.000                      0                 1134        0.070        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0            4.151        0.000                      0                    3        0.253        0.000                      0                    3  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          178.930        0.000                      0                  799        0.081        0.000                      0                  799  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0            4.151        0.000                      0                    3        0.253        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :           80  Failing Endpoints,  Worst Slack       -7.029ns,  Total Violation     -125.013ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.029ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.019ns  (logic 8.299ns (48.763%)  route 8.720ns (51.237%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.049 r  disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.049    disp/line_reg[10]_i_2_n_6
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.082     8.958    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 -7.029    

Slack (VIOLATED) :        -6.934ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.924ns  (logic 8.204ns (48.476%)  route 8.720ns (51.524%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.954 r  disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.954    disp/line_reg[10]_i_2_n_5
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.082     8.958    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.954    
  -------------------------------------------------------------------
                         slack                                 -6.934    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 8.188ns (48.427%)  route 8.720ns (51.573%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.938 r  disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.938    disp/line_reg[10]_i_2_n_7
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.082     8.958    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -6.918    

Slack (VIOLATED) :        -6.914ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.905ns  (logic 8.185ns (48.418%)  route 8.720ns (51.582%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.935 r  disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.935    disp/line_reg[7]_i_1_n_6
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                 -6.914    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.884ns  (logic 8.164ns (48.354%)  route 8.720ns (51.646%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.914 r  disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.914    disp/line_reg[7]_i_1_n_4
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.819ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 8.090ns (48.126%)  route 8.720ns (51.874%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.840 r  disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.840    disp/line_reg[7]_i_1_n_5
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -6.819    

Slack (VIOLATED) :        -6.803ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 8.074ns (48.077%)  route 8.720ns (51.923%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.824 r  disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.824    disp/line_reg[7]_i_1_n_7
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 -6.803    

Slack (VIOLATED) :        -6.669ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.660ns  (logic 7.940ns (47.659%)  route 8.720ns (52.341%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.690 r  disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.690    disp/line_reg[3]_i_1_n_4
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 -6.669    

Slack (VIOLATED) :        -6.610ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.881ns (47.473%)  route 8.720ns (52.527%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.631 r  disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.631    disp/line_reg[3]_i_1_n_5
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                 -6.610    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 7.732ns (46.997%)  route 8.720ns (53.003%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.482 r  disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.482    disp/line_reg[3]_i_1_n_6
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.021    disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -6.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.366    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.366    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22     disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22     disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66     disp/SAD_diffs2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66     disp/SAD_diffs2_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.213ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.642ns (28.403%)  route 1.618ns (71.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           1.012     0.784    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.124     0.908 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.514    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.727    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                 39.213    

Slack (MET) :             39.309ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.774ns (38.194%)  route 1.252ns (61.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.280    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.589    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.589    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 39.309    

Slack (MET) :             39.406ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.406    

Slack (MET) :             39.406ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.406    

Slack (MET) :             39.406ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.406    

Slack (MET) :             39.406ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.406    

Slack (MET) :             39.914ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.803ns (45.458%)  route 0.963ns (54.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.963     0.695    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     1.020 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.020    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 39.914    

Slack (MET) :             40.312ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.642ns (48.306%)  route 0.687ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.687     0.458    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.582 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.582    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.895    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 40.312    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.449    

Slack (MET) :             40.464ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.533     0.305    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.429 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.893    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.893    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 40.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.160 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.473    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.675ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.772ns  (logic 6.258ns (30.127%)  route 14.514ns (69.873%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.378    18.756    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X91Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.880 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72/O
                         net (fo=1, routed)           0.935    19.815    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/enb_array[67]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.104    38.933    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                 18.675    

Slack (MET) :             19.025ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.258ns (30.642%)  route 14.165ns (69.358%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.474    18.852    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X90Y17         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.490    19.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.650    38.576    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.038    
                         clock uncertainty           -0.104    38.934    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.491    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 19.025    

Slack (MET) :             19.327ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 6.258ns (31.085%)  route 13.874ns (68.915%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.744    18.123    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I4_O)        0.124    18.247 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.929    19.175    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.049    
                         clock uncertainty           -0.104    38.945    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -19.175    
  -------------------------------------------------------------------
                         slack                                 19.327    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.040ns  (logic 6.258ns (31.227%)  route 13.782ns (68.773%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 r  addrb0/P[15]
                         net (fo=59, routed)         10.847    18.225    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124    18.349 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.735    19.084    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.104    38.938    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.495    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -19.084    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.520ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 6.258ns (31.388%)  route 13.680ns (68.612%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.747    18.125    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I1_O)        0.124    18.249 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.732    18.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.104    38.944    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -18.981    
  -------------------------------------------------------------------
                         slack                                 19.520    

Slack (MET) :             19.818ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.625ns  (logic 6.258ns (31.888%)  route 13.367ns (68.112%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)         10.381    17.760    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.124    17.884 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.785    18.669    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.104    38.930    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -18.669    
  -------------------------------------------------------------------
                         slack                                 19.818    

Slack (MET) :             20.172ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.258ns (32.452%)  route 13.026ns (67.548%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.383    17.762    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.886 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.441    18.327    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/enb_array[70]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.104    38.942    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                 20.172    

Slack (MET) :             20.434ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.016ns  (logic 6.382ns (33.560%)  route 12.634ns (66.440%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)          5.591    12.970    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124    13.094 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          3.780    16.874    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb_12__s_net_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.998 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           1.062    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[11]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.040    
                         clock uncertainty           -0.104    38.937    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.494    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                 20.434    

Slack (MET) :             20.512ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.258ns (33.046%)  route 12.679ns (66.954%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 f  addrb0/P[13]
                         net (fo=61, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y72        LUT6 (Prop_lut6_I2_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.637    38.563    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.039    
                         clock uncertainty           -0.104    38.936    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 20.512    

Slack (MET) :             20.516ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.936ns  (logic 6.258ns (33.048%)  route 12.678ns (66.952%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y17        LUT6 (Prop_lut6_I4_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.440    17.979    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.104    38.938    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.495    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 20.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.070    -0.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.066    -0.519    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.528    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.550%)  route 0.138ns (49.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.138    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.070    -0.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.736%)  route 0.137ns (49.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.321    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.066    -0.533    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X45Y50         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.300    vga/Q[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga/plusOp[5]
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.120    -0.484    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.639%)  route 0.152ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.152    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.017    -0.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.184    -0.274    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.070    -0.529    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.809%)  route 0.199ns (51.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.049    -0.230 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga/plusOp[9]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.107    -0.497    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga/plusOp[8]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092    -0.512    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     vga/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      178.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.934ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.682ns  (logic 7.717ns (37.312%)  route 12.965ns (62.688%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y135       LUT6 (Prop_lut6_I1_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.583    19.708    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                178.934    

Slack (MET) :             179.073ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 7.717ns (37.571%)  route 12.823ns (62.429%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.565    
  -------------------------------------------------------------------
                         slack                                179.073    

Slack (MET) :             179.473ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.128ns  (logic 7.717ns (38.339%)  route 12.411ns (61.661%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.717    18.384    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.328    18.712 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.441    19.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.138   199.070    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.627    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.627    
                         arrival time                         -19.154    
  -------------------------------------------------------------------
                         slack                                179.473    

Slack (MET) :             179.646ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 7.717ns (38.659%)  route 12.245ns (61.341%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.550    18.218    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.328    18.546 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.987    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                179.646    

Slack (MET) :             179.988ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.717ns (39.320%)  route 11.909ns (60.680%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.215    17.882    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.328    18.210 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    18.651    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.138   199.082    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.639    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.639    
                         arrival time                         -18.651    
  -------------------------------------------------------------------
                         slack                                179.988    

Slack (MET) :             180.208ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.400ns  (logic 7.717ns (39.778%)  route 11.683ns (60.222%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          8.989    17.656    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.328    17.984 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.441    18.425    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                180.208    

Slack (MET) :             180.381ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 7.489ns (39.290%)  route 11.572ns (60.710%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.962    17.521    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.645 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    18.086    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.138   198.911    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                180.381    

Slack (MET) :             180.650ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.788ns  (logic 7.489ns (39.860%)  route 11.299ns (60.140%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.689    17.248    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.124    17.372 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.814    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                180.650    

Slack (MET) :             180.719ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 7.717ns (40.836%)  route 11.181ns (59.164%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.486    17.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.328    17.482 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.923    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                180.719    

Slack (MET) :             180.736ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 7.717ns (41.246%)  route 10.993ns (58.754%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.089    16.756    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y97        LUT6 (Prop_lut6_I4_O)        0.328    17.084 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.651    17.735    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                180.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.032%)  route 0.171ns (47.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.171    -0.321    camctl/pixel[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.276 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    camctl/pixel[7]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.500    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.322    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.042    -0.280 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.105    -0.527    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.323    camctl/pixel[4]
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.042    -0.281 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    camctl/pixel[4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.633    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.105    -0.528    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.187    -0.282    camctl/pixel[8]
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.043    -0.239 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    camctl/pixel[8]_i_3_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.634    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.133    -0.501    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.772%)  route 0.159ns (43.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.159    -0.310    camctl/pixel[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    camctl/pixel[6]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.092    -0.529    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.168    -0.317    camctl/buffer_ready
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.272 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    camctl/buffer_ready_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.627    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.091    -0.536    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.175    -0.294    camctl/pixel[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/pixel[3]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.634    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.120    -0.514    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.857%)  route 0.172ns (43.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.506 r  camctl/pixel_reg[2]/Q
                         net (fo=10, routed)          0.172    -0.333    camctl/pixel[2]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.099    -0.234 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/pixel[5]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.500    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.292    camctl/wen_l
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.247    camctl/wen_l_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.241    -0.634    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.120    -0.514    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.952%)  route 0.218ns (51.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X34Y74         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.218    -0.250    camctl/image_sel
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.272    -0.603    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120    -0.483    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y15     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y24     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y16     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y21     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y71     camctl/fifo_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y71     camctl/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y78     camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y78     camctl/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y78     camctl/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/pixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y61     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y71     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y71     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y71     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y74     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y74     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :           80  Failing Endpoints,  Worst Slack       -7.030ns,  Total Violation     -125.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.030ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.019ns  (logic 8.299ns (48.763%)  route 8.720ns (51.237%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.049 r  disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.049    disp/line_reg[10]_i_2_n_6
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 -7.030    

Slack (VIOLATED) :        -6.935ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.924ns  (logic 8.204ns (48.476%)  route 8.720ns (51.524%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.954 r  disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.954    disp/line_reg[10]_i_2_n_5
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.954    
  -------------------------------------------------------------------
                         slack                                 -6.935    

Slack (VIOLATED) :        -6.919ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 8.188ns (48.427%)  route 8.720ns (51.573%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.938 r  disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.938    disp/line_reg[10]_i_2_n_7
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -6.919    

Slack (VIOLATED) :        -6.915ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.905ns  (logic 8.185ns (48.418%)  route 8.720ns (51.582%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.935 r  disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.935    disp/line_reg[7]_i_1_n_6
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                 -6.915    

Slack (VIOLATED) :        -6.894ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.884ns  (logic 8.164ns (48.354%)  route 8.720ns (51.646%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.914 r  disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.914    disp/line_reg[7]_i_1_n_4
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                 -6.894    

Slack (VIOLATED) :        -6.820ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 8.090ns (48.126%)  route 8.720ns (51.874%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.840 r  disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.840    disp/line_reg[7]_i_1_n_5
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -6.820    

Slack (VIOLATED) :        -6.804ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 8.074ns (48.077%)  route 8.720ns (51.923%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.824 r  disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.824    disp/line_reg[7]_i_1_n_7
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 -6.804    

Slack (VIOLATED) :        -6.670ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.660ns  (logic 7.940ns (47.659%)  route 8.720ns (52.341%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.690 r  disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.690    disp/line_reg[3]_i_1_n_4
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 -6.670    

Slack (VIOLATED) :        -6.611ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.881ns (47.473%)  route 8.720ns (52.527%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.631 r  disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.631    disp/line_reg[3]_i_1_n_5
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                 -6.611    

Slack (VIOLATED) :        -6.462ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 7.732ns (46.997%)  route 8.720ns (53.003%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.482 r  disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.482    disp/line_reg[3]_i_1_n_6
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.257    disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.366    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.366    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22     disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22     disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y62     disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y63     disp/SAD_diffs0_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66     disp/SAD_diffs2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66     disp/SAD_diffs2_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.210ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.642ns (28.403%)  route 1.618ns (71.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           1.012     0.784    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.124     0.908 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.514    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.724    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                 39.210    

Slack (MET) :             39.306ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.774ns (38.194%)  route 1.252ns (61.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.280    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 39.306    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.911ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.803ns (45.458%)  route 0.963ns (54.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.963     0.695    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     1.020 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.020    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 39.911    

Slack (MET) :             40.310ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.642ns (48.306%)  route 0.687ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.687     0.458    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.582 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.582    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 40.310    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.461ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.533     0.305    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.429 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 40.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.160 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.473    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.673ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.772ns  (logic 6.258ns (30.127%)  route 14.514ns (69.873%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.378    18.756    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X91Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.880 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72/O
                         net (fo=1, routed)           0.935    19.815    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/enb_array[67]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                 18.673    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.258ns (30.642%)  route 14.165ns (69.358%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.474    18.852    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X90Y17         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.490    19.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.650    38.576    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.038    
                         clock uncertainty           -0.106    38.932    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.489    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 6.258ns (31.085%)  route 13.874ns (68.915%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.744    18.123    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I4_O)        0.124    18.247 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.929    19.175    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.049    
                         clock uncertainty           -0.106    38.943    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -19.175    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.040ns  (logic 6.258ns (31.227%)  route 13.782ns (68.773%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 r  addrb0/P[15]
                         net (fo=59, routed)         10.847    18.225    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124    18.349 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.735    19.084    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.106    38.936    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -19.084    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.518ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 6.258ns (31.388%)  route 13.680ns (68.612%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.747    18.125    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I1_O)        0.124    18.249 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.732    18.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -18.981    
  -------------------------------------------------------------------
                         slack                                 19.518    

Slack (MET) :             19.815ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.625ns  (logic 6.258ns (31.888%)  route 13.367ns (68.112%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)         10.381    17.760    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.124    17.884 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.785    18.669    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.106    38.927    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -18.669    
  -------------------------------------------------------------------
                         slack                                 19.815    

Slack (MET) :             20.170ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.258ns (32.452%)  route 13.026ns (67.548%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.383    17.762    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.886 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.441    18.327    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/enb_array[70]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.431ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.016ns  (logic 6.382ns (33.560%)  route 12.634ns (66.440%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)          5.591    12.970    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124    13.094 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          3.780    16.874    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb_12__s_net_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.998 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           1.062    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[11]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.040    
                         clock uncertainty           -0.106    38.934    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.491    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                 20.431    

Slack (MET) :             20.509ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.258ns (33.046%)  route 12.679ns (66.954%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 f  addrb0/P[13]
                         net (fo=61, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y72        LUT6 (Prop_lut6_I2_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.637    38.563    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 20.509    

Slack (MET) :             20.513ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.936ns  (logic 6.258ns (33.048%)  route 12.678ns (66.952%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y17        LUT6 (Prop_lut6_I4_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.440    17.979    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.106    38.936    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 20.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.070    -0.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.066    -0.519    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.528    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.550%)  route 0.138ns (49.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.138    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.070    -0.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.736%)  route 0.137ns (49.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.321    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.066    -0.533    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X45Y50         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.300    vga/Q[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga/plusOp[5]
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.120    -0.484    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.639%)  route 0.152ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.152    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.017    -0.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.184    -0.274    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.070    -0.529    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.809%)  route 0.199ns (51.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.049    -0.230 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga/plusOp[9]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.107    -0.497    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga/plusOp[8]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092    -0.512    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     vga/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y52     vga/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y52     vga/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y52     vga/hcounter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      178.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.930ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.682ns  (logic 7.717ns (37.312%)  route 12.965ns (62.688%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y135       LUT6 (Prop_lut6_I1_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.583    19.708    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                178.930    

Slack (MET) :             179.068ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 7.717ns (37.571%)  route 12.823ns (62.429%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -19.565    
  -------------------------------------------------------------------
                         slack                                179.068    

Slack (MET) :             179.469ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.128ns  (logic 7.717ns (38.339%)  route 12.411ns (61.661%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.717    18.384    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.328    18.712 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.441    19.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -19.154    
  -------------------------------------------------------------------
                         slack                                179.469    

Slack (MET) :             179.642ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 7.717ns (38.659%)  route 12.245ns (61.341%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.550    18.218    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.328    18.546 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.987    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                179.642    

Slack (MET) :             179.983ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.717ns (39.320%)  route 11.909ns (60.680%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.215    17.882    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.328    18.210 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    18.651    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -18.651    
  -------------------------------------------------------------------
                         slack                                179.983    

Slack (MET) :             180.203ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.400ns  (logic 7.717ns (39.778%)  route 11.683ns (60.222%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          8.989    17.656    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.328    17.984 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.441    18.425    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                180.203    

Slack (MET) :             180.377ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 7.489ns (39.290%)  route 11.572ns (60.710%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.962    17.521    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.645 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    18.086    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                180.377    

Slack (MET) :             180.646ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.788ns  (logic 7.489ns (39.860%)  route 11.299ns (60.140%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.689    17.248    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.124    17.372 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.814    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                180.646    

Slack (MET) :             180.715ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 7.717ns (40.836%)  route 11.181ns (59.164%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.486    17.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.328    17.482 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.923    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                180.715    

Slack (MET) :             180.731ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 7.717ns (41.246%)  route 10.993ns (58.754%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.089    16.756    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y97        LUT6 (Prop_lut6_I4_O)        0.328    17.084 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.651    17.735    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                180.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.032%)  route 0.171ns (47.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.171    -0.321    camctl/pixel[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.276 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    camctl/pixel[7]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.500    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.322    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.042    -0.280 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.105    -0.527    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.323    camctl/pixel[4]
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.042    -0.281 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    camctl/pixel[4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.633    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.105    -0.528    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.187    -0.282    camctl/pixel[8]
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.043    -0.239 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    camctl/pixel[8]_i_3_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.634    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.133    -0.501    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.772%)  route 0.159ns (43.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.159    -0.310    camctl/pixel[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    camctl/pixel[6]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.092    -0.529    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.168    -0.317    camctl/buffer_ready
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.272 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    camctl/buffer_ready_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.627    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.091    -0.536    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.175    -0.294    camctl/pixel[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/pixel[3]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.634    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.120    -0.514    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.857%)  route 0.172ns (43.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.506 r  camctl/pixel_reg[2]/Q
                         net (fo=10, routed)          0.172    -0.333    camctl/pixel[2]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.099    -0.234 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/pixel[5]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.500    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.292    camctl/wen_l
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.247    camctl/wen_l_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.241    -0.634    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.120    -0.514    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.952%)  route 0.218ns (51.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X34Y74         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.218    -0.250    camctl/image_sel
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.272    -0.603    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120    -0.483    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y15     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y24     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y16     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y21     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y71     camctl/fifo_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y71     camctl/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y78     camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y78     camctl/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y78     camctl/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y76     camctl/num_lines_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y74     camctl/pixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y61     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y71     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y71     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y71     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y74     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y74     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y77     camctl/num_lines_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.732ns (17.316%)  route 3.495ns (82.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.152     1.862 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           1.409     3.271    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     7.790    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.704ns (16.044%)  route 3.684ns (83.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.983     1.711    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.835 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           1.596     3.431    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.704ns (16.178%)  route 3.648ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.986     1.714    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           1.557     3.395    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.704ns (16.940%)  route 3.452ns (83.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.834 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           1.365     3.199    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.704ns (17.491%)  route 3.321ns (82.509%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.612 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           1.456     3.068    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.642ns (16.067%)  route 3.354ns (83.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  vga/hcounter_reg[5]/Q
                         net (fo=12, routed)          2.048     1.609    vga/hcount[5]
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.124     1.733 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           1.306     3.039    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.730ns (19.782%)  route 2.960ns (80.218%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.150     1.638 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           1.096     2.734    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768     7.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                  5.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.212ns (21.313%)  route 0.783ns (78.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.048    -0.090 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           0.465     0.375    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.121     0.104    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.209ns (18.346%)  route 0.930ns (81.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045    -0.093 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           0.612     0.520    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.209ns (18.150%)  route 0.943ns (81.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.375    -0.080    vga/hcount[3]
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.035 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           0.567     0.532    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.534%)  route 1.011ns (84.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.360    -0.118    vga/hcount[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           0.651     0.578    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.009%)  route 1.020ns (82.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.445    -0.011    vga/hcount[4]
    SLICE_X49Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           0.575     0.609    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.719%)  route 1.041ns (83.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.387    -0.069    vga/hcount[4]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           0.654     0.630    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.209ns (16.847%)  route 1.032ns (83.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.430    -0.026    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.019 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           0.602     0.621    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.116     0.099    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.522    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.304ns (20.145%)  route 5.169ns (79.855%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.518     3.781    disp/pipe[0]_i_3_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.326     4.107 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.393     5.500    disp/rcnt[1]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.258     8.655    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.293    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.304ns (20.726%)  route 4.988ns (79.274%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.888     4.151    disp/pipe[0]_i_3_n_0
    SLICE_X83Y59         LUT4 (Prop_lut4_I0_O)        0.326     4.477 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.842     5.319    disp/rcnt[2]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.258     8.655    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.293    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.076ns (17.646%)  route 5.022ns (82.354%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.457     5.125    disp/rcnt[7]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.258     8.655    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.158    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.552ns (24.757%)  route 4.717ns (75.243%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.296 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.296    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029     8.523    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.546ns (24.684%)  route 4.717ns (75.316%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.118     5.290 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.290    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.569    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.258     8.504    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.299    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.258     8.504    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.299    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.258     8.504    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.299    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.552ns (25.275%)  route 4.588ns (74.725%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     5.168 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.168    disp/ccnt[1]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.029     8.525    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.578ns (25.591%)  route 4.588ns (74.409%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.150     5.194 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.194    disp/ccnt[2]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.075     8.571    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  3.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.276ns (21.224%)  route 1.024ns (78.776%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.281     0.629    disp/next_state[0]
    SLICE_X66Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.674    disp/current_state[0]_i_1_n_0
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.850    -0.835    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.258    -0.021    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.120     0.099    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.366ns (23.493%)  route 1.192ns (76.507%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.179     0.783    disp/rcnt[0]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.828 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.059     0.886    disp/pipe[1]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.931    disp/pipe[1]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.848    -0.837    disp/clk_100MHz
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.258    -0.023    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.091     0.068    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.321ns (19.642%)  route 1.313ns (80.358%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.175     0.779    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.824 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.184     1.008    disp/rcnt[0]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.070     0.048    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.429ns (25.379%)  route 1.261ns (74.621%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.140     0.744    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.107     0.851 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.167     1.019    disp/pipe[1]_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.064    disp/pipe[0]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.174 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[2]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.107     0.083    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.174 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[1]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.429ns (23.285%)  route 1.413ns (76.715%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.288     1.171    disp/cdcnt[2]_i_2_n_0
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.216    disp/cdcnt[0]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.840    -0.845    disp/clk_100MHz
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.289    
                         clock uncertainty            0.258    -0.031    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.091     0.060    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.428ns (22.887%)  route 1.442ns (77.113%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I0_O)        0.044     1.244 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.244    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.107     0.083    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.474ns (25.361%)  route 1.395ns (74.639%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.164     1.046    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.106     1.197    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.242 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.242    disp/rdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.429ns (22.928%)  route 1.442ns (77.072%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.245 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.245    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.091     0.067    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :           80  Failing Endpoints,  Worst Slack       -7.030ns,  Total Violation     -125.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.030ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.019ns  (logic 8.299ns (48.763%)  route 8.720ns (51.237%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.049 r  disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.049    disp/line_reg[10]_i_2_n_6
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 -7.030    

Slack (VIOLATED) :        -6.935ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.924ns  (logic 8.204ns (48.476%)  route 8.720ns (51.524%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.954 r  disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.954    disp/line_reg[10]_i_2_n_5
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.954    
  -------------------------------------------------------------------
                         slack                                 -6.935    

Slack (VIOLATED) :        -6.919ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 8.188ns (48.427%)  route 8.720ns (51.573%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.938 r  disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.938    disp/line_reg[10]_i_2_n_7
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -6.919    

Slack (VIOLATED) :        -6.915ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.905ns  (logic 8.185ns (48.418%)  route 8.720ns (51.582%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.935 r  disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.935    disp/line_reg[7]_i_1_n_6
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                 -6.915    

Slack (VIOLATED) :        -6.894ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.884ns  (logic 8.164ns (48.354%)  route 8.720ns (51.646%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.914 r  disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.914    disp/line_reg[7]_i_1_n_4
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                 -6.894    

Slack (VIOLATED) :        -6.820ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 8.090ns (48.126%)  route 8.720ns (51.874%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.840 r  disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.840    disp/line_reg[7]_i_1_n_5
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -6.820    

Slack (VIOLATED) :        -6.804ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 8.074ns (48.077%)  route 8.720ns (51.923%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.824 r  disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.824    disp/line_reg[7]_i_1_n_7
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 -6.804    

Slack (VIOLATED) :        -6.670ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.660ns  (logic 7.940ns (47.659%)  route 8.720ns (52.341%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.690 r  disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.690    disp/line_reg[3]_i_1_n_4
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 -6.670    

Slack (VIOLATED) :        -6.611ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.881ns (47.473%)  route 8.720ns (52.527%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.631 r  disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.631    disp/line_reg[3]_i_1_n_5
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                 -6.611    

Slack (VIOLATED) :        -6.462ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 7.732ns (46.997%)  route 8.720ns (53.003%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.482 r  disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.482    disp/line_reg[3]_i_1_n_6
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.282    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.282    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.732ns (17.316%)  route 3.495ns (82.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.152     1.862 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           1.409     3.271    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     7.787    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.704ns (16.044%)  route 3.684ns (83.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.983     1.711    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.835 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           1.596     3.431    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.704ns (16.178%)  route 3.648ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.986     1.714    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           1.557     3.395    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.704ns (16.940%)  route 3.452ns (83.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.834 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           1.365     3.199    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.704ns (17.491%)  route 3.321ns (82.509%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.612 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           1.456     3.068    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.642ns (16.067%)  route 3.354ns (83.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  vga/hcounter_reg[5]/Q
                         net (fo=12, routed)          2.048     1.609    vga/hcount[5]
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.124     1.733 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           1.306     3.039    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.730ns (19.782%)  route 2.960ns (80.218%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.150     1.638 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           1.096     2.734    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768     7.793    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                  5.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.212ns (21.313%)  route 0.783ns (78.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.048    -0.090 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           0.465     0.375    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.121     0.107    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.209ns (18.346%)  route 0.930ns (81.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045    -0.093 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           0.612     0.520    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.209ns (18.150%)  route 0.943ns (81.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.375    -0.080    vga/hcount[3]
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.035 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           0.567     0.532    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.534%)  route 1.011ns (84.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.360    -0.118    vga/hcount[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           0.651     0.578    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.009%)  route 1.020ns (82.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.445    -0.011    vga/hcount[4]
    SLICE_X49Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           0.575     0.609    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.719%)  route 1.041ns (83.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.387    -0.069    vga/hcount[4]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           0.654     0.630    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.209ns (16.847%)  route 1.032ns (83.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.430    -0.026    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.019 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           0.602     0.621    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.116     0.102    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.304ns (20.145%)  route 5.169ns (79.855%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.518     3.781    disp/pipe[0]_i_3_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.326     4.107 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.393     5.500    disp/rcnt[1]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.262     8.651    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.289    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.304ns (20.726%)  route 4.988ns (79.274%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.888     4.151    disp/pipe[0]_i_3_n_0
    SLICE_X83Y59         LUT4 (Prop_lut4_I0_O)        0.326     4.477 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.842     5.319    disp/rcnt[2]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.262     8.651    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.289    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.076ns (17.646%)  route 5.022ns (82.354%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.457     5.125    disp/rcnt[7]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.262     8.651    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.154    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.552ns (24.757%)  route 4.717ns (75.243%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.296 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.296    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029     8.519    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.546ns (24.684%)  route 4.717ns (75.316%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.118     5.290 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.290    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.565    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.262     8.500    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.295    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.262     8.500    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.295    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.262     8.500    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.295    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.552ns (25.275%)  route 4.588ns (74.725%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     5.168 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.168    disp/ccnt[1]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.029     8.521    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.578ns (25.591%)  route 4.588ns (74.409%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.150     5.194 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.194    disp/ccnt[2]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.075     8.567    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  3.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.276ns (21.224%)  route 1.024ns (78.776%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.281     0.629    disp/next_state[0]
    SLICE_X66Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.674    disp/current_state[0]_i_1_n_0
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.850    -0.835    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.262    -0.017    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.120     0.103    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.366ns (23.493%)  route 1.192ns (76.507%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.179     0.783    disp/rcnt[0]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.828 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.059     0.886    disp/pipe[1]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.931    disp/pipe[1]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.848    -0.837    disp/clk_100MHz
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.262    -0.019    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.091     0.072    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.321ns (19.642%)  route 1.313ns (80.358%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.175     0.779    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.824 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.184     1.008    disp/rcnt[0]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.070     0.052    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.429ns (25.379%)  route 1.261ns (74.621%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.140     0.744    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.107     0.851 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.167     1.019    disp/pipe[1]_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.064    disp/pipe[0]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.092     0.074    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.174 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[2]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.107     0.087    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.174 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[1]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.429ns (23.285%)  route 1.413ns (76.715%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.288     1.171    disp/cdcnt[2]_i_2_n_0
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.216    disp/cdcnt[0]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.840    -0.845    disp/clk_100MHz
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.289    
                         clock uncertainty            0.262    -0.027    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.091     0.064    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.428ns (22.887%)  route 1.442ns (77.113%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I0_O)        0.044     1.244 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.244    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.107     0.087    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.474ns (25.361%)  route 1.395ns (74.639%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.164     1.046    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.106     1.197    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.242 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.242    disp/rdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.429ns (22.928%)  route 1.442ns (77.072%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.245 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.245    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.091     0.071    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  1.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.210ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.642ns (28.403%)  route 1.618ns (71.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           1.012     0.784    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.124     0.908 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.514    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.724    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                 39.210    

Slack (MET) :             39.306ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.774ns (38.194%)  route 1.252ns (61.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.280    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 39.306    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.911ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.803ns (45.458%)  route 0.963ns (54.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.963     0.695    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     1.020 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.020    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 39.911    

Slack (MET) :             40.310ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.642ns (48.306%)  route 0.687ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.687     0.458    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.582 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.582    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 40.310    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.461ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.533     0.305    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.429 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 40.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.160 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.365    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.673ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.772ns  (logic 6.258ns (30.127%)  route 14.514ns (69.873%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.378    18.756    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X91Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.880 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72/O
                         net (fo=1, routed)           0.935    19.815    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/enb_array[67]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                 18.673    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.258ns (30.642%)  route 14.165ns (69.358%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.474    18.852    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X90Y17         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.490    19.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.650    38.576    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.038    
                         clock uncertainty           -0.106    38.932    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.489    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 6.258ns (31.085%)  route 13.874ns (68.915%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.744    18.123    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I4_O)        0.124    18.247 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.929    19.175    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.049    
                         clock uncertainty           -0.106    38.943    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -19.175    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.040ns  (logic 6.258ns (31.227%)  route 13.782ns (68.773%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 r  addrb0/P[15]
                         net (fo=59, routed)         10.847    18.225    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124    18.349 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.735    19.084    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.106    38.936    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -19.084    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.518ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 6.258ns (31.388%)  route 13.680ns (68.612%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.747    18.125    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I1_O)        0.124    18.249 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.732    18.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -18.981    
  -------------------------------------------------------------------
                         slack                                 19.518    

Slack (MET) :             19.815ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.625ns  (logic 6.258ns (31.888%)  route 13.367ns (68.112%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)         10.381    17.760    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.124    17.884 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.785    18.669    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.106    38.927    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -18.669    
  -------------------------------------------------------------------
                         slack                                 19.815    

Slack (MET) :             20.170ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.258ns (32.452%)  route 13.026ns (67.548%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.383    17.762    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.886 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.441    18.327    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/enb_array[70]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.431ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.016ns  (logic 6.382ns (33.560%)  route 12.634ns (66.440%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)          5.591    12.970    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124    13.094 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          3.780    16.874    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb_12__s_net_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.998 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           1.062    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[11]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.040    
                         clock uncertainty           -0.106    38.934    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.491    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                 20.431    

Slack (MET) :             20.509ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.258ns (33.046%)  route 12.679ns (66.954%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 f  addrb0/P[13]
                         net (fo=61, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y72        LUT6 (Prop_lut6_I2_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.637    38.563    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 20.509    

Slack (MET) :             20.513ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.936ns  (logic 6.258ns (33.048%)  route 12.678ns (66.952%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y17        LUT6 (Prop_lut6_I4_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.440    17.979    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.106    38.936    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 20.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.070    -0.408    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.066    -0.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.421    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.550%)  route 0.138ns (49.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.138    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.070    -0.409    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.736%)  route 0.137ns (49.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.321    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.066    -0.426    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X45Y50         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.300    vga/Q[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga/plusOp[5]
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.106    -0.497    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.120    -0.377    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.639%)  route 0.152ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.152    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.017    -0.459    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.184    -0.274    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.070    -0.422    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.809%)  route 0.199ns (51.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.049    -0.230 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga/plusOp[9]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.106    -0.497    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.107    -0.390    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga/plusOp[8]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.106    -0.497    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092    -0.405    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        5.236ns  (logic 0.994ns (18.982%)  route 4.242ns (81.017%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 198.391 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.167   191.791    disp/LEDs_OBUF[0]
    SLICE_X57Y53         LUT3 (Prop_lut3_I1_O)        0.150   191.941 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.075   194.017    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.326   194.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.343    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.465   198.391    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.679    
                         clock uncertainty           -0.258   198.421    
    SLICE_X36Y74         FDRE (Setup_fdre_C_D)        0.077   198.498    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.498    
                         arrival time                        -194.343    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.648ns  (logic 0.642ns (17.600%)  route 3.006ns (82.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 198.403 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.540   192.164    disp/LEDs_OBUF[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.124   192.288 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.466   192.754    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.477   198.403    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.691    
                         clock uncertainty           -0.258   198.433    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.205   198.228    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.228    
                         arrival time                        -192.754    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.741ns  (logic 0.773ns (28.206%)  route 1.968ns (71.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 198.392 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.478   189.584 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          1.968   191.552    camctl/LEDs_OBUF[1]
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.295   191.847 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.847    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.466   198.392    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.680    
                         clock uncertainty           -0.258   198.422    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031   198.453    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                        -191.847    
  -------------------------------------------------------------------
                         slack                                  6.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.745%)  route 0.711ns (79.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.711     0.253    camctl/LEDs_OBUF[2]
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.092     0.041    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.441%)  route 0.823ns (81.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.668     0.210    disp/LEDs_OBUF[2]
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.255 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.155     0.410    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X48Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.086    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.352ns (21.266%)  route 1.303ns (78.734%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.581    -0.598    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.450 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          0.442    -0.008    disp/LEDs_OBUF[1]
    SLICE_X57Y53         LUT3 (Prop_lut3_I0_O)        0.097     0.089 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.861     0.951    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.107     1.058 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.058    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.319    
                         clock uncertainty            0.258    -0.061    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120     0.059    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        5.236ns  (logic 0.994ns (18.982%)  route 4.242ns (81.017%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 198.391 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.167   191.791    disp/LEDs_OBUF[0]
    SLICE_X57Y53         LUT3 (Prop_lut3_I1_O)        0.150   191.941 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.075   194.017    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.326   194.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.343    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.465   198.391    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.679    
                         clock uncertainty           -0.258   198.421    
    SLICE_X36Y74         FDRE (Setup_fdre_C_D)        0.077   198.498    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.498    
                         arrival time                        -194.343    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.648ns  (logic 0.642ns (17.600%)  route 3.006ns (82.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 198.403 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.540   192.164    disp/LEDs_OBUF[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.124   192.288 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.466   192.754    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.477   198.403    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.691    
                         clock uncertainty           -0.258   198.433    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.205   198.228    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.228    
                         arrival time                        -192.754    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.741ns  (logic 0.773ns (28.206%)  route 1.968ns (71.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 198.392 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.478   189.584 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          1.968   191.552    camctl/LEDs_OBUF[1]
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.295   191.847 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.847    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.466   198.392    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.680    
                         clock uncertainty           -0.258   198.422    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031   198.453    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                        -191.847    
  -------------------------------------------------------------------
                         slack                                  6.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.745%)  route 0.711ns (79.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.711     0.253    camctl/LEDs_OBUF[2]
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.092     0.041    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.441%)  route 0.823ns (81.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.668     0.210    disp/LEDs_OBUF[2]
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.255 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.155     0.410    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X48Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.086    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.352ns (21.266%)  route 1.303ns (78.734%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.581    -0.598    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.450 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          0.442    -0.008    disp/LEDs_OBUF[1]
    SLICE_X57Y53         LUT3 (Prop_lut3_I0_O)        0.097     0.089 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.861     0.951    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.107     1.058 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.058    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.319    
                         clock uncertainty            0.258    -0.061    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120     0.059    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      178.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.930ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.682ns  (logic 7.717ns (37.312%)  route 12.965ns (62.688%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y135       LUT6 (Prop_lut6_I1_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.583    19.708    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                178.930    

Slack (MET) :             179.068ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 7.717ns (37.571%)  route 12.823ns (62.429%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -19.565    
  -------------------------------------------------------------------
                         slack                                179.068    

Slack (MET) :             179.469ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.128ns  (logic 7.717ns (38.339%)  route 12.411ns (61.661%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.717    18.384    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.328    18.712 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.441    19.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -19.154    
  -------------------------------------------------------------------
                         slack                                179.469    

Slack (MET) :             179.642ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 7.717ns (38.659%)  route 12.245ns (61.341%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.550    18.218    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.328    18.546 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.987    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                179.642    

Slack (MET) :             179.983ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.717ns (39.320%)  route 11.909ns (60.680%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.215    17.882    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.328    18.210 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    18.651    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -18.651    
  -------------------------------------------------------------------
                         slack                                179.983    

Slack (MET) :             180.203ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.400ns  (logic 7.717ns (39.778%)  route 11.683ns (60.222%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          8.989    17.656    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.328    17.984 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.441    18.425    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                180.203    

Slack (MET) :             180.377ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 7.489ns (39.290%)  route 11.572ns (60.710%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.962    17.521    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.645 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    18.086    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                180.377    

Slack (MET) :             180.646ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.788ns  (logic 7.489ns (39.860%)  route 11.299ns (60.140%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.689    17.248    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.124    17.372 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.814    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                180.646    

Slack (MET) :             180.715ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 7.717ns (40.836%)  route 11.181ns (59.164%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.486    17.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.328    17.482 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.923    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                180.715    

Slack (MET) :             180.731ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 7.717ns (41.246%)  route 10.993ns (58.754%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.089    16.756    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y97        LUT6 (Prop_lut6_I4_O)        0.328    17.084 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.651    17.735    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                180.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.032%)  route 0.171ns (47.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.171    -0.321    camctl/pixel[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.276 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    camctl/pixel[7]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.254    -0.621    
                         clock uncertainty            0.142    -0.478    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.357    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.322    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.042    -0.280 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.142    -0.489    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.105    -0.384    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.323    camctl/pixel[4]
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.042    -0.281 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    camctl/pixel[4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.633    
                         clock uncertainty            0.142    -0.490    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.105    -0.385    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.187    -0.282    camctl/pixel[8]
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.043    -0.239 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    camctl/pixel[8]_i_3_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.133    -0.358    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.772%)  route 0.159ns (43.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.159    -0.310    camctl/pixel[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    camctl/pixel[6]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.621    
                         clock uncertainty            0.142    -0.478    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.092    -0.386    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.168    -0.317    camctl/buffer_ready
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.272 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    camctl/buffer_ready_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.091    -0.393    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.175    -0.294    camctl/pixel[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/pixel[3]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.120    -0.371    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.857%)  route 0.172ns (43.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.506 r  camctl/pixel_reg[2]/Q
                         net (fo=10, routed)          0.172    -0.333    camctl/pixel[2]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.099    -0.234 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/pixel[5]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.621    
                         clock uncertainty            0.142    -0.478    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.357    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.292    camctl/wen_l
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.247    camctl/wen_l_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.120    -0.371    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.952%)  route 0.218ns (51.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X34Y74         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.218    -0.250    camctl/image_sel
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.272    -0.603    
                         clock uncertainty            0.142    -0.460    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120    -0.340    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :           80  Failing Endpoints,  Worst Slack       -7.030ns,  Total Violation     -125.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.030ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.019ns  (logic 8.299ns (48.763%)  route 8.720ns (51.237%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.049 r  disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.049    disp/line_reg[10]_i_2_n_6
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[9]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 -7.030    

Slack (VIOLATED) :        -6.935ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.924ns  (logic 8.204ns (48.476%)  route 8.720ns (51.524%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.954 r  disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.954    disp/line_reg[10]_i_2_n_5
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[10]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.954    
  -------------------------------------------------------------------
                         slack                                 -6.935    

Slack (VIOLATED) :        -6.919ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 8.188ns (48.427%)  route 8.720ns (51.573%))
  Logic Levels:           25  (CARRY4=18 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.715 r  disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.715    disp/line_reg[7]_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.938 r  disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.938    disp/line_reg[10]_i_2_n_7
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y59         FDRE                                         r  disp/line_reg[8]/C
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.062     9.019    disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -6.919    

Slack (VIOLATED) :        -6.915ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.905ns  (logic 8.185ns (48.418%)  route 8.720ns (51.582%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.935 r  disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.935    disp/line_reg[7]_i_1_n_6
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[5]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                 -6.915    

Slack (VIOLATED) :        -6.894ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.884ns  (logic 8.164ns (48.354%)  route 8.720ns (51.646%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.914 r  disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.914    disp/line_reg[7]_i_1_n_4
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[7]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                 -6.894    

Slack (VIOLATED) :        -6.820ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 8.090ns (48.126%)  route 8.720ns (51.874%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.840 r  disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.840    disp/line_reg[7]_i_1_n_5
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[6]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -6.820    

Slack (VIOLATED) :        -6.804ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 8.074ns (48.077%)  route 8.720ns (51.923%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.601 r  disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.601    disp/line_reg[3]_i_1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.824 r  disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.824    disp/line_reg[7]_i_1_n_7
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y58         FDRE                                         r  disp/line_reg[4]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 -6.804    

Slack (VIOLATED) :        -6.670ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.660ns  (logic 7.940ns (47.659%)  route 8.720ns (52.341%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.690 r  disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.690    disp/line_reg[3]_i_1_n_4
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[3]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 -6.670    

Slack (VIOLATED) :        -6.611ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.881ns (47.473%)  route 8.720ns (52.527%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.631 r  disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.631    disp/line_reg[3]_i_1_n_5
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[2]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                 -6.611    

Slack (VIOLATED) :        -6.462ns  (required time - arrival time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 7.732ns (46.997%)  route 8.720ns (53.003%))
  Logic Levels:           23  (CARRY4=16 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.642    -0.970    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  disp/index_reg[4]/Q
                         net (fo=23, routed)          0.882     0.368    disp/index_reg_n_0_[4]
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.492 r  disp/line[7]_i_42/O
                         net (fo=1, routed)           0.634     1.127    disp/line[7]_i_42_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.783 r  disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.783    disp/line_reg[7]_i_14_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.011 r  disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.715     2.726    disp/B[7]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.313     3.039 r  disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     3.039    disp/line[7]_i_24_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.589 r  disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.012     4.601    disp/B[6]
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.725 r  disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.725    disp/line[7]_i_48_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.275    disp/line_reg[7]_i_26_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.061     6.450    disp/B[5]
    SLICE_X54Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.045 r  disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.045    disp/line_reg[7]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.975     8.137    disp/B[4]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     8.261    disp/line[3]_i_35_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.811 r  disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.811    disp/line_reg[3]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          1.003     9.928    disp/B[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.052 r  disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000    10.052    disp/line[3]_i_39_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.602    disp/line_reg[3]_i_19_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.942    11.659    disp/B[2]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124    11.783 r  disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.783    disp/line[3]_i_42_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.333 r  disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.333    disp/line_reg[3]_i_24_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.861    13.307    disp/B[1]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.902 r  disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.902    disp/line_reg[3]_i_29_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.131 r  disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.311    14.443    disp/B[0]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.310    14.753 r  disp/line[3]_i_5/O
                         net (fo=1, routed)           0.323    15.075    disp/line[3]_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.482 r  disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.482    disp/line_reg[3]_i_1_n_6
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.539     8.465    disp/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  disp/line_reg[1]/C
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)        0.062     9.020    disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.331    -0.127    disp/SAD_diffs4_reg_0_7_6_7/ADDRD1
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMS32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    disp/SAD_diffs4_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.282    disp/SAD_diffs4_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (33.998%)  route 0.248ns (66.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  disp/ccnt_reg[2]/Q
                         net (fo=254, routed)         0.248    -0.223    disp/SAD_diffs4_reg_0_7_6_7/ADDRD2
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/SAD_diffs4_reg_0_7_6_7/WCLK
    SLICE_X58Y61         RAMD32                                       r  disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X58Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200    -0.282    disp/SAD_diffs4_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.732ns (17.316%)  route 3.495ns (82.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.152     1.862 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           1.409     3.271    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     7.790    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.704ns (16.044%)  route 3.684ns (83.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.983     1.711    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.835 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           1.596     3.431    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.704ns (16.178%)  route 3.648ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.986     1.714    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           1.557     3.395    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.704ns (16.940%)  route 3.452ns (83.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.834 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           1.365     3.199    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.704ns (17.491%)  route 3.321ns (82.509%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.612 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           1.456     3.068    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.642ns (16.067%)  route 3.354ns (83.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  vga/hcounter_reg[5]/Q
                         net (fo=12, routed)          2.048     1.609    vga/hcount[5]
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.124     1.733 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           1.306     3.039    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.998    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.730ns (19.782%)  route 2.960ns (80.218%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.150     1.638 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           1.096     2.734    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.224     8.564    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768     7.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                  5.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.212ns (21.313%)  route 0.783ns (78.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.048    -0.090 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           0.465     0.375    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.121     0.104    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.209ns (18.346%)  route 0.930ns (81.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045    -0.093 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           0.612     0.520    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.209ns (18.150%)  route 0.943ns (81.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.375    -0.080    vga/hcount[3]
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.035 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           0.567     0.532    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.534%)  route 1.011ns (84.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.360    -0.118    vga/hcount[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           0.651     0.578    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.009%)  route 1.020ns (82.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.445    -0.011    vga/hcount[4]
    SLICE_X49Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           0.575     0.609    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.719%)  route 1.041ns (83.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.387    -0.069    vga/hcount[4]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           0.654     0.630    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.166    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.209ns (16.847%)  route 1.032ns (83.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.430    -0.026    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.019 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           0.602     0.621    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.224    -0.017    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.116     0.099    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.522    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.304ns (20.145%)  route 5.169ns (79.855%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.518     3.781    disp/pipe[0]_i_3_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.326     4.107 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.393     5.500    disp/rcnt[1]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.258     8.655    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.293    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.304ns (20.726%)  route 4.988ns (79.274%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.888     4.151    disp/pipe[0]_i_3_n_0
    SLICE_X83Y59         LUT4 (Prop_lut4_I0_O)        0.326     4.477 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.842     5.319    disp/rcnt[2]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.258     8.655    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.293    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.076ns (17.646%)  route 5.022ns (82.354%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.457     5.125    disp/rcnt[7]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.258     8.655    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.158    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.552ns (24.757%)  route 4.717ns (75.243%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.296 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.296    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029     8.523    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.546ns (24.684%)  route 4.717ns (75.316%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.118     5.290 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.290    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.569    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.258     8.504    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.299    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.258     8.504    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.299    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.258     8.504    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.299    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.552ns (25.275%)  route 4.588ns (74.725%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     5.168 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.168    disp/ccnt[1]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.029     8.525    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.578ns (25.591%)  route 4.588ns (74.409%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.150     5.194 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.194    disp/ccnt[2]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.075     8.571    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  3.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.276ns (21.224%)  route 1.024ns (78.776%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.281     0.629    disp/next_state[0]
    SLICE_X66Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.674    disp/current_state[0]_i_1_n_0
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.850    -0.835    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.258    -0.021    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.120     0.099    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.366ns (23.493%)  route 1.192ns (76.507%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.179     0.783    disp/rcnt[0]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.828 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.059     0.886    disp/pipe[1]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.931    disp/pipe[1]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.848    -0.837    disp/clk_100MHz
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.258    -0.023    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.091     0.068    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.321ns (19.642%)  route 1.313ns (80.358%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.175     0.779    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.824 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.184     1.008    disp/rcnt[0]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.070     0.048    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.429ns (25.379%)  route 1.261ns (74.621%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.140     0.744    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.107     0.851 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.167     1.019    disp/pipe[1]_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.064    disp/pipe[0]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.174 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[2]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.107     0.083    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.174 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[1]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.429ns (23.285%)  route 1.413ns (76.715%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.288     1.171    disp/cdcnt[2]_i_2_n_0
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.216    disp/cdcnt[0]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.840    -0.845    disp/clk_100MHz
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.289    
                         clock uncertainty            0.258    -0.031    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.091     0.060    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.428ns (22.887%)  route 1.442ns (77.113%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I0_O)        0.044     1.244 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.244    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.107     0.083    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.474ns (25.361%)  route 1.395ns (74.639%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.164     1.046    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.106     1.197    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.242 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.242    disp/rdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.429ns (22.928%)  route 1.442ns (77.072%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.245 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.245    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.091     0.067    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.732ns (17.316%)  route 3.495ns (82.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.152     1.862 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           1.409     3.271    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     7.787    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.704ns (16.044%)  route 3.684ns (83.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.983     1.711    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.835 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           1.596     3.431    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.704ns (16.178%)  route 3.648ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.986     1.714    vga/linebuf_i_10_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           1.557     3.395    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.704ns (16.940%)  route 3.452ns (83.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.982     1.710    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.834 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           1.365     3.199    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.704ns (17.491%)  route 3.321ns (82.509%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.612 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           1.456     3.068    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.642ns (16.067%)  route 3.354ns (83.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  vga/hcounter_reg[5]/Q
                         net (fo=12, routed)          2.048     1.609    vga/hcount[5]
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.124     1.733 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           1.306     3.039    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.995    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.730ns (19.782%)  route 2.960ns (80.218%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           1.105     0.604    vga/hcount[10]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.728 f  vga/linebuf_i_10/O
                         net (fo=8, routed)           0.760     1.488    vga/linebuf_i_10_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.150     1.638 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           1.096     2.734    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.573     8.499    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.226     8.561    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768     7.793    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                  5.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.212ns (21.313%)  route 0.783ns (78.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.048    -0.090 r  vga/linebuf_i_8/O
                         net (fo=1, routed)           0.465     0.375    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.121     0.107    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.209ns (18.346%)  route 0.930ns (81.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.318    -0.138    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045    -0.093 r  vga/linebuf_i_4/O
                         net (fo=1, routed)           0.612     0.520    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.209ns (18.150%)  route 0.943ns (81.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.375    -0.080    vga/hcount[3]
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.035 r  vga/linebuf_i_5/O
                         net (fo=1, routed)           0.567     0.532    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.534%)  route 1.011ns (84.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X43Y52         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.360    -0.118    vga/hcount[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  vga/linebuf_i_7/O
                         net (fo=1, routed)           0.651     0.578    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.009%)  route 1.020ns (82.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.445    -0.011    vga/hcount[4]
    SLICE_X49Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  vga/linebuf_i_2/O
                         net (fo=1, routed)           0.575     0.609    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.719%)  route 1.041ns (83.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.387    -0.069    vga/hcount[4]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.024 r  vga/linebuf_i_6/O
                         net (fo=1, routed)           0.654     0.630    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.169    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.209ns (16.847%)  route 1.032ns (83.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X46Y52         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  vga/hcounter_reg[4]/Q
                         net (fo=13, routed)          0.430    -0.026    vga/hcount[4]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.019 r  vga/linebuf_i_3/O
                         net (fo=1, routed)           0.602     0.621    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.888    -0.796    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.226    -0.014    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.116     0.102    disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.304ns (20.145%)  route 5.169ns (79.855%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.518     3.781    disp/pipe[0]_i_3_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.326     4.107 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.393     5.500    disp/rcnt[1]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.262     8.651    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.289    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.304ns (20.726%)  route 4.988ns (79.274%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 r  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.888     4.151    disp/pipe[0]_i_3_n_0
    SLICE_X83Y59         LUT4 (Prop_lut4_I0_O)        0.326     4.477 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.842     5.319    disp/rcnt[2]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.262     8.651    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.289    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.076ns (17.646%)  route 5.022ns (82.354%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.457     5.125    disp/rcnt[7]_i_1_n_0
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.698     8.624    disp/clk_100MHz
    DSP48_X3Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.913    
                         clock uncertainty           -0.262     8.651    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.154    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.552ns (24.757%)  route 4.717ns (75.243%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.296 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.296    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029     8.519    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.546ns (24.684%)  route 4.717ns (75.316%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.737     3.113    disp/rcnt[0]_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.263 f  disp/pipe[0]_i_3/O
                         net (fo=5, routed)           0.463     3.726    disp/pipe[0]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.326     4.052 r  disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.448     4.500    disp/cdcnt[2]_i_3_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.624 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.549     5.172    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.118     5.290 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.290    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.565    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.262     8.500    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.295    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.262     8.500    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.295    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.076ns (18.190%)  route 4.839ns (81.810%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.579     2.955    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.079 f  disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.466     3.544    disp/rcnt[7]_i_3_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.124     3.668 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.275     4.943    disp/rcnt[7]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.548     8.474    disp/clk_100MHz
    SLICE_X83Y57         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.762    
                         clock uncertainty           -0.262     8.500    
    SLICE_X83Y57         FDRE (Setup_fdre_C_CE)      -0.205     8.295    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.552ns (25.275%)  route 4.588ns (74.725%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT4 (Prop_lut4_I2_O)        0.124     5.168 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.168    disp/ccnt[1]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.029     8.521    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.578ns (25.591%)  route 4.588ns (74.409%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639    -0.973    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.557     0.041    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.165 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           1.364     1.529    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.653 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.599     2.252    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.150     2.402 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.436     2.838    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.326     3.164 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.494     3.659    disp/cdcnt[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.783 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.338     4.120    disp/ccnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.244 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.799     5.044    disp/ccnt[2]_i_3_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I3_O)        0.150     5.194 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.194    disp/ccnt[2]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X60Y61         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.075     8.567    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  3.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.276ns (21.224%)  route 1.024ns (78.776%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.281     0.629    disp/next_state[0]
    SLICE_X66Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.674    disp/current_state[0]_i_1_n_0
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.850    -0.835    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.262    -0.017    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.120     0.103    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.366ns (23.493%)  route 1.192ns (76.507%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.179     0.783    disp/rcnt[0]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.828 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.059     0.886    disp/pipe[1]_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.931    disp/pipe[1]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.848    -0.837    disp/clk_100MHz
    SLICE_X60Y60         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.262    -0.019    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.091     0.072    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.321ns (19.642%)  route 1.313ns (80.358%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.603 f  disp/rcnt[0]_i_2/O
                         net (fo=4, routed)           0.175     0.779    disp/rcnt[0]_i_2_n_0
    SLICE_X65Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.824 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.184     1.008    disp/rcnt[0]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.070     0.052    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.429ns (25.379%)  route 1.261ns (74.621%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.140     0.744    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.107     0.851 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.167     1.019    disp/pipe[1]_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.064    disp/pipe[0]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.092     0.074    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.174 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[2]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.107     0.087    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.429ns (23.820%)  route 1.372ns (76.180%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.247     1.129    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.174 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.174    disp/cdcnt[1]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X59Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.429ns (23.285%)  route 1.413ns (76.715%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 r  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.288     1.171    disp/cdcnt[2]_i_2_n_0
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.216 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.216    disp/cdcnt[0]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.840    -0.845    disp/clk_100MHz
    SLICE_X63Y69         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.289    
                         clock uncertainty            0.262    -0.027    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.091     0.064    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.428ns (22.887%)  route 1.442ns (77.113%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I0_O)        0.044     1.244 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.244    disp/rdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.107     0.087    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.474ns (25.361%)  route 1.395ns (74.639%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.171     0.775    disp/cdcnt[2]_i_4_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.107     0.882 f  disp/cdcnt[2]_i_2/O
                         net (fo=7, routed)           0.164     1.046    disp/cdcnt[2]_i_2_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.106     1.197    disp/rdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.242 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.242    disp/rdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.429ns (22.928%)  route 1.442ns (77.072%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.190    -0.295    disp/buffer_ready
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.553     0.303    disp/current_state[0]_i_3_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.210     0.558    disp/next_state[0]
    SLICE_X61Y59         LUT2 (Prop_lut2_I1_O)        0.046     0.604 f  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.256     0.861    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.107     0.968 f  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.232     1.200    disp/rdcnt[2]_i_2_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.245 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.245    disp/rdcnt[0]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.091     0.071    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  1.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.210ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.642ns (28.403%)  route 1.618ns (71.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           1.012     0.784    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.124     0.908 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.514    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.724    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                 39.210    

Slack (MET) :             39.306ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.774ns (38.194%)  route 1.252ns (61.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.280    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 39.306    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.774ns (38.942%)  route 1.214ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.834     0.566    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.862 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.241    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             39.911ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.803ns (45.458%)  route 0.963ns (54.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.963     0.695    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     1.020 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.020    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 39.911    

Slack (MET) :             40.310ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.642ns (48.306%)  route 0.687ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.687     0.458    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.582 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.582    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 40.310    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.461ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.533     0.305    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.429 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 40.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.160 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.203    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.365    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.216    -0.185    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.024    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.673ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.772ns  (logic 6.258ns (30.127%)  route 14.514ns (69.873%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.378    18.756    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X91Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.880 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72/O
                         net (fo=1, routed)           0.935    19.815    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/enb_array[67]
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                 18.673    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 6.258ns (30.642%)  route 14.165ns (69.358%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         11.474    18.852    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X90Y17         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.490    19.466    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.650    38.576    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.038    
                         clock uncertainty           -0.106    38.932    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.489    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.132ns  (logic 6.258ns (31.085%)  route 13.874ns (68.915%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.744    18.123    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I4_O)        0.124    18.247 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.929    19.175    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.049    
                         clock uncertainty           -0.106    38.943    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -19.175    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.040ns  (logic 6.258ns (31.227%)  route 13.782ns (68.773%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 r  addrb0/P[15]
                         net (fo=59, routed)         10.847    18.225    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124    18.349 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.735    19.084    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.106    38.936    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -19.084    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.518ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 6.258ns (31.388%)  route 13.680ns (68.612%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.747    18.125    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y11        LUT6 (Prop_lut6_I1_O)        0.124    18.249 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.732    18.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -18.981    
  -------------------------------------------------------------------
                         slack                                 19.518    

Slack (MET) :             19.815ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.625ns  (logic 6.258ns (31.888%)  route 13.367ns (68.112%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)         10.381    17.760    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.124    17.884 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.785    18.669    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.106    38.927    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -18.669    
  -------------------------------------------------------------------
                         slack                                 19.815    

Slack (MET) :             20.170ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.258ns (32.452%)  route 13.026ns (67.548%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.383    17.762    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y12        LUT6 (Prop_lut6_I1_O)        0.124    17.886 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           0.441    18.327    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/enb_array[70]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                 20.170    

Slack (MET) :             20.431ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.016ns  (logic 6.382ns (33.560%)  route 12.634ns (66.440%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 r  addrb0/P[13]
                         net (fo=61, routed)          5.591    12.970    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124    13.094 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          3.780    16.874    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb_12__s_net_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.998 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           1.062    18.060    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[11]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.040    
                         clock uncertainty           -0.106    38.934    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.491    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                 20.431    

Slack (MET) :             20.509ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.258ns (33.046%)  route 12.679ns (66.954%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.378 f  addrb0/P[13]
                         net (fo=61, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y72        LUT6 (Prop_lut6_I2_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.981    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.637    38.563    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 20.509    

Slack (MET) :             20.513ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.936ns  (logic 6.258ns (33.048%)  route 12.678ns (66.952%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    -0.957    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          1.403     0.902    vga/vcount[7]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.026 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           0.796     1.822    vga_n_28
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.858 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.860    addrb1_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.378 f  addrb0/P[15]
                         net (fo=59, routed)         10.037    17.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y17        LUT6 (Prop_lut6_I4_O)        0.124    17.539 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.440    17.979    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.042    
                         clock uncertainty           -0.106    38.936    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.493    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 20.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.070    -0.408    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.066    -0.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.421    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.550%)  route 0.138ns (49.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.138    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.070    -0.409    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.736%)  route 0.137ns (49.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.321    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.066    -0.426    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X45Y50         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.300    vga/Q[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga/plusOp[5]
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X46Y50         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.106    -0.497    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.120    -0.377    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.639%)  route 0.152ns (54.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.152    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y42         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.017    -0.459    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.184    -0.274    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.070    -0.422    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.809%)  route 0.199ns (51.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.049    -0.230 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga/plusOp[9]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.106    -0.497    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.107    -0.390    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.559    -0.620    vga/CLK
    SLICE_X44Y50         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.199    -0.279    vga/vcount[7]
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  vga/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga/plusOp[8]
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X44Y51         FDRE                                         r  vga/vcounter_reg[8]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.106    -0.497    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092    -0.405    vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        5.236ns  (logic 0.994ns (18.982%)  route 4.242ns (81.017%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 198.391 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.167   191.791    disp/LEDs_OBUF[0]
    SLICE_X57Y53         LUT3 (Prop_lut3_I1_O)        0.150   191.941 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.075   194.017    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.326   194.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.343    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.465   198.391    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.679    
                         clock uncertainty           -0.262   198.417    
    SLICE_X36Y74         FDRE (Setup_fdre_C_D)        0.077   198.494    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.494    
                         arrival time                        -194.343    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.648ns  (logic 0.642ns (17.600%)  route 3.006ns (82.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 198.403 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.540   192.164    disp/LEDs_OBUF[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.124   192.288 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.466   192.754    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.477   198.403    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.691    
                         clock uncertainty           -0.262   198.429    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.205   198.224    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                        -192.754    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.741ns  (logic 0.773ns (28.206%)  route 1.968ns (71.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 198.392 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.478   189.584 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          1.968   191.552    camctl/LEDs_OBUF[1]
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.295   191.847 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.847    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.466   198.392    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.680    
                         clock uncertainty           -0.262   198.418    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031   198.449    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.449    
                         arrival time                        -191.847    
  -------------------------------------------------------------------
                         slack                                  6.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.745%)  route 0.711ns (79.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.711     0.253    camctl/LEDs_OBUF[2]
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.092     0.045    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.441%)  route 0.823ns (81.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.668     0.210    disp/LEDs_OBUF[2]
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.255 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.155     0.410    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X48Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.082    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.352ns (21.266%)  route 1.303ns (78.734%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.581    -0.598    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.450 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          0.442    -0.008    disp/LEDs_OBUF[1]
    SLICE_X57Y53         LUT3 (Prop_lut3_I0_O)        0.097     0.089 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.861     0.951    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.107     1.058 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.058    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.319    
                         clock uncertainty            0.262    -0.057    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120     0.063    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.995    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      178.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.930ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.682ns  (logic 7.717ns (37.312%)  route 12.965ns (62.688%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y135       LUT6 (Prop_lut6_I1_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.583    19.708    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                178.930    

Slack (MET) :             179.068ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 7.717ns (37.571%)  route 12.823ns (62.429%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)         10.129    18.796    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.328    19.124 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -19.565    
  -------------------------------------------------------------------
                         slack                                179.068    

Slack (MET) :             179.469ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.128ns  (logic 7.717ns (38.339%)  route 12.411ns (61.661%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.717    18.384    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.328    18.712 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.441    19.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -19.154    
  -------------------------------------------------------------------
                         slack                                179.469    

Slack (MET) :             179.642ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 7.717ns (38.659%)  route 12.245ns (61.341%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.550    18.218    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.328    18.546 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.987    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                179.642    

Slack (MET) :             179.983ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.717ns (39.320%)  route 11.909ns (60.680%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.215    17.882    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y112       LUT6 (Prop_lut6_I4_O)        0.328    18.210 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    18.651    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -18.651    
  -------------------------------------------------------------------
                         slack                                179.983    

Slack (MET) :             180.203ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.400ns  (logic 7.717ns (39.778%)  route 11.683ns (60.222%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 f  camctl/left_i_2/O
                         net (fo=54, routed)          8.989    17.656    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.328    17.984 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.441    18.425    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                180.203    

Slack (MET) :             180.377ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 7.489ns (39.290%)  route 11.572ns (60.710%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.962    17.521    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.645 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    18.086    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                180.377    

Slack (MET) :             180.646ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.788ns  (logic 7.489ns (39.860%)  route 11.299ns (60.140%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.636 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.799     8.435    camctl/lwrite0_n_89
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.559 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.689    17.248    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.124    17.372 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.814    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                180.646    

Slack (MET) :             180.715ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 7.717ns (40.836%)  route 11.181ns (59.164%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.486    17.154    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.328    17.482 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.923    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                180.715    

Slack (MET) :             180.731ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 7.717ns (41.246%)  route 10.993ns (58.754%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637    -0.975    camctl/clk_5MHz
    SLICE_X34Y76         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.830     0.374    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.498 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.498    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.030 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.030    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.364 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.901    camctl/A[13]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.116 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.118    camctl/lwrite1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.636 r  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.883     8.519    camctl/lwrite0_n_90
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.148     8.667 r  camctl/left_i_2/O
                         net (fo=54, routed)          8.089    16.756    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y97        LUT6 (Prop_lut6_I4_O)        0.328    17.084 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.651    17.735    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                180.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.032%)  route 0.171ns (47.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.171    -0.321    camctl/pixel[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.276 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    camctl/pixel[7]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.254    -0.621    
                         clock uncertainty            0.142    -0.478    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.357    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.322    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.042    -0.280 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X35Y74         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.142    -0.489    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.105    -0.384    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.323    camctl/pixel[4]
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.042    -0.281 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    camctl/pixel[4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X39Y76         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.241    -0.633    
                         clock uncertainty            0.142    -0.490    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.105    -0.385    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.187    -0.282    camctl/pixel[8]
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.043    -0.239 r  camctl/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    camctl/pixel[8]_i_3_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.133    -0.358    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.772%)  route 0.159ns (43.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.159    -0.310    camctl/pixel[5]
    SLICE_X39Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    camctl/pixel[6]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.254    -0.621    
                         clock uncertainty            0.142    -0.478    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.092    -0.386    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.168    -0.317    camctl/buffer_ready
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.272 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    camctl/buffer_ready_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.091    -0.393    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.175    -0.294    camctl/pixel[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/pixel[3]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.120    -0.371    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.857%)  route 0.172ns (43.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X39Y74         FDRE                                         r  camctl/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.506 r  camctl/pixel_reg[2]/Q
                         net (fo=10, routed)          0.172    -0.333    camctl/pixel[2]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.099    -0.234 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/pixel[5]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.621    
                         clock uncertainty            0.142    -0.478    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.357    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.292    camctl/wen_l
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.247 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.247    camctl/wen_l_i_1_n_0
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y75         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.120    -0.371    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.952%)  route 0.218ns (51.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.547    -0.632    camctl/clk_5MHz
    SLICE_X34Y74         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.218    -0.250    camctl/image_sel
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.272    -0.603    
                         clock uncertainty            0.142    -0.460    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120    -0.340    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        5.236ns  (logic 0.994ns (18.982%)  route 4.242ns (81.017%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 198.391 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.167   191.791    disp/LEDs_OBUF[0]
    SLICE_X57Y53         LUT3 (Prop_lut3_I1_O)        0.150   191.941 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.075   194.017    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.326   194.343 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.343    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.465   198.391    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.679    
                         clock uncertainty           -0.262   198.417    
    SLICE_X36Y74         FDRE (Setup_fdre_C_D)        0.077   198.494    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.494    
                         arrival time                        -194.343    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.648ns  (logic 0.642ns (17.600%)  route 3.006ns (82.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 198.403 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.518   189.624 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.540   192.164    disp/LEDs_OBUF[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.124   192.288 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.466   192.754    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.477   198.403    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.691    
                         clock uncertainty           -0.262   198.429    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.205   198.224    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                        -192.754    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.741ns  (logic 0.773ns (28.206%)  route 1.968ns (71.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 198.392 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 189.106 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         1.718   189.106    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.478   189.584 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          1.968   191.552    camctl/LEDs_OBUF[1]
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.295   191.847 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   191.847    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.466   198.392    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.680    
                         clock uncertainty           -0.262   198.418    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031   198.449    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.449    
                         arrival time                        -191.847    
  -------------------------------------------------------------------
                         slack                                  6.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.745%)  route 0.711ns (79.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.711     0.253    camctl/LEDs_OBUF[2]
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    camctl/next_state[0]
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    camctl/clk_5MHz
    SLICE_X51Y61         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.092     0.045    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.441%)  route 0.823ns (81.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X60Y59         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.668     0.210    disp/LEDs_OBUF[2]
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.255 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.155     0.410    camctl/current_state_reg[2]
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X48Y61         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X48Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.082    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.352ns (21.266%)  route 1.303ns (78.734%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=880, routed)         0.581    -0.598    disp/clk_100MHz
    SLICE_X66Y54         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.450 f  disp/current_state_reg[1]/Q
                         net (fo=57, routed)          0.442    -0.008    disp/LEDs_OBUF[1]
    SLICE_X57Y53         LUT3 (Prop_lut3_I0_O)        0.097     0.089 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.861     0.951    camctl/LEDs_OBUF[3]
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.107     1.058 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.058    camctl/next_state[1]
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.319    
                         clock uncertainty            0.262    -0.057    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120     0.063    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.995    





