#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1233db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124d0d0 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x1237be0 .functor NOT 1, L_0x1280980, C4<0>, C4<0>, C4<0>;
L_0x1280460 .functor XOR 9, L_0x12805c0, L_0x12806f0, C4<000000000>, C4<000000000>;
L_0x12808c0 .functor XOR 9, L_0x1280460, L_0x1280820, C4<000000000>, C4<000000000>;
v0x127e1f0_0 .net *"_ivl_10", 8 0, L_0x1280820;  1 drivers
v0x127e2f0_0 .net *"_ivl_12", 8 0, L_0x12808c0;  1 drivers
v0x127e3d0_0 .net *"_ivl_2", 8 0, L_0x1280520;  1 drivers
v0x127e490_0 .net *"_ivl_4", 8 0, L_0x12805c0;  1 drivers
v0x127e570_0 .net *"_ivl_6", 8 0, L_0x12806f0;  1 drivers
v0x127e6a0_0 .net *"_ivl_8", 8 0, L_0x1280460;  1 drivers
v0x127e780_0 .net "a", 7 0, v0x127ce00_0;  1 drivers
v0x127e840_0 .net "b", 7 0, v0x127cec0_0;  1 drivers
v0x127e900_0 .var "clk", 0 0;
v0x127ea30_0 .net "overflow_dut", 0 0, L_0x1280230;  1 drivers
v0x127ead0_0 .net "overflow_ref", 0 0, L_0x1238630;  1 drivers
v0x127eb70_0 .net "s_dut", 7 0, L_0x12389a0;  1 drivers
v0x127ec40_0 .net "s_ref", 7 0, L_0x127f540;  1 drivers
v0x127ed10_0 .var/2u "stats1", 223 0;
v0x127edb0_0 .var/2u "strobe", 0 0;
v0x127ee50_0 .net "tb_match", 0 0, L_0x1280980;  1 drivers
v0x127ef10_0 .net "tb_mismatch", 0 0, L_0x1237be0;  1 drivers
v0x127efd0_0 .net "wavedrom_enable", 0 0, v0x127d000_0;  1 drivers
v0x127f0a0_0 .net "wavedrom_title", 511 0, v0x127d0a0_0;  1 drivers
L_0x1280520 .concat [ 1 8 0 0], L_0x1238630, L_0x127f540;
L_0x12805c0 .concat [ 1 8 0 0], L_0x1238630, L_0x127f540;
L_0x12806f0 .concat [ 1 8 0 0], L_0x1280230, L_0x12389a0;
L_0x1280820 .concat [ 1 8 0 0], L_0x1238630, L_0x127f540;
L_0x1280980 .cmp/eeq 9, L_0x1280520, L_0x12808c0;
S_0x124d260 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x124d0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1237f50 .functor XOR 1, L_0x127f6b0, L_0x127f750, C4<0>, C4<0>;
L_0x12382c0 .functor XOR 1, L_0x127f9c0, L_0x127fab0, C4<0>, C4<0>;
L_0x1238630 .functor AND 1, L_0x127f8d0, L_0x12382c0, C4<1>, C4<1>;
v0x1237980_0 .net *"_ivl_0", 8 0, L_0x127f1d0;  1 drivers
v0x1237cf0_0 .net *"_ivl_13", 0 0, L_0x127f6b0;  1 drivers
v0x1238060_0 .net *"_ivl_15", 0 0, L_0x127f750;  1 drivers
v0x12383d0_0 .net *"_ivl_16", 0 0, L_0x1237f50;  1 drivers
v0x1238740_0 .net *"_ivl_19", 0 0, L_0x127f8d0;  1 drivers
v0x1238ab0_0 .net *"_ivl_21", 0 0, L_0x127f9c0;  1 drivers
v0x12436d0_0 .net *"_ivl_23", 0 0, L_0x127fab0;  1 drivers
v0x127bd90_0 .net *"_ivl_24", 0 0, L_0x12382c0;  1 drivers
L_0x7fdb26972018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127be50_0 .net *"_ivl_3", 0 0, L_0x7fdb26972018;  1 drivers
v0x127bfc0_0 .net *"_ivl_4", 8 0, L_0x127f2d0;  1 drivers
L_0x7fdb26972060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127c0a0_0 .net *"_ivl_7", 0 0, L_0x7fdb26972060;  1 drivers
v0x127c180_0 .net "a", 7 0, v0x127ce00_0;  alias, 1 drivers
v0x127c260_0 .net "b", 7 0, v0x127cec0_0;  alias, 1 drivers
v0x127c340_0 .net "overflow", 0 0, L_0x1238630;  alias, 1 drivers
v0x127c400_0 .net "s", 7 0, L_0x127f540;  alias, 1 drivers
v0x127c4e0_0 .net "sum", 8 0, L_0x127f450;  1 drivers
L_0x127f1d0 .concat [ 8 1 0 0], v0x127ce00_0, L_0x7fdb26972018;
L_0x127f2d0 .concat [ 8 1 0 0], v0x127cec0_0, L_0x7fdb26972060;
L_0x127f450 .arith/sum 9, L_0x127f1d0, L_0x127f2d0;
L_0x127f540 .part L_0x127f450, 0, 8;
L_0x127f6b0 .part v0x127ce00_0, 7, 1;
L_0x127f750 .part v0x127cec0_0, 7, 1;
L_0x127f8d0 .reduce/nor L_0x1237f50;
L_0x127f9c0 .part v0x127ce00_0, 7, 1;
L_0x127fab0 .part L_0x127f540, 7, 1;
S_0x127c640 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x124d0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x127ce00_0 .var "a", 7 0;
v0x127cec0_0 .var "b", 7 0;
v0x127cf60_0 .net "clk", 0 0, v0x127e900_0;  1 drivers
v0x127d000_0 .var "wavedrom_enable", 0 0;
v0x127d0a0_0 .var "wavedrom_title", 511 0;
E_0x12467c0/0 .event negedge, v0x127cf60_0;
E_0x12467c0/1 .event posedge, v0x127cf60_0;
E_0x12467c0 .event/or E_0x12467c0/0, E_0x12467c0/1;
E_0x1246500 .event negedge, v0x127cf60_0;
E_0x1246cd0 .event posedge, v0x127cf60_0;
S_0x127c900 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x127c640;
 .timescale -12 -12;
v0x127cb00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x127cc00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x127c640;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x127d270 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x124d0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x12389a0 .functor BUFZ 8, L_0x12803c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x124ddc0 .functor XNOR 1, L_0x127fd30, L_0x127fdd0, C4<0>, C4<0>;
L_0x1243430 .functor XOR 1, L_0x127ff10, L_0x127ffb0, C4<0>, C4<0>;
L_0x1280230 .functor AND 1, L_0x124ddc0, L_0x1243430, C4<1>, C4<1>;
v0x127d510_0 .net *"_ivl_11", 0 0, L_0x127ffb0;  1 drivers
v0x127d5f0_0 .net *"_ivl_12", 0 0, L_0x1243430;  1 drivers
v0x127d6b0_0 .net *"_ivl_3", 0 0, L_0x127fd30;  1 drivers
v0x127d7a0_0 .net *"_ivl_5", 0 0, L_0x127fdd0;  1 drivers
v0x127d880_0 .net *"_ivl_6", 0 0, L_0x124ddc0;  1 drivers
v0x127d990_0 .net *"_ivl_9", 0 0, L_0x127ff10;  1 drivers
v0x127da70_0 .net "a", 7 0, v0x127ce00_0;  alias, 1 drivers
v0x127db80_0 .net "b", 7 0, v0x127cec0_0;  alias, 1 drivers
v0x127dc90_0 .net "overflow", 0 0, L_0x1280230;  alias, 1 drivers
v0x127dde0_0 .net "s", 7 0, L_0x12389a0;  alias, 1 drivers
v0x127dec0_0 .net "sum", 7 0, L_0x12803c0;  1 drivers
L_0x127fd30 .part v0x127ce00_0, 7, 1;
L_0x127fdd0 .part v0x127cec0_0, 7, 1;
L_0x127ff10 .part L_0x12389a0, 7, 1;
L_0x127ffb0 .part v0x127ce00_0, 7, 1;
L_0x12803c0 .arith/sum 8, v0x127ce00_0, v0x127cec0_0;
S_0x127e020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x124d0d0;
 .timescale -12 -12;
E_0x12309f0 .event anyedge, v0x127edb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x127edb0_0;
    %nor/r;
    %assign/vec4 v0x127edb0_0, 0;
    %wait E_0x12309f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x127c640;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246500;
    %wait E_0x1246cd0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246cd0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246cd0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246cd0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246cd0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246cd0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246cd0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %wait E_0x1246500;
    %fork TD_tb.stim1.wavedrom_stop, S_0x127cc00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12467c0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x127cec0_0, 0;
    %assign/vec4 v0x127ce00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x124d0d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127edb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x124d0d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x127e900_0;
    %inv;
    %store/vec4 v0x127e900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x124d0d0;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x127cf60_0, v0x127ef10_0, v0x127e780_0, v0x127e840_0, v0x127ec40_0, v0x127eb70_0, v0x127ead0_0, v0x127ea30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x124d0d0;
T_7 ;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x124d0d0;
T_8 ;
    %wait E_0x12467c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127ed10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
    %load/vec4 v0x127ee50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127ed10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x127ec40_0;
    %load/vec4 v0x127ec40_0;
    %load/vec4 v0x127eb70_0;
    %xor;
    %load/vec4 v0x127ec40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x127ead0_0;
    %load/vec4 v0x127ead0_0;
    %load/vec4 v0x127ea30_0;
    %xor;
    %load/vec4 v0x127ead0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x127ed10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ed10_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2014_q1c/iter0/response11/top_module.sv";
