m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/softwares/modelsim_se_10.4/examples
T_opt
!s110 1660472291
V9jzoNYgg8f<>kTW9:Kg541
04 2 4 work tb fast 0
=1-54bf6437cd1c-62f8cbe3-1b9-55d4
Z1 o-quiet -auto_acc_if_foreign -work work
n@_opt
Z2 OL;O;10.4;61
R0
T_opt1
!s110 1660472203
VFY6EDiW>0RHC?2Mod_2hK0
04 2 4 work ex fast 0
=1-54bf6437cd1c-62f8cb8a-39d-69cc
R1
n@_opt1
R2
R0
vctrl
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 NDcUkCjU3GLNYhDPP=WA<0
IhKcGVzCLX@A<ASj[_OTOJ3
Z4 dD:/Learning/verilog/cpu/prj/phase1/tb
w1660274896
8D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v
L0 1
Z5 OL;L;10.4;61
!s108 1660705196.570000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vdff_s_set
R3
r1
!s85 0
31
!i10b 1
!s100 ib<^;ALC<?Ri6M:`^;l?e1
I0S=zKeSgi3a6]YgmaJWe50
R4
w1660705142
8D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
L0 1
R5
!s108 1660705196.773000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v|
!i113 0
R6
vex
R3
r1
!s85 0
31
!i10b 1
!s100 kh;_C03>NBXaSmbD;MGmG1
IQUL4FYOIVhUj=XnC8N2k<1
R4
w1660705190
8D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
L0 2
R5
!s108 1660705196.880000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v|
!i113 0
R6
vid
R3
r1
!s85 0
31
!i10b 1
!s100 2OmLX;g5feQYBzPPzW04?2
IXediCfU@nN:NEWWA@XOfh1
R4
Z7 w1660703775
8D:/Learning/verilog/cpu/prj/phase1/rtl/id.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/id.v
L0 2
R5
!s108 1660705196.995000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/id.v|
!i113 0
R6
vid_ex
R3
r1
!s85 0
31
!i10b 1
!s100 ?3<gV57dV98caX[3;f=Z]2
I=3bbfi7d1eP?<m:hVF?]B2
R4
w1660275138
8D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
L0 2
R5
!s108 1660705197.099000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v|
!i113 0
R6
vif_id
R3
r1
!s85 0
31
!i10b 1
!s100 3[2I28?dhPj43h]Y12jJo3
IhGgjCg7:CNWM?k3Z[9>Xk1
R4
w1660454049
8D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
L0 2
R5
!s108 1660705197.192000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v|
!i113 0
R6
vifetch
R3
r1
!s85 0
31
!i10b 1
!s100 aUk6aKe<baV<NZ1n6IAYZ3
IXKiJgOKEUGNN839jW7be71
R4
w1660204773
8D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
L0 1
R5
!s108 1660705197.288000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v|
!i113 0
R6
vpc_reg
R3
r1
!s85 0
31
!i10b 1
!s100 8D4^JSK6nS:V_`Abz4HKz0
I7[[hE>SFiXE3<WN@aJL@l1
R4
w1660453064
8D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
L0 1
R5
!s108 1660705197.385000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v|
!i113 0
R6
vregs
R3
r1
!s85 0
31
!i10b 1
!s100 Qg]UDe;b]8kC_0;Mz2nA13
IaOPA<DmPgW:O]@fIhI:ef0
R4
R7
8D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
L0 1
R5
!s108 1660705197.492000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v|
!i113 0
R6
vrisc_v_cpu
R3
r1
!s85 0
31
!i10b 1
!s100 `SYS[IKk=SBEOhUeaAI:E0
IWdfEmGBY27;AN@;?K[7]73
R4
w1660207839
8D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
FD:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
L0 1
R5
!s108 1660705197.804000
!s107 D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v|
!i113 0
R6
vrisc_v_top
R3
r1
!s85 0
31
!i10b 1
!s100 _^7[JMTB?<Z9RV@K4ORdJ2
IQ;cWV;X5?Jl45Uf7DcQT50
R4
w1660452938
8D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
L0 1
R5
!s108 1660705197.597000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v|
!i113 0
R6
vrom
R3
r1
!s85 0
31
!i10b 1
!s100 gmUASDU_JSJ38hcXa8[Qb3
IY1]FdMAVnm=?bZoa3k0]e1
R4
w1660209699
8D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
L0 1
R5
!s108 1660705197.708000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v|
!i113 0
R6
vtb
R3
r1
!s85 0
31
!i10b 1
!s100 @oFcX]P0M42n]iAQ3eZO@0
I]HH5OoJYCgOlPm9W_0HPj3
R4
w1660705096
8D:/Learning/verilog/cpu/prj/phase1/tb/tb.v
FD:/Learning/verilog/cpu/prj/phase1/tb/tb.v
L0 4
R5
!s108 1660705196.476000
!s107 D:/Learning/verilog/cpu/prj/phase1/tb/tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/tb/tb.v|
!i113 0
R6
