Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 11 21:37:37 2023
| Host         : DESKTOP-3VPPBLD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab05_timing_summary_routed.rpt -rpx lab05_timing_summary_routed.rpx
| Design       : lab05
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)

 There are 261 register/latch pins with no clock driven by root clock pin: u_clk60hz/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 793 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.713        0.000                      0                  193        0.261        0.000                      0                  193        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.713        0.000                      0                  193        0.261        0.000                      0                  193        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.076ns (22.421%)  route 3.723ns (77.579%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          1.085    10.288    u_clk60hz/pulse
    SLICE_X57Y48         FDRE                                         r  u_clk60hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  u_clk60hz/count_reg[29]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y48         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.076ns (22.421%)  route 3.723ns (77.579%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          1.085    10.288    u_clk60hz/pulse
    SLICE_X57Y48         FDRE                                         r  u_clk60hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  u_clk60hz/count_reg[30]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y48         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.076ns (22.421%)  route 3.723ns (77.579%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          1.085    10.288    u_clk60hz/pulse
    SLICE_X57Y48         FDRE                                         r  u_clk60hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  u_clk60hz/count_reg[31]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y48         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.076ns (23.087%)  route 3.585ns (76.913%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.947    10.149    u_clk60hz/pulse
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[25]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y47         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.076ns (23.087%)  route 3.585ns (76.913%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.947    10.149    u_clk60hz/pulse
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[26]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y47         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.076ns (23.087%)  route 3.585ns (76.913%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.947    10.149    u_clk60hz/pulse
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[27]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y47         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.076ns (23.087%)  route 3.585ns (76.913%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.726     5.488    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.657     6.602    u_clk60hz/count_reg_n_0_[16]
    SLICE_X56Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.726 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.303     7.028    u_clk60hz/count[0]_i_9_n_0
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.152 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.300     7.452    u_clk60hz/count[0]_i_7_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.576 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.728     8.304    u_clk60hz/count[0]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.650     9.078    u_clk60hz/count[0]_i_2_n_0
    SLICE_X56Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.947    10.149    u_clk60hz/pulse
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552    15.035    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[28]/C
                         clock pessimism              0.429    15.464    
                         clock uncertainty           -0.035    15.429    
    SLICE_X57Y47         FDRE (Setup_fdre_C_R)       -0.429    15.000    u_clk60hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 u_clk50mhz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.651     5.413    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  u_clk50mhz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  u_clk50mhz/count_reg[0]/Q
                         net (fo=3, routed)           1.140     7.009    u_clk50mhz/count[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.133 f  u_clk50mhz/count[31]_i_8/O
                         net (fo=1, routed)           0.647     7.780    u_clk50mhz/count[31]_i_8_n_0
    SLICE_X52Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.904 f  u_clk50mhz/count[31]_i_4__0/O
                         net (fo=2, routed)           0.956     8.860    u_clk50mhz/count[31]_i_4__0_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.984 r  u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.026    10.010    u_clk50mhz/pulse_0
    SLICE_X53Y45         FDRE                                         r  u_clk50mhz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.479    14.962    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  u_clk50mhz/count_reg[21]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X53Y45         FDRE (Setup_fdre_C_R)       -0.429    14.926    u_clk50mhz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 u_clk50mhz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.651     5.413    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  u_clk50mhz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  u_clk50mhz/count_reg[0]/Q
                         net (fo=3, routed)           1.140     7.009    u_clk50mhz/count[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.133 f  u_clk50mhz/count[31]_i_8/O
                         net (fo=1, routed)           0.647     7.780    u_clk50mhz/count[31]_i_8_n_0
    SLICE_X52Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.904 f  u_clk50mhz/count[31]_i_4__0/O
                         net (fo=2, routed)           0.956     8.860    u_clk50mhz/count[31]_i_4__0_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.984 r  u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.026    10.010    u_clk50mhz/pulse_0
    SLICE_X53Y45         FDRE                                         r  u_clk50mhz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.479    14.962    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  u_clk50mhz/count_reg[22]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X53Y45         FDRE (Setup_fdre_C_R)       -0.429    14.926    u_clk50mhz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 u_clk50mhz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.651     5.413    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  u_clk50mhz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  u_clk50mhz/count_reg[0]/Q
                         net (fo=3, routed)           1.140     7.009    u_clk50mhz/count[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.133 f  u_clk50mhz/count[31]_i_8/O
                         net (fo=1, routed)           0.647     7.780    u_clk50mhz/count[31]_i_8_n_0
    SLICE_X52Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.904 f  u_clk50mhz/count[31]_i_4__0/O
                         net (fo=2, routed)           0.956     8.860    u_clk50mhz/count[31]_i_4__0_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.984 r  u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.026    10.010    u_clk50mhz/pulse_0
    SLICE_X53Y45         FDRE                                         r  u_clk50mhz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.479    14.962    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  u_clk50mhz/count_reg[23]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X53Y45         FDRE (Setup_fdre_C_R)       -0.429    14.926    u_clk50mhz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  4.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.502    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  u_clk50mhz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u_clk50mhz/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.760    u_clk50mhz/count[8]
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  u_clk50mhz/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.868    u_clk50mhz/data0[8]
    SLICE_X53Y41         FDRE                                         r  u_clk50mhz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     2.016    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  u_clk50mhz/count_reg[8]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.105     1.607    u_clk50mhz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.528    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.786    u_clk60hz/count_reg_n_0_[16]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  u_clk60hz/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.894    u_clk60hz/count0_carry__2_n_4
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     2.044    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  u_clk60hz/count_reg[16]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.105     1.633    u_clk60hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.528    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  u_clk60hz/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  u_clk60hz/count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    u_clk60hz/count_reg_n_0_[12]
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  u_clk60hz/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.896    u_clk60hz/count0_carry__1_n_4
    SLICE_X57Y43         FDRE                                         r  u_clk60hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     2.044    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  u_clk60hz/count_reg[12]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.105     1.633    u_clk60hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.528    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  u_clk60hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  u_clk60hz/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.788    u_clk60hz/count_reg_n_0_[24]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  u_clk60hz/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.896    u_clk60hz/count0_carry__4_n_4
    SLICE_X57Y46         FDRE                                         r  u_clk60hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     2.044    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  u_clk60hz/count_reg[24]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.105     1.633    u_clk60hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.529    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  u_clk60hz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.789    u_clk60hz/count_reg_n_0_[28]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  u_clk60hz/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.897    u_clk60hz/count0_carry__5_n_4
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     2.045    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  u_clk60hz/count_reg[28]/C
                         clock pessimism             -0.516     1.529    
    SLICE_X57Y47         FDRE (Hold_fdre_C_D)         0.105     1.634    u_clk60hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.502    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  u_clk50mhz/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u_clk50mhz/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.763    u_clk50mhz/count[12]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  u_clk50mhz/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.871    u_clk50mhz/data0[12]
    SLICE_X53Y42         FDRE                                         r  u_clk50mhz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     2.016    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  u_clk50mhz/count_reg[12]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.105     1.607    u_clk50mhz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.503    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  u_clk50mhz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_clk50mhz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.764    u_clk50mhz/count[20]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  u_clk50mhz/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.872    u_clk50mhz/data0[20]
    SLICE_X53Y44         FDRE                                         r  u_clk50mhz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.823     2.017    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  u_clk50mhz/count_reg[20]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X53Y44         FDRE (Hold_fdre_C_D)         0.105     1.608    u_clk50mhz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.502    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  u_clk50mhz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u_clk50mhz/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.763    u_clk50mhz/count[4]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  u_clk50mhz/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.871    u_clk50mhz/data0[4]
    SLICE_X53Y40         FDRE                                         r  u_clk50mhz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     2.016    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  u_clk50mhz/count_reg[4]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.105     1.607    u_clk50mhz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.528    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  u_clk60hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  u_clk60hz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.789    u_clk60hz/count_reg_n_0_[20]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  u_clk60hz/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.897    u_clk60hz/count0_carry__3_n_4
    SLICE_X57Y45         FDRE                                         r  u_clk60hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     2.044    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  u_clk60hz/count_reg[20]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.105     1.633    u_clk60hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.580     1.527    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  u_clk60hz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  u_clk60hz/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.788    u_clk60hz/count_reg_n_0_[4]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  u_clk60hz/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.896    u_clk60hz/count0_carry_n_4
    SLICE_X57Y41         FDRE                                         r  u_clk60hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.849     2.043    u_clk60hz/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  u_clk60hz/count_reg[4]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.105     1.632    u_clk60hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   u_clk50mhz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   u_clk50mhz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   u_clk50mhz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   u_clk50mhz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   u_clk50mhz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   u_clk50mhz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   u_clk50mhz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y44   u_clk50mhz/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y44   u_clk50mhz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y43   u_clk60hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y43   u_clk60hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y43   u_clk60hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y44   u_clk60hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y44   u_clk60hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y44   u_clk60hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y44   u_clk60hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y45   u_clk60hz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y45   u_clk60hz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y45   u_clk60hz/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   u_clk50mhz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   u_clk50mhz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   u_clk50mhz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   u_clk50mhz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   u_clk50mhz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   u_clk50mhz/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   u_clk50mhz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y44   u_clk50mhz/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y44   u_clk50mhz/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y44   u_clk50mhz/count_reg[19]/C



