<sld_project_info>
  <sld_infos>
    <sld_info hpath="ed_top_wrapper_typ2_inst|chmu_mig_cdc_fifo_inst" library="fifo_cdc" name="chmu_mig_cdc_fifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME fifo_cdc HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_pfn_buffer_inst|bram_w32_d1024_inst" library="w32_d1024" name="bram_w32_d1024_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME w32_d1024 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst" library="w64_d8192" name="bram_w64_d8192_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME w64_d8192 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|araddr_fifo|u_fifo_w32_d256" library="fifo_w32_d256" name="u_fifo_w32_d256">
      <assignment_values>
        <assignment_value text="QSYS_NAME fifo_w32_d256 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|mig_addr_cnt_fifo|u_fifo_w32_d256" library="fifo_w32_d256" name="u_fifo_w32_d256">
      <assignment_values>
        <assignment_value text="QSYS_NAME fifo_w32_d256 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|u_chmu_tracker|u_counter_set|BRAM_inst[0].bram_0" library="port_2_ram" name="BRAM_inst[0].bram_0">
      <assignment_values>
        <assignment_value text="QSYS_NAME port_2_ram HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|u_chmu_tracker|u_counter_set|BRAM_inst[1].bram_0" library="port_2_ram" name="BRAM_inst[1].bram_0">
      <assignment_values>
        <assignment_value text="QSYS_NAME port_2_ram HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|u_chmu_tracker|u_counter_set|BRAM_inst[2].bram_0" library="port_2_ram" name="BRAM_inst[2].bram_0">
      <assignment_values>
        <assignment_value text="QSYS_NAME port_2_ram HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|afu_top_inst|u_chmu_wrapper|u_chmu_tracker|u_counter_set|BRAM_inst[3].bram_0" library="port_2_ram" name="BRAM_inst[3].bram_0">
      <assignment_values>
        <assignment_value text="QSYS_NAME port_2_ram HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|inst_axi2avmm_bridge|gen_mc0_readID_fifo[0].HdmReadIDAttrFifo" library="fifo_8b_256w_show_ahead" name="gen_mc0_readID_fifo[0].HdmReadIDAttrFifo">
      <assignment_values>
        <assignment_value text="QSYS_NAME fifo_8b_256w_show_ahead HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst" library="reqfifo" name="GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME reqfifo HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst" library="rspfifo" name="GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME rspfifo HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[0].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[0].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[1].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[1].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[2].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[2].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[3].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[3].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[4].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[4].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[5].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[5].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[6].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[6].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[7].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[7].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[0].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[0].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[1].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[1].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[2].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[2].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[3].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[3].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[4].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[4].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[5].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[5].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[6].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[6].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[7].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[7].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst" library="emif" name="GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME emif HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CAL_ONE_MEM_CHANNEL.emif_cal_one_ch_inst" library="emif_cal_one_ch" name="GEN_CAL_ONE_MEM_CHANNEL.emif_cal_one_ch_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME emif_cal_one_ch HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst" library="buf_512w_16384d" name="counter_buf_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME buf_512w_16384d HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow" library="fifo_pac_overflow" name="fifo_pac_overflow">
      <assignment_values>
        <assignment_value text="QSYS_NAME fifo_pac_overflow HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="reset_release" library="intel_reset_release" name="reset_release">
      <assignment_values>
        <assignment_value text="QSYS_NAME intel_reset_release HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="intel_rtile_cxl_top_inst" library="intel_rtile_cxl_top_cxltyp2_ed" name="intel_rtile_cxl_top_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME intel_rtile_cxl_top_cxltyp2_ed HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo" library="iosf_to_cfg_fifo_vcd_ED" name="iosf_to_cfg_fifo">
      <assignment_values>
        <assignment_value text="QSYS_NAME iosf_to_cfg_fifo_vcd_ED HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo" library="cfg_to_iosf_fifo_vcd_ED" name="cfg_to_iosf_fifo">
      <assignment_values>
        <assignment_value text="QSYS_NAME cfg_to_iosf_fifo_vcd_ED HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="auto_fab_0" library="alt_sld_fab_0" name="auto_fab_0">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab_0 HAS_SOPCINFO 1 GENERATION_ID 0 ENTITY_NAME alt_sld_fab SLD_FAB 1 DESIGN_HASH 77e38b6e9e40b1003996"/>
      </assignment_values>
    </sld_info>
  </sld_infos>
</sld_project_info>
