OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 690460 688800
[INFO GPL-0006] NumInstances: 31308
[INFO GPL-0007] NumPlaceInstances: 30574
[INFO GPL-0008] NumFixedInstances: 734
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30714
[INFO GPL-0011] NumPins: 99162
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 694470 694470
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 690460 688800
[INFO GPL-0016] CoreArea: 468866496000
[INFO GPL-0017] NonPlaceInstsArea: 780976000
[INFO GPL-0018] PlaceInstsArea: 178730720000
[INFO GPL-0019] Util(%): 38.18
[INFO GPL-0020] StdInstsArea: 178730720000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00632249 HPWL: 496783606
[InitialPlace]  Iter: 2 CG residual: 0.00529387 HPWL: 198947312
[InitialPlace]  Iter: 3 CG residual: 0.00473335 HPWL: 198503039
[InitialPlace]  Iter: 4 CG residual: 0.00240217 HPWL: 198037171
[InitialPlace]  Iter: 5 CG residual: 0.00052780 HPWL: 197171665
[InitialPlace]  Iter: 6 CG residual: 0.00016185 HPWL: 196297853
[InitialPlace]  Iter: 7 CG residual: 0.00012830 HPWL: 195191914
[InitialPlace]  Iter: 8 CG residual: 0.00017315 HPWL: 194393050
[InitialPlace]  Iter: 9 CG residual: 0.00013005 HPWL: 193561924
[InitialPlace]  Iter: 10 CG residual: 0.00010345 HPWL: 192974143
[InitialPlace]  Iter: 11 CG residual: 0.00008067 HPWL: 192324752
[InitialPlace]  Iter: 12 CG residual: 0.00006283 HPWL: 191927744
[InitialPlace]  Iter: 13 CG residual: 0.00005405 HPWL: 191485318
[InitialPlace]  Iter: 14 CG residual: 0.00005567 HPWL: 191322530
[InitialPlace]  Iter: 15 CG residual: 0.00006091 HPWL: 191037351
[InitialPlace]  Iter: 16 CG residual: 0.00004966 HPWL: 190928828
[InitialPlace]  Iter: 17 CG residual: 0.00004852 HPWL: 190674601
[InitialPlace]  Iter: 18 CG residual: 0.00004567 HPWL: 190679076
[InitialPlace]  Iter: 19 CG residual: 0.00005163 HPWL: 190469928
[InitialPlace]  Iter: 20 CG residual: 0.00004688 HPWL: 190451714
[INFO GPL-0031] FillerInit: NumGCells: 48522
[INFO GPL-0032] FillerInit: NumGNets: 30714
[INFO GPL-0033] FillerInit: NumGPins: 99162
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5845840
[INFO GPL-0025] IdealBinArea: 9743066
[INFO GPL-0026] IdealBinCnt: 48123
[INFO GPL-0027] TotalBinArea: 468866496000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5362 5338
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.992782 HPWL: 31047990
[NesterovSolve] Iter: 10 overflow: 0.986251 HPWL: 44425164
[NesterovSolve] Iter: 20 overflow: 0.984512 HPWL: 54243855
[NesterovSolve] Iter: 30 overflow: 0.98377 HPWL: 56162739
[NesterovSolve] Iter: 40 overflow: 0.983279 HPWL: 55252863
[NesterovSolve] Iter: 50 overflow: 0.983155 HPWL: 55017420
[NesterovSolve] Iter: 60 overflow: 0.983099 HPWL: 55004348
[NesterovSolve] Iter: 70 overflow: 0.983184 HPWL: 54525883
[NesterovSolve] Iter: 80 overflow: 0.982844 HPWL: 54047324
[NesterovSolve] Iter: 90 overflow: 0.982659 HPWL: 53873648
[NesterovSolve] Iter: 100 overflow: 0.982507 HPWL: 53812079
[NesterovSolve] Iter: 110 overflow: 0.982542 HPWL: 53724314
[NesterovSolve] Iter: 120 overflow: 0.982202 HPWL: 53757525
[NesterovSolve] Iter: 130 overflow: 0.982056 HPWL: 54027083
[NesterovSolve] Iter: 140 overflow: 0.982277 HPWL: 54671236
[NesterovSolve] Iter: 150 overflow: 0.981789 HPWL: 55945242
[NesterovSolve] Iter: 160 overflow: 0.980919 HPWL: 58371129
[NesterovSolve] Iter: 170 overflow: 0.979357 HPWL: 61274920
[NesterovSolve] Iter: 180 overflow: 0.976819 HPWL: 63590239
[NesterovSolve] Iter: 190 overflow: 0.973004 HPWL: 66486878
[NesterovSolve] Iter: 200 overflow: 0.96724 HPWL: 70585068
[NesterovSolve] Iter: 210 overflow: 0.960496 HPWL: 76021185
[NesterovSolve] Iter: 220 overflow: 0.952697 HPWL: 84166468
[NesterovSolve] Iter: 230 overflow: 0.944372 HPWL: 96223144
[NesterovSolve] Iter: 240 overflow: 0.934393 HPWL: 113052067
[NesterovSolve] Iter: 250 overflow: 0.918503 HPWL: 135987182
[NesterovSolve] Iter: 260 overflow: 0.90024 HPWL: 160785087
[NesterovSolve] Iter: 270 overflow: 0.885664 HPWL: 182416801
[NesterovSolve] Iter: 280 overflow: 0.867267 HPWL: 204763492
[NesterovSolve] Iter: 290 overflow: 0.839566 HPWL: 235265755
[NesterovSolve] Iter: 300 overflow: 0.810401 HPWL: 269507350
[NesterovSolve] Iter: 310 overflow: 0.783382 HPWL: 284970359
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3763 nets.
[NesterovSolve] Iter: 320 overflow: 0.760588 HPWL: 299081199
[NesterovSolve] Iter: 330 overflow: 0.726183 HPWL: 308708191
[NesterovSolve] Iter: 340 overflow: 0.690509 HPWL: 329546230
[NesterovSolve] Iter: 350 overflow: 0.655166 HPWL: 349380746
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3763 nets.
[NesterovSolve] Iter: 360 overflow: 0.619118 HPWL: 370010277
[NesterovSolve] Snapshot saved at iter = 364
[NesterovSolve] Iter: 370 overflow: 0.576126 HPWL: 389112251
[NesterovSolve] Iter: 380 overflow: 0.531172 HPWL: 400782273
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3762 nets.
[NesterovSolve] Iter: 390 overflow: 0.473976 HPWL: 405127108
[NesterovSolve] Iter: 400 overflow: 0.411008 HPWL: 397021295
[NesterovSolve] Iter: 410 overflow: 0.349199 HPWL: 385455373
[NesterovSolve] Iter: 420 overflow: 0.300239 HPWL: 374200405
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3762 nets.
[NesterovSolve] Iter: 430 overflow: 0.259136 HPWL: 367494081
[NesterovSolve] Iter: 440 overflow: 0.224432 HPWL: 364023802
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3763 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 5.809524893760681
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 31
[INFO GPL-0066] 0.5%RC: 1.014782506090994
[INFO GPL-0067] 1.0%RC: 1.0074006686544723
[INFO GPL-0068] 2.0%RC: 1.0037003343272362
[INFO GPL-0069] 5.0%RC: 1.0014805109311318
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0110916
[NesterovSolve] Iter: 450 overflow: 0.193055 HPWL: 360575645
[NesterovSolve] Iter: 460 overflow: 0.164203 HPWL: 357843617
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3762 nets.
[NesterovSolve] Iter: 470 overflow: 0.139906 HPWL: 355697357
[NesterovSolve] Iter: 480 overflow: 0.120751 HPWL: 354409851
[NesterovSolve] Iter: 490 overflow: 0.103284 HPWL: 353344815
[NesterovSolve] Finished with Overflow: 0.099123

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[4].sub_unit_i/_2403_/G ^
   0.46
_596_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   102  255.05                           rst_ni (net)
                  0.03    0.03    0.63 ^ _604_/RN (DFFR_X1)
                                  0.63   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _604_/CK (DFFR_X1)
                          0.22    0.22   library removal time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: lut/gen_sub_units_scm[3].sub_unit_i/_2693_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[3].sub_unit_i/_2374_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[3].sub_unit_i/_2693_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ lut/gen_sub_units_scm[3].sub_unit_i/_2693_/Q (DLL_X1)
     1    1.01                           lut/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ lut/gen_sub_units_scm[3].sub_unit_i/_2374_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v lut/gen_sub_units_scm[3].sub_unit_i/_2374_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _654_/CK (DFFR_X1)
                  0.01    0.08    0.08 v _654_/Q (DFFR_X1)
     2    1.99                           result_o[12] (net)
                  0.01    0.00    0.08 v _524_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _524_/ZN (NAND2_X1)
     1    1.67                           _207_ (net)
                  0.01    0.00    0.10 ^ _526_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _526_/ZN (NAND2_X1)
     1    1.35                           _066_ (net)
                  0.01    0.00    0.11 v _654_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _654_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   102  255.05                           rst_ni (net)
                  0.03    0.03    0.63 ^ _604_/RN (DFFR_X1)
                                  0.63   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _604_/CK (DFFR_X1)
                          0.05    6.05   library recovery time
                                  6.05   data required time
-----------------------------------------------------------------------------
                                  6.05   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  5.42   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.08    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    3.93                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.08   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_219_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2495_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_219_/CK (DFFR_X2)
                  0.76    0.80    0.80 ^ lut/_219_/Q (DFFR_X2)
   513  791.77                           lut/wdata_a_q[14] (net)
                  0.97    0.46    1.26 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2495_/D (DLH_X1)
                                  1.26   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2495_/G (DLH_X1)
                          1.26    1.26   time borrowed from endpoint
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.12
--------------------------------------------
max time borrow                         2.88
actual time borrow                      1.26
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   102  255.05                           rst_ni (net)
                  0.03    0.03    0.63 ^ _604_/RN (DFFR_X1)
                                  0.63   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _604_/CK (DFFR_X1)
                          0.05    6.05   library recovery time
                                  6.05   data required time
-----------------------------------------------------------------------------
                                  6.05   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  5.42   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.08    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    3.93                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.08   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_219_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2495_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_219_/CK (DFFR_X2)
                  0.76    0.80    0.80 ^ lut/_219_/Q (DFFR_X2)
   513  791.77                           lut/wdata_a_q[14] (net)
                  0.97    0.46    1.26 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2495_/D (DLH_X1)
                                  1.26   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2495_/G (DLH_X1)
                          1.26    1.26   time borrowed from endpoint
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.12
--------------------------------------------
max time borrow                         2.88
actual time borrow                      1.26
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.98e-03   3.43e-04   2.75e-04   5.59e-03  48.6%
Combinational          1.42e-03   4.04e-03   4.61e-04   5.92e-03  51.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.39e-03   4.38e-03   7.36e-04   1.15e-02 100.0%
                          55.5%      38.1%       6.4%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 44878 u^2 38% utilization.

Elapsed time: 1:26.14[h:]min:sec. CPU time: user 85.93 sys 0.20 (99%). Peak memory: 415524KB.
