{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610889544700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610889544708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 15:19:04 2021 " "Processing started: Sun Jan 17 15:19:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610889544708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889544708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kursa_Darbs -c Kursa_Darbs " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kursa_Darbs -c Kursa_Darbs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889544709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610889557966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610889557966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder3-architecture_Adder3 " "Found design unit 1: Adder3-architecture_Adder3" {  } { { "Adder3.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Adder3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder3 " "Found entity 1: Adder3" {  } { { "Adder3.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Adder3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_TREE-arch_ADDER_TREE " "Found design unit 1: ADDER_TREE-arch_ADDER_TREE" {  } { { "ADDER_TREE.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/ADDER_TREE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_TREE " "Found entity 1: ADDER_TREE" {  } { { "ADDER_TREE.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/ADDER_TREE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REG_ARRAY-arch_SHIFT_REG_ARRAY " "Found design unit 1: SHIFT_REG_ARRAY-arch_SHIFT_REG_ARRAY" {  } { { "SHIFT_REG_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SHIFT_REG_ARRAY.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569287 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG_ARRAY " "Found entity 1: SHIFT_REG_ARRAY" {  } { { "SHIFT_REG_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SHIFT_REG_ARRAY.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_GEN-architecture_REG_GEN " "Found design unit 1: REG_GEN-architecture_REG_GEN" {  } { { "REG_GEN.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/REG_GEN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569293 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_GEN " "Found entity 1: REG_GEN" {  } { { "REG_GEN.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/REG_GEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplyer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplyer-GEN " "Found design unit 1: Multiplyer-GEN" {  } { { "Multiplyer.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multiplyer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplyer " "Found entity 1: Multiplyer" {  } { { "Multiplyer.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multiplyer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bus_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_pkg " "Found design unit 1: bus_pkg" {  } { { "bus_pkg.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/bus_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNEXT-behave " "Found design unit 1: SIGNEXT-behave" {  } { { "SIGNEXT.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SIGNEXT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569312 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SIGNEXT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_DRIVER-behavioral " "Found design unit 1: VGA_DRIVER-behavioral" {  } { { "VGA_DRIVER.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/VGA_DRIVER.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569319 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/VGA_DRIVER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periphery_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file periphery_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphery_ctrl-behavioral " "Found design unit 1: periphery_ctrl-behavioral" {  } { { "periphery_ctrl.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/periphery_ctrl.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569325 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphery_ctrl " "Found entity 1: periphery_ctrl" {  } { { "periphery_ctrl.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/periphery_ctrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-behavioral " "Found design unit 1: i2c_master-behavioral" {  } { { "i2c_master.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/i2c_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569332 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/i2c_master.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-behavioral " "Found design unit 1: i2c-behavioral" {  } { { "i2c.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/i2c.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569338 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/i2c.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_gen_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_gen_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_GEN_1-beh " "Found design unit 1: COUNTER_GEN_1-beh" {  } { { "COUNTER_GEN_1.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/COUNTER_GEN_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569344 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_GEN_1 " "Found entity 1: COUNTER_GEN_1" {  } { { "COUNTER_GEN_1.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/COUNTER_GEN_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/common.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "common.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/common.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0-rtl " "Found design unit 1: nios2_system_v0-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569359 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0 " "Found entity 1: nios2_system_v0" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0_rst_controller-rtl " "Found design unit 1: nios2_system_v0_rst_controller-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569365 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_rst_controller " "Found entity 1: nios2_system_v0_rst_controller" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0_rst_controller_001-rtl " "Found design unit 1: nios2_system_v0_rst_controller_001-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569374 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_rst_controller_001 " "Found entity 1: nios2_system_v0_rst_controller_001" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_irq_mapper " "Found entity 1: nios2_system_v0_irq_mapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569526 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux_004 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_mux_004 " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_mux_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569617 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569617 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569617 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569617 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios2_system_v0/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios2_system_v0/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios2_system_v0/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569681 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_006_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569703 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_006 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_006" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569714 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_003_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569724 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_003 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569736 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569748 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889569754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569760 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router " "Found entity 2: nios2_system_v0_mm_interconnect_0_router" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_uart_0_tx " "Found entity 1: nios2_system_v0_uart_0_tx" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569820 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_uart_0_rx_stimulus_source " "Found entity 2: nios2_system_v0_uart_0_rx_stimulus_source" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569820 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_uart_0_rx " "Found entity 3: nios2_system_v0_uart_0_rx" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569820 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_uart_0_regs " "Found entity 4: nios2_system_v0_uart_0_regs" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569820 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_uart_0 " "Found entity 5: nios2_system_v0_uart_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sysid " "Found entity 1: nios2_system_v0_sysid" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sys_clk_timer " "Found entity 1: nios2_system_v0_sys_clk_timer" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sw_pio " "Found entity 1: nios2_system_v0_sw_pio" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_onchip_mem " "Found entity 1: nios2_system_v0_onchip_mem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_c0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_c0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889569992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889569992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570187 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570187 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570208 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570208 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570235 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570251 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_lpddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_lpddr2_controller_core" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570540 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570540 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570637 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570637 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570832 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570850 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570868 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570890 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570910 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570928 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570948 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570966 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570985 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889570985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889570985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889570990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571004 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610889571110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_datamux.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lpddr2 " "Found entity 1: rw_manager_lpddr2" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ram.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1610889571384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_lpddr2 " "Found entity 1: afi_mux_lpddr2" {  } { { "nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_cyclonev_lpddr2" {  } { { "nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_pll0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_pll0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_v0_jtag_uart_sim_scfifo_w" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571944 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_jtag_uart_scfifo_w " "Found entity 2: nios2_system_v0_jtag_uart_scfifo_w" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571944 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_v0_jtag_uart_sim_scfifo_r" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571944 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_jtag_uart_scfifo_r " "Found entity 4: nios2_system_v0_jtag_uart_scfifo_r" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571944 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_jtag_uart " "Found entity 5: nios2_system_v0_jtag_uart" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu " "Found entity 1: nios2_system_v0_cpu" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889571960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889571960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_v0_cpu_cpu_ic_data_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_v0_cpu_cpu_ic_tag_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_cpu_cpu_register_bank_a_module " "Found entity 3: nios2_system_v0_cpu_cpu_register_bank_a_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_cpu_cpu_register_bank_b_module " "Found entity 4: nios2_system_v0_cpu_cpu_register_bank_b_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_cpu_cpu_nios2_oci_debug " "Found entity 5: nios2_system_v0_cpu_cpu_nios2_oci_debug" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_v0_cpu_cpu_nios2_oci_break " "Found entity 6: nios2_system_v0_cpu_cpu_nios2_oci_break" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_v0_cpu_cpu_nios2_oci_xbrk " "Found entity 7: nios2_system_v0_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_v0_cpu_cpu_nios2_oci_dbrk " "Found entity 8: nios2_system_v0_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_v0_cpu_cpu_nios2_oci_itrace " "Found entity 9: nios2_system_v0_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_v0_cpu_cpu_nios2_oci_td_mode " "Found entity 10: nios2_system_v0_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_v0_cpu_cpu_nios2_oci_dtrace " "Found entity 11: nios2_system_v0_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 12: nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 13: nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 14: nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_v0_cpu_cpu_nios2_oci_fifo " "Found entity 15: nios2_system_v0_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_v0_cpu_cpu_nios2_oci_pib " "Found entity 16: nios2_system_v0_cpu_cpu_nios2_oci_pib" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_v0_cpu_cpu_nios2_oci_im " "Found entity 17: nios2_system_v0_cpu_cpu_nios2_oci_im" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_v0_cpu_cpu_nios2_performance_monitors " "Found entity 18: nios2_system_v0_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_v0_cpu_cpu_nios2_avalon_reg " "Found entity 19: nios2_system_v0_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_v0_cpu_cpu_ociram_sp_ram_module " "Found entity 20: nios2_system_v0_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_v0_cpu_cpu_nios2_ocimem " "Found entity 21: nios2_system_v0_cpu_cpu_nios2_ocimem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_v0_cpu_cpu_nios2_oci " "Found entity 22: nios2_system_v0_cpu_cpu_nios2_oci" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_v0_cpu_cpu " "Found entity 23: nios2_system_v0_cpu_cpu" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_tck" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_mult_cell " "Found entity 1: nios2_system_v0_cpu_cpu_mult_cell" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_test_bench " "Found entity 1: nios2_system_v0_cpu_cpu_test_bench" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_reset_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_reset_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_Reset_cnt " "Found entity 1: nios2_system_v0_Reset_cnt" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_Reset_cnt.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_Reset_cnt.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_Data_out " "Found entity 1: nios2_system_v0_Data_out" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_Data_out.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_Data_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/convolution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/convolution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convolution-rtl " "Found design unit 1: Convolution-rtl" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convolution " "Found entity 1: Convolution" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-behavioral " "Found design unit 1: TOP-behavioral" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572895 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_recive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_recive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_RECIVE-FSM_RECIVE_arch " "Found design unit 1: FSM_RECIVE-FSM_RECIVE_arch" {  } { { "FSM_RECIVE.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/FSM_RECIVE.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572901 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_RECIVE " "Found entity 1: FSM_RECIVE" {  } { { "FSM_RECIVE.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/FSM_RECIVE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_0-SYN " "Found design unit 1: ram_0-SYN" {  } { { "RAM_0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/RAM_0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572908 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_0 " "Found entity 1: RAM_0" {  } { { "RAM_0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/RAM_0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNEXT_ARRAY-arch_SIGNEXT_ARRAY " "Found design unit 1: SIGNEXT_ARRAY-arch_SIGNEXT_ARRAY" {  } { { "SIGNEXT_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SIGNEXT_ARRAY.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572913 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT_ARRAY " "Found entity 1: SIGNEXT_ARRAY" {  } { { "SIGNEXT_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SIGNEXT_ARRAY.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyer_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplyer_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLYER_ARRAY-arch_MULTIPLYER_ARRAY " "Found design unit 1: MULTIPLYER_ARRAY-arch_MULTIPLYER_ARRAY" {  } { { "MULTIPLYER_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/MULTIPLYER_ARRAY.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572920 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLYER_ARRAY " "Found entity 1: MULTIPLYER_ARRAY" {  } { { "MULTIPLYER_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/MULTIPLYER_ARRAY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_ARRAY-arch_Register_ARRAY " "Found design unit 1: Register_ARRAY-arch_Register_ARRAY" {  } { { "Register_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Register_ARRAY.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572927 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_ARRAY " "Found entity 1: Register_ARRAY" {  } { { "Register_ARRAY.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Register_ARRAY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_reg_cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_reg_cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_REG_CONT-FSM_REG_CONT_arch " "Found design unit 1: FSM_REG_CONT-FSM_REG_CONT_arch" {  } { { "FSM_REG_CONT.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/FSM_REG_CONT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572934 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_REG_CONT " "Found entity 1: FSM_REG_CONT" {  } { { "FSM_REG_CONT.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/FSM_REG_CONT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-SYN " "Found design unit 1: multi-SYN" {  } { { "Multi.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multi.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572940 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Found entity 1: Multi" {  } { { "Multi.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multi.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889572940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889572940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610889574342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ack_error TOP.vhd(126) " "Verilog HDL or VHDL warning at TOP.vhd(126): object \"s_ack_error\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889574344 "|TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_data TOP.vhd(273) " "VHDL Process Statement warning at TOP.vhd(273): signal \"ram_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610889574346 "|TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_data TOP.vhd(274) " "VHDL Process Statement warning at TOP.vhd(274): signal \"ram_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610889574346 "|TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_data TOP.vhd(275) " "VHDL Process Statement warning at TOP.vhd(275): signal \"ram_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610889574346 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:VGA_DRIVER " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:VGA_DRIVER\"" {  } { { "TOP.vhd" "VGA_DRIVER" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_GEN_1 VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:HSYNC_CLOCK " "Elaborating entity \"COUNTER_GEN_1\" for hierarchy \"VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:HSYNC_CLOCK\"" {  } { { "VGA_DRIVER.vhd" "HSYNC_CLOCK" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/VGA_DRIVER.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0 nios2_system_v0:NIOS_2 " "Elaborating entity \"nios2_system_v0\" for hierarchy \"nios2_system_v0:NIOS_2\"" {  } { { "TOP.vhd" "NIOS_2" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution nios2_system_v0:NIOS_2\|Convolution:convolution_0 " "Elaborating entity \"Convolution\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "convolution_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_out_1 Convolution.vhd(44) " "VHDL Process Statement warning at Convolution.vhd(44): signal \"reg_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610889574538 "|TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_out_2 Convolution.vhd(46) " "VHDL Process Statement warning at Convolution.vhd(46): signal \"reg_out_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610889574538 "|TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DIN 112 256 Convolution.vhd(118) " "VHDL Incomplete Partial Association warning at Convolution.vhd(118): port or argument \"DIN\" has 112/256 unassociated elements" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 118 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1610889574541 "|TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLYER_ARRAY nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY " "Elaborating entity \"MULTIPLYER_ARRAY\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\"" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "MULTIPLYER_ARRAY" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer " "Elaborating entity \"Multi\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\"" {  } { { "MULTIPLYER_ARRAY.vhd" "\\MULTIPLYER_ARRAY:0:Multiplyer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/MULTIPLYER_ARRAY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component\"" {  } { { "Multi.vhd" "lpm_mult_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multi.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889574992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component\"" {  } { { "Multi.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multi.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889575012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889575013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889575013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889575013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889575013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889575013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889575013 ""}  } { { "Multi.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Multi.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889575013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bum.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bum.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bum " "Found entity 1: mult_bum" {  } { { "db/mult_bum.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/mult_bum.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889575157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889575157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bum nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component\|mult_bum:auto_generated " "Elaborating entity \"mult_bum\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY\|Multi:\\MULTIPLYER_ARRAY:0:Multiplyer\|lpm_mult:lpm_mult_component\|mult_bum:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889575217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ARRAY nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY " "Elaborating entity \"Register_ARRAY\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\"" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "Register_ARRAY" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG_ARRAY nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel " "Elaborating entity \"SHIFT_REG_ARRAY\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel\"" {  } { { "Register_ARRAY.vhd" "SHIFT_REG_ARRAY_Kernel" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Register_ARRAY.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_GEN nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel\|REG_GEN:\\SHIFT_REG_ARRAY:0:input_layer:REG_IN " "Elaborating entity \"REG_GEN\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel\|REG_GEN:\\SHIFT_REG_ARRAY:0:input_layer:REG_IN\"" {  } { { "SHIFT_REG_ARRAY.vhd" "\\SHIFT_REG_ARRAY:0:input_layer:REG_IN" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/SHIFT_REG_ARRAY.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG_ARRAY nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1 " "Elaborating entity \"SHIFT_REG_ARRAY\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1\"" {  } { { "Register_ARRAY.vhd" "SHIFT_REG_ARRAY_Line_1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Register_ARRAY.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_REG_CONT nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|FSM_REG_CONT:FSM_REG_CONT " "Elaborating entity \"FSM_REG_CONT\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|Register_ARRAY:Register_ARRAY\|FSM_REG_CONT:FSM_REG_CONT\"" {  } { { "Register_ARRAY.vhd" "FSM_REG_CONT" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Register_ARRAY.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_TREE nios2_system_v0:NIOS_2\|Convolution:convolution_0\|ADDER_TREE:ADDER_TREE " "Elaborating entity \"ADDER_TREE\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|ADDER_TREE:ADDER_TREE\"" {  } { { "nios2_system_v0/synthesis/submodules/Convolution.vhd" "ADDER_TREE" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/Convolution.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "st_custom_logic " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"st_custom_logic\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1610889576709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder3 nios2_system_v0:NIOS_2\|Convolution:convolution_0\|ADDER_TREE:ADDER_TREE\|Adder3:\\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3 " "Elaborating entity \"Adder3\" for hierarchy \"nios2_system_v0:NIOS_2\|Convolution:convolution_0\|ADDER_TREE:ADDER_TREE\|Adder3:\\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3\"" {  } { { "ADDER_TREE.vhd" "\\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/ADDER_TREE.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576729 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "DIN Adder3.vhd(21) " "VHDL warning at Adder3.vhd(21): sensitivity list already contains DIN" {  } { { "Adder3.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/Adder3.vhd" 21 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889576729 "|TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_Data_out nios2_system_v0:NIOS_2\|nios2_system_v0_Data_out:data_out " "Elaborating entity \"nios2_system_v0_Data_out\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_Data_out:data_out\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "data_out" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_Reset_cnt nios2_system_v0:NIOS_2\|nios2_system_v0_Reset_cnt:reset_cnt " "Elaborating entity \"nios2_system_v0_Reset_cnt\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_Reset_cnt:reset_cnt\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "reset_cnt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu " "Elaborating entity \"nios2_system_v0_cpu\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "cpu" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889576971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu " "Elaborating entity \"nios2_system_v0_cpu_cpu\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" "cpu" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889577055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_test_bench nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_test_bench:the_nios2_system_v0_cpu_cpu_test_bench " "Elaborating entity \"nios2_system_v0_cpu_cpu_test_bench\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_test_bench:the_nios2_system_v0_cpu_cpu_test_bench\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_test_bench" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 5392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889577528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ic_data_module nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data " "Elaborating entity \"nios2_system_v0_cpu_cpu_ic_data_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ic_data" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 6394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889577638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889577989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889578191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889578191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889578212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ic_tag_module nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag " "Elaborating entity \"nios2_system_v0_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ic_tag" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 6460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889578396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889578522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdj1 " "Found entity 1: altsyncram_rdj1" {  } { { "db/altsyncram_rdj1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_rdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889578695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889578695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdj1 nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated " "Elaborating entity \"altsyncram_rdj1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889578717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_register_bank_a_module nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_system_v0_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_register_bank_a" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 7500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889578871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889578937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889579110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889579110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889579131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_register_bank_b_module nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_system_v0_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_register_bank_b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 7518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889579297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_mult_cell nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell " "Elaborating entity \"nios2_system_v0_cpu_cpu_mult_cell\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_mult_cell" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 8103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889579484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889579611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889579740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889579740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889579806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889580242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889580369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889580525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889580618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889580959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889581878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889581974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889582283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889582603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889582698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889582796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889583261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889585658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889586290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889586399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889586690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889586787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889587094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889587422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 8485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_debug nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_debug" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_break nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_break" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_xbrk nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_xbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_xbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_dbrk nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_itrace nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889600965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_dtrace nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_td_mode nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\|nios2_system_v0_cpu_cpu_nios2_oci_td_mode:nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\|nios2_system_v0_cpu_cpu_nios2_oci_td_mode:nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_pib nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_pib:the_nios2_system_v0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_pib:the_nios2_system_v0_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_pib" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_im nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_im:the_nios2_system_v0_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_im:the_nios2_system_v0_cpu_cpu_nios2_oci_im\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_im" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_avalon_reg nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_ocimem nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_ocimem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ociram_sp_ram_module nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_v0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ociram_sp_ram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889601980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889602217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889602217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_wrapper nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_tck nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_v0_cpu_cpu_debug_slave_tck" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_sysclk nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_v0_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "nios2_system_v0_cpu_cpu_debug_slave_phy" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889602966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889603173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889603467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_v0_jtag_uart\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "jtag_uart" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889603642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart_scfifo_w nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_v0_jtag_uart_scfifo_w\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "the_nios2_system_v0_jtag_uart_scfifo_w" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889603700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "wfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889604158 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889604158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889604320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889604320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889604416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889604416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889604532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889604532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889604682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889604682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889604842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889604842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889604886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889604988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889604988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889605030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart_scfifo_r nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_v0_jtag_uart_scfifo_r\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "the_nios2_system_v0_jtag_uart_scfifo_r" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889605189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "nios2_system_v0_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889606039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889606039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889606039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889606039 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889606039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "mem_if_lpddr2_emif_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_pll0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_pll0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "pll0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606400 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889606402 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "p0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606467 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv(336) " "Verilog HDL Display System Task info at nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv(336): Using Regular core emif simulation models" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" 336 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889606469 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" "umemphy" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "ureset" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889606875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uwrite_datapath" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "oct_ena_source_extender" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "afi_wdata_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "afi_dm_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889607557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uread_datapath" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889608003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889608079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "uvalid_select" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889608337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889608355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889608355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889608355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889608355 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889608355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/decode_f5f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889608482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889608482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889608504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uio_pads" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889609626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889609693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen\[0\].acv_adc_ca_ldc " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen\[0\].acv_adc_ca_ldc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "address_gen\[0\].acv_adc_ca_ldc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889609756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "address_gen\[0\].uaddress_pad" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889610028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889610048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889610048 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889610048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ddio_out_09f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889610177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889610177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889610200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889611928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 452 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889611950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889611950 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 452 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889611950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889612074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889612074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev_lpddr2 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev_lpddr2\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_lpddr2 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|afi_mux_lpddr2:m0 " "Elaborating entity \"afi_mux_lpddr2\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|afi_mux_lpddr2:m0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "m0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "s0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_rst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "cpu_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889612983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889613063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889613086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889613087 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889613087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889613237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889613237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889613257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889613379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889613560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889613768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614165 ""}  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889614165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889614322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889614322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889614471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889614471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889614605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889614605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889614941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889614942 ""}  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889614942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889615094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889615094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "trk_mm_bridge" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_phy_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_data_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lpddr2 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_lpddr2\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_rw_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" "rw_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_0_reg rw_manager_generic.sv(155) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object \"jump_ptr_0_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_1_reg rw_manager_generic.sv(156) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object \"jump_ptr_1_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_0_reg rw_manager_generic.sv(157) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object \"jump_cntr_0_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_1_reg rw_manager_generic.sv(158) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object \"jump_cntr_1_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_mask_reg rw_manager_generic.sv(159) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object \"cs_mask_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_refresh_done rw_manager_generic.sv(163) " "Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "restore_done rw_manager_generic.sv(164) " "Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1610889615455 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_refresh_done 0 rw_manager_generic.sv(163) " "Net \"all_refresh_done\" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610889615461 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "restore_done 0 rw_manager_generic.sv(164) " "Net \"restore_done\" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610889615461 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_mem_if_lpddr2_emif_0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889615694 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889615694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4v1 " "Found entity 1: altsyncram_p4v1" {  } { { "db/altsyncram_p4v1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_p4v1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889615850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889615850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4v1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated " "Elaborating entity \"altsyncram_p4v1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889615872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/decode_8ka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889616989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889616989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_p4v1.tdf" "wr_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_p4v1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889617019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/mux_2gb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889617124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889617124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_p4v1.tdf" "rd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_p4v1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889617153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889618366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889618427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889618465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_mem_if_lpddr2_emif_0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889618465 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889618465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt02 " "Found entity 1: altsyncram_qt02" {  } { { "db/altsyncram_qt02.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_qt02.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889618628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889618628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qt02 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated " "Elaborating entity \"altsyncram_qt02\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889618649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/decode_5ka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889619524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889619524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_qt02.tdf" "wr_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_qt02.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889619552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/mux_3gb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889619655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889619655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_qt02.tdf" "rd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_qt02.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889619684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889620709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889620747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889620805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889620829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889620829 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889620829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_okr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889620980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889620980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889621637 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889621637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_8lr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889621813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889621813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889621970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_trk_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622175 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622175 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622175 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622176 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622176 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622177 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622178 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622178 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622178 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622179 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622179 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622180 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622180 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622180 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622180 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622180 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622180 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622181 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622181 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(983) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(983): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622181 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622181 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622182 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622182 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889622182 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_mem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889622490 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889622490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3m1 " "Found entity 1: altsyncram_a3m1" {  } { { "db/altsyncram_a3m1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_a3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889622644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889622644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3m1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_a3m1:auto_generated " "Elaborating entity \"altsyncram_a3m1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_a3m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889622664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "seq_bridge" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889623699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889623746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889624938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_005" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_007" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_008" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889625973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_009" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889626828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "irq_mapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "dmaster" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889627959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628017 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889628017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628374 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889628374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889628658 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889628658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889628980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "timing_adt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889629055 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "b2p" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "p2b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "transacto" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "b2p_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889629342 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610889629342 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "p2b_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "rst_controller" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_c0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_c0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "c0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_lpddr2_controller_core nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_lpddr2_controller_core\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" "ng0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889629889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_lpddr2_addr_cmd nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_lpddr2_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_lpddr2_addr_cmd\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_lpddr2_addr_cmd_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_lpddr2_addr_cmd_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889630940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631519 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889631519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsr1 " "Found entity 1: altsyncram_bsr1" {  } { { "db/altsyncram_bsr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_bsr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889631671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889631671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsr1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated " "Elaborating entity \"altsyncram_bsr1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889631890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889631890 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889631890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pr1 " "Found entity 1: altsyncram_9pr1" {  } { { "db/altsyncram_9pr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_9pr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889632044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889632044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pr1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated " "Elaborating entity \"altsyncram_9pr1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889632063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 164 " "Parameter \"lpm_width\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889633308 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889633308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6ga1 " "Found entity 1: scfifo_6ga1" {  } { { "db/scfifo_6ga1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_6ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889633447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889633447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6ga1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated " "Elaborating entity \"scfifo_6ga1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fr91 " "Found entity 1: a_dpfifo_fr91" {  } { { "db/a_dpfifo_fr91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889633547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889633547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fr91 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo " "Elaborating entity \"a_dpfifo_fr91\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\"" {  } { { "db/scfifo_6ga1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_6ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_vgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889633722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889633722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_vgn1:FIFOram " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_vgn1:FIFOram\"" {  } { { "db/a_dpfifo_fr91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889633920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889633920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fr91.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889633959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_fr91.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889634136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889634136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fr91.tdf" "rd_ptr_msb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889634303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889634303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_fr91.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889634466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889634466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_fr91.tdf" "wr_ptr" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_fr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889634950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889634950 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889634950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ga1 " "Found entity 1: scfifo_8ga1" {  } { { "db/scfifo_8ga1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_8ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889635084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889635084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ga1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated " "Elaborating entity \"scfifo_8ga1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr91 " "Found entity 1: a_dpfifo_hr91" {  } { { "db/a_dpfifo_hr91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889635182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889635182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr91 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo " "Elaborating entity \"a_dpfifo_hr91\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\"" {  } { { "db/scfifo_8ga1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_8ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hn1 " "Found entity 1: altsyncram_3hn1" {  } { { "db/altsyncram_3hn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_3hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889635338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889635338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3hn1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_3hn1:FIFOram " "Elaborating entity \"altsyncram_3hn1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_3hn1:FIFOram\"" {  } { { "db/a_dpfifo_hr91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889635505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889635505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr91.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_hr91.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889635720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889635720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr91.tdf" "rd_ptr_msb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889635880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889635880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_hr91.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889635920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889636032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889636032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_hr91.tdf" "wr_ptr" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_hr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889636437 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889636437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rea1 " "Found entity 1: scfifo_rea1" {  } { { "db/scfifo_rea1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_rea1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889636574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889636574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rea1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated " "Elaborating entity \"scfifo_rea1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4q91 " "Found entity 1: a_dpfifo_4q91" {  } { { "db/a_dpfifo_4q91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_4q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889636675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889636675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4q91 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo " "Elaborating entity \"a_dpfifo_4q91\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\"" {  } { { "db/scfifo_rea1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_rea1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9en1 " "Found entity 1: altsyncram_9en1" {  } { { "db/altsyncram_9en1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_9en1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889636821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889636821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9en1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_9en1:FIFOram " "Elaborating entity \"altsyncram_9en1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_9en1:FIFOram\"" {  } { { "db/a_dpfifo_4q91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_4q91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889636860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889637024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889637024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4q91.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_4q91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_4q91.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_4q91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889637301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889637301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_4q91.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_4q91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889637822 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889637822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_2ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889637961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889637961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889637981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_br91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889638070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889638070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/scfifo_2ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889638100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngn1 " "Found entity 1: altsyncram_ngn1" {  } { { "db/altsyncram_ngn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_ngn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889638216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889638216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngn1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram " "Elaborating entity \"altsyncram_ngn1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/a_dpfifo_br91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889638258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889638648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889638706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889638732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 129 " "Parameter \"width_a\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 129 " "Parameter \"width_b\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889638732 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889638732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2s1 " "Found entity 1: altsyncram_t2s1" {  } { { "db/altsyncram_t2s1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_t2s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889638912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889638912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2s1 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated " "Elaborating entity \"altsyncram_t2s1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889638933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" "a0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "oct0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889639971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "dll0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" "dmaster_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" "s0_seq_debug_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_onchip_mem nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_v0_onchip_mem\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "onchip_mem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_v0_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889640260 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889640260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjn1 " "Found entity 1: altsyncram_cjn1" {  } { { "db/altsyncram_cjn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_cjn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889640424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889640424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjn1 nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cjn1:auto_generated " "Elaborating entity \"altsyncram_cjn1\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889640443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sw_pio nios2_system_v0:NIOS_2\|nios2_system_v0_sw_pio:sw_pio " "Elaborating entity \"nios2_system_v0_sw_pio\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_sw_pio:sw_pio\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sw_pio" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sys_clk_timer nios2_system_v0:NIOS_2\|nios2_system_v0_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_v0_sys_clk_timer\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_sys_clk_timer:sys_clk_timer\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sys_clk_timer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sysid nios2_system_v0:NIOS_2\|nios2_system_v0_sysid:sysid " "Elaborating entity \"nios2_system_v0_sysid\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_sysid:sysid\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sysid" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_uart_0 nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0 " "Elaborating entity \"nios2_system_v0_uart_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "uart_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_uart_0_tx nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx " "Elaborating entity \"nios2_system_v0_uart_0_tx\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "the_nios2_system_v0_uart_0_tx" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_uart_0_rx nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx " "Elaborating entity \"nios2_system_v0_uart_0_rx\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "the_nios2_system_v0_uart_0_rx" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_uart_0_rx_stimulus_source nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx\|nios2_system_v0_uart_0_rx_stimulus_source:the_nios2_system_v0_uart_0_rx_stimulus_source " "Elaborating entity \"nios2_system_v0_uart_0_rx_stimulus_source\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx\|nios2_system_v0_uart_0_rx_stimulus_source:the_nios2_system_v0_uart_0_rx_stimulus_source\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "the_nios2_system_v0_uart_0_rx_stimulus_source" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_uart_0_regs nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs " "Elaborating entity \"nios2_system_v0_uart_0_regs\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_uart_0:uart_0\|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" "the_nios2_system_v0_uart_0_regs" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889641698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_lpddr2_emif_0_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_lpddr2_emif_0_avl_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_0_avs_s0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "convolution_0_avs_s0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889642980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889643018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_agent_rdata_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889643762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:convolution_0_avs_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:convolution_0_avs_s0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "convolution_0_avs_s0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889643826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:convolution_0_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:convolution_0_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889643865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_0_avs_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_0_avs_s0_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "convolution_0_avs_s0_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889643904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\|nios2_system_v0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\|nios2_system_v0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_001_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_002 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_002\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_002_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_003 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_003\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_003_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_003:router_003\|nios2_system_v0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_003:router_003\|nios2_system_v0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_004 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_004\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_004_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_006 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_006\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_006:router_006\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_006" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_006_default_decode nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_006:router_006\|nios2_system_v0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_006:router_006\|nios2_system_v0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889644846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:convolution_0_avs_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:convolution_0_avs_s0_burst_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "convolution_0_avs_s0_burst_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:convolution_0_avs_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:convolution_0_avs_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_demux nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_demux_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_mux nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_mux_004 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_mux_004\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux_004 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux_004\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_mux nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_mux_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889645959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_cmd_width_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889646029 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_rsp_width_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "convolution_0_avs_s0_rsp_width_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889646185 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889646186 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610889646186 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "convolution_0_avs_s0_cmd_width_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_irq_mapper nios2_system_v0:NIOS_2\|nios2_system_v0_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_v0_irq_mapper\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_irq_mapper:irq_mapper\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "irq_mapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_rst_controller nios2_system_v0:NIOS_2\|nios2_system_v0_rst_controller:rst_controller " "Elaborating entity \"nios2_system_v0_rst_controller\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_rst_controller:rst_controller\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "rst_controller" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system_v0:NIOS_2\|nios2_system_v0_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" "rst_controller" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_rst_controller_001 nios2_system_v0:NIOS_2\|nios2_system_v0_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios2_system_v0_rst_controller_001\" for hierarchy \"nios2_system_v0:NIOS_2\|nios2_system_v0_rst_controller_001:rst_controller_001\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "rst_controller_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889646955 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_system_v0_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at nios2_system_v0_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610889646955 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periphery_ctrl periphery_ctrl:pc " "Elaborating entity \"periphery_ctrl\" for hierarchy \"periphery_ctrl:pc\"" {  } { { "TOP.vhd" "pc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master periphery_ctrl:pc\|i2c_master:i2c " "Elaborating entity \"i2c_master\" for hierarchy \"periphery_ctrl:pc\|i2c_master:i2c\"" {  } { { "periphery_ctrl.vhd" "i2c" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/periphery_ctrl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c periphery_ctrl:pc\|i2c_master:i2c\|i2c:i2c_cmp " "Elaborating entity \"i2c\" for hierarchy \"periphery_ctrl:pc\|i2c_master:i2c\|i2c:i2c_cmp\"" {  } { { "i2c_master.vhd" "i2c_cmp" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/i2c_master.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_GEN_1 COUNTER_GEN_1:CNT_ADDR " "Elaborating entity \"COUNTER_GEN_1\" for hierarchy \"COUNTER_GEN_1:CNT_ADDR\"" {  } { { "TOP.vhd" "CNT_ADDR" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_GEN_1 COUNTER_GEN_1:CLK_DIVIDER " "Elaborating entity \"COUNTER_GEN_1\" for hierarchy \"COUNTER_GEN_1:CLK_DIVIDER\"" {  } { { "TOP.vhd" "CLK_DIVIDER" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_0 RAM_0:RAM_0 " "Elaborating entity \"RAM_0\" for hierarchy \"RAM_0:RAM_0\"" {  } { { "TOP.vhd" "RAM_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_0:RAM_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_0:RAM_0\|altsyncram:altsyncram_component\"" {  } { { "RAM_0.vhd" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/RAM_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_0:RAM_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_0:RAM_0\|altsyncram:altsyncram_component\"" {  } { { "RAM_0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/RAM_0.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_0:RAM_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_0:RAM_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889647384 ""}  } { { "RAM_0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/RAM_0.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889647384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5v3 " "Found entity 1: altsyncram_q5v3" {  } { { "db/altsyncram_q5v3.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_q5v3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889647625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889647625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5v3 RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated " "Elaborating entity \"altsyncram_q5v3\" for hierarchy \"RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889647886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889647886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_q5v3.tdf" "decode2" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_q5v3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889647920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/decode_s2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889648073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889648073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_q5v3.tdf" "rden_decode_b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_q5v3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889648109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889648281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889648281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\|mux_jhb:mux3 " "Elaborating entity \"mux_jhb\" for hierarchy \"RAM_0:RAM_0\|altsyncram:altsyncram_component\|altsyncram_q5v3:auto_generated\|mux_jhb:mux3\"" {  } { { "db/altsyncram_q5v3.tdf" "mux3" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_q5v3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889648314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_RECIVE FSM_RECIVE:FSM_RECIVE " "Elaborating entity \"FSM_RECIVE\" for hierarchy \"FSM_RECIVE:FSM_RECIVE\"" {  } { { "TOP.vhd" "FSM_RECIVE" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889648454 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_v0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_v0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2944 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1610889653314 "|TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1610889655320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.17.15:20:59 Progress: Loading sld2377a42c/alt_sld_fab_wrapper_hw.tcl " "2021.01.17.15:20:59 Progress: Loading sld2377a42c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889659742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889662851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889663043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889666692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889666816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889666967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889667125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889667132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889667132 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1610889667841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2377a42c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2377a42c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2377a42c/alt_sld_fab.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889668287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889668457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889668518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889668641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668789 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889668789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/ip/sld2377a42c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889668929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889668929 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610889689449 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610889689449 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610889689449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889689543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889689543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6n1 " "Found entity 1: altsyncram_m6n1" {  } { { "db/altsyncram_m6n1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_m6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889689714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889689714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889689858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610889689858 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610889689858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610889690013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889690013 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1610889691211 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1610889691211 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1610889691369 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1610889691369 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1610889691369 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1610889691369 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1610889691370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1610889691415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889704235 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2729 " "2729 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610889714054 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610889714205 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610889714205 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610889714205 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1610889714205 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1610889714205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889714982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.map.smsg " "Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889719331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "820 237 9 0 0 " "Adding 820 node(s), including 237 DDIO, 9 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610889735390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610889735390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_if_lpddr2_emif_0_pll_ref_clk_clk " "No output dependent on input pin \"mem_if_lpddr2_emif_0_pll_ref_clk_clk\"" {  } { { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610889737642 "|TOP|mem_if_lpddr2_emif_0_pll_ref_clk_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610889737642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16347 " "Implemented 16347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14346 " "Implemented 14346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_RAMS" "1267 " "Implemented 1267 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_PLLS" "9 " "Implemented 9 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1610889737688 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1610889737688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610889737688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5601 " "Peak virtual memory: 5601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610889737997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 15:22:17 2021 " "Processing ended: Sun Jan 17 15:22:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610889737997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610889737997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:24 " "Total CPU time (on all processors): 00:04:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610889737997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610889737997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1610889742083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610889742091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 15:22:19 2021 " "Processing started: Sun Jan 17 15:22:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610889742091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610889742091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Kursa_Darbs -c Kursa_Darbs " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Kursa_Darbs -c Kursa_Darbs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610889742091 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610889742305 ""}
{ "Info" "0" "" "Project  = Kursa_Darbs" {  } {  } 0 0 "Project  = Kursa_Darbs" 0 0 "Fitter" 0 0 1610889742306 ""}
{ "Info" "0" "" "Revision = Kursa_Darbs" {  } {  } 0 0 "Revision = Kursa_Darbs" 0 0 "Fitter" 0 0 1610889742307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1610889743232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1610889743232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Kursa_Darbs 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"Kursa_Darbs\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610889743471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610889743527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610889743527 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610889744457 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610889744533 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610889748542 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1610889749361 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 124 " "No exact pin location assignment(s) for 13 pins of 124 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1610889749813 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "mem_if_lpddr2_emif_0_pll_ref_clk_clk mem_if_lpddr2_emif_0_pll_ref_clk_clk(n) " "differential I/O pin \"mem_if_lpddr2_emif_0_pll_ref_clk_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { mem_if_lpddr2_emif_0_pll_ref_clk_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_if_lpddr2_emif_0_pll_ref_clk_clk" } } } } { "TOP.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 76251 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { mem_if_lpddr2_emif_0_pll_ref_clk_clk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1610889758792 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1610889758792 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1610889761868 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1610889767423 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1610889767423 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (7 global) " "Promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_mem_clk~CLKENA0 2 global CLKCTRL_G9 " "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_mem_clk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_write_clk~CLKENA0 2 global CLKCTRL_G10 " "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_write_clk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 1 global CLKCTRL_G7 " "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 2075 global CLKCTRL_G6 " "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 2075 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 373 global CLKCTRL_G4 " "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 373 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|afi_phy_clk~CLKENA0 4257 global CLKCTRL_G8 " "nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\|afi_phy_clk~CLKENA0 with 4257 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 3375 global CLKCTRL_G11 " "clk_clk~inputCLKENA0 with 3375 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1610889767899 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1610889767899 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610889767901 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610889772659 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1610889772659 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610889772914 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610889772956 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610889772961 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610889772964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1610889772977 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610889773824 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0.sdc " "Reading SDC File: 'nios2_system_v0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610889773838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 2 PLD_CLOCKINPUT port " "Ignored filter at nios2_system_v0.sdc(2): PLD_CLOCKINPUT could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610889773840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock nios2_system_v0.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at nios2_system_v0.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\] " "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610889773841 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610889773841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 5 LEDG\[*\] port " "Ignored filter at nios2_system_v0.sdc(5): LEDG\[*\] could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1610889773841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_system_v0.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at nios2_system_v0.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LEDG\[*\]\] " "set_false_path -from * -to \[get_ports LEDG\[*\]\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610889773841 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1610889773841 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1610889773842 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Node: COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] is being clocked by COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610889773919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1610889773919 "|TOP|COUNTER_GEN_1:CLK_DIVIDER|Counter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610889773952 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1610889773952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610889774437 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1610889774437 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610889774446 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1610889774446 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1610889774449 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      clk_clk " "   8.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck\[0\] " "   3.333 memory_mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n\[0\] " "   3.333 memory_mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[0\]_IN " "   3.333 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[0\]_OUT " "   3.333 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[1\]_IN " "   3.333 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[1\]_OUT " "   3.333 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[2\]_IN " "   3.333 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[2\]_OUT " "   3.333 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[3\]_IN " "   3.333 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs\[3\]_OUT " "   3.333 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[0\]_OUT " "   3.333 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[1\]_OUT " "   3.333 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[2\]_OUT " "   3.333 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n\[3\]_OUT " "   3.333 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock " "   3.333 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " "   6.666 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " "  13.333 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " "  40.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " "   3.333 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " "   3.333 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1610889774451 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1610889774451 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610889775171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610889775174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610889775184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610889775209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610889775264 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610889775318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610889775343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610889775368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610889778435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 Block RAM " "Packed 288 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1610889778464 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "224 DSP block " "Packed 224 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1610889778464 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1610889778464 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "96 " "Created 96 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1610889778464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610889778464 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[0\] " "Node \"seg_pio_0_external_connection_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[1\] " "Node \"seg_pio_0_external_connection_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[2\] " "Node \"seg_pio_0_external_connection_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[3\] " "Node \"seg_pio_0_external_connection_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[4\] " "Node \"seg_pio_0_external_connection_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[5\] " "Node \"seg_pio_0_external_connection_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_0_external_connection_export\[6\] " "Node \"seg_pio_0_external_connection_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_0_external_connection_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[0\] " "Node \"seg_pio_1_external_connection_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[1\] " "Node \"seg_pio_1_external_connection_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[2\] " "Node \"seg_pio_1_external_connection_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[3\] " "Node \"seg_pio_1_external_connection_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[4\] " "Node \"seg_pio_1_external_connection_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[5\] " "Node \"seg_pio_1_external_connection_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_1_external_connection_export\[6\] " "Node \"seg_pio_1_external_connection_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_1_external_connection_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[0\] " "Node \"seg_pio_2_external_connection_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[1\] " "Node \"seg_pio_2_external_connection_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[2\] " "Node \"seg_pio_2_external_connection_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[3\] " "Node \"seg_pio_2_external_connection_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[4\] " "Node \"seg_pio_2_external_connection_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[5\] " "Node \"seg_pio_2_external_connection_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_pio_2_external_connection_export\[6\] " "Node \"seg_pio_2_external_connection_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_pio_2_external_connection_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1610889779715 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1610889779715 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610889779717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610889783589 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1610889788366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610889826921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610889864465 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610889892285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610889892286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610889899362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1610889927233 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610889927233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1610889956639 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610889956639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610889956654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 49.79 " "Total time spent on timing analysis during the Fitter is 49.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1610889973328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610889973634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610889981868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610889981878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610889993346 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:48 " "Fitter post-fit operations ending: elapsed time is 00:00:48" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610890021613 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1610890022616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.fit.smsg " "Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610890023983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7591 " "Peak virtual memory: 7591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610890032425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 15:27:12 2021 " "Processing ended: Sun Jan 17 15:27:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610890032425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:53 " "Elapsed time: 00:04:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610890032425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:04 " "Total CPU time (on all processors): 00:12:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610890032425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610890032425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610890034354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610890034362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 15:27:14 2021 " "Processing started: Sun Jan 17 15:27:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610890034362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610890034362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Kursa_Darbs -c Kursa_Darbs " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Kursa_Darbs -c Kursa_Darbs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610890034362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1610890038936 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610890051109 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1610890051365 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1610890051673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610890051995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 15:27:31 2021 " "Processing ended: Sun Jan 17 15:27:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610890051995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610890051995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610890051995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610890051995 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610890052886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610890055690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610890055699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 15:27:33 2021 " "Processing started: Sun Jan 17 15:27:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610890055699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610890055699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Kursa_Darbs -c Kursa_Darbs " "Command: quartus_sta Kursa_Darbs -c Kursa_Darbs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610890055700 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1610890055908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1610890065257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1610890065257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890065302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890065302 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610890067001 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1610890067001 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610890067268 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610890067326 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610890067339 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610890067348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1610890067386 ""}
{ "Info" "0" "" "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1610890067386 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890068720 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1610890068853 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610890068863 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0.sdc " "Reading SDC File: 'nios2_system_v0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610890068882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 2 PLD_CLOCKINPUT port " "Ignored filter at nios2_system_v0.sdc(2): PLD_CLOCKINPUT could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610890068884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock nios2_system_v0.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at nios2_system_v0.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\] " "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610890068884 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610890068884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 5 LEDG\[*\] port " "Ignored filter at nios2_system_v0.sdc(5): LEDG\[*\] could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610890068885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_system_v0.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at nios2_system_v0.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LEDG\[*\]\] " "set_false_path -from * -to \[get_ports LEDG\[*\]\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610890068885 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610890068885 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610890068886 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Node: COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] is being clocked by COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610890068971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610890068971 "|TOP|COUNTER_GEN_1:CLK_DIVIDER|Counter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890069027 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610890069027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890070149 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890070149 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890070160 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890070160 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610890070167 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610890070214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610890070861 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610890070861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.356 " "Worst-case setup slack is -2.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356             -55.015 clk_clk  " "   -2.356             -55.015 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971              -0.971 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   -0.971              -0.971 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.012               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.710               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.759               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.811               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.904               0.000 altera_reserved_tck  " "   22.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890070870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890070870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 altera_reserved_tck  " "    0.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk_clk  " "    0.193               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.259               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.309               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.324               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.514               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.547               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890071062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.444 " "Worst-case recovery slack is 1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.444               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    1.444               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903               0.000 clk_clk  " "    1.903               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.095               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    2.095               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.270               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    7.270               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.113               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   16.113               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.058               0.000 altera_reserved_tck  " "   48.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890071121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.351 " "Worst-case removal slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.351               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 altera_reserved_tck  " "    0.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.838               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    1.042               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 clk_clk  " "    1.048               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    1.183               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890071179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.909 " "Worst-case minimum pulse width slack is 0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.909               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.962               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.664               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.897               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.897               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.584               0.000 clk_clk  " "    2.584               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.214               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    5.214               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.004               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.004               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.955               0.000 altera_reserved_tck  " "   48.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890071198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890071198 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.067 ns " "Worst Case Available Settling Time: 6.067 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890071391 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890071391 ""}
{ "Info" "0" "" "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1610890071559 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890072493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.206 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.206" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073789 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890073789 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.252 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890073856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890073856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.971 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.971" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890074033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.259 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.259" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890074176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.444 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890074257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.351 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.351" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890074341 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890074341 ""}
{ "Info" "0" "" "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890074443 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1610890074443 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.343  0.444" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.343  0.444" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  8.996     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  8.996     --" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \| -0.971  0.259" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \| -0.971  0.259" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  1.444  0.351" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  1.444  0.351" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.206  0.252" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.206  0.252" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.326  0.279" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.326  0.279" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.263    0.3" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.263    0.3" 0 0 "Timing Analyzer" 0 0 1610890074444 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1610890074450 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610890074647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610890074720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610890089913 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Node: COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] is being clocked by COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610890091010 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610890091010 "|TOP|COUNTER_GEN_1:CLK_DIVIDER|Counter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890091094 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610890091094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890091828 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890091828 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890091838 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890091838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610890092213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610890092213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.800 " "Worst-case setup slack is -2.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.800             -43.159 clk_clk  " "   -2.800             -43.159 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976              -0.976 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   -0.976              -0.976 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -0.105 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "   -0.100              -0.105 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.633               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.748               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.796               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.037               0.000 altera_reserved_tck  " "   23.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890092256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.048 " "Worst-case hold slack is 0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clk_clk  " "    0.048               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.216               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.295               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.310               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.600               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.631               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890092420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.747 " "Worst-case recovery slack is 1.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.747               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    1.747               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.248               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    2.248               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 clk_clk  " "    2.259               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.515               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    7.515               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.313               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   16.313               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.185               0.000 altera_reserved_tck  " "   48.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890092505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.179 " "Worst-case removal slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.179               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.642               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 altera_reserved_tck  " "    0.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 clk_clk  " "    0.924               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.961               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    1.098               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890092583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.915 " "Worst-case minimum pulse width slack is 0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.915               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.971               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.662               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.853               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    1.853               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.513               0.000 clk_clk  " "    2.513               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.170               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    5.170               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.994               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   18.994               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.969               0.000 altera_reserved_tck  " "   48.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890092638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890092638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.182 ns " "Worst Case Available Settling Time: 6.182 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890092824 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890092824 ""}
{ "Info" "0" "" "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1610890093111 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890094082 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.242 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.242" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095379 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890095379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.289 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.289" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890095479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.976 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.976" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095646 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890095646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890095829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.747 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890095947 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890095947 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.179 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890096064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890096064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890096064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890096064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890096064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890096064 ""}
{ "Info" "0" "" "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890096201 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1610890096201 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.324  0.441" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.324  0.441" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  9.036     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  9.036     --" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \| -0.976  0.216" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \| -0.976  0.216" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  1.747  0.179" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  1.747  0.179" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.242  0.289" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.242  0.289" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.337  0.289" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.337  0.289" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.282   0.31" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.282   0.31" 0 0 "Timing Analyzer" 0 0 1610890096202 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1610890096207 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610890096486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610890096880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610890107805 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Node: COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] is being clocked by COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610890108735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610890108735 "|TOP|COUNTER_GEN_1:CLK_DIVIDER|Counter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890108790 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610890108790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890109530 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890109530 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890109540 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890109540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.689 " "Worst-case setup slack is 1.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.689               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.689               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    1.699               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.552               0.000 clk_clk  " "    2.552               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    2.969               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.332               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    3.332               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.985               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    3.985               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.745               0.000 altera_reserved_tck  " "   25.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890109745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.033 " "Worst-case hold slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 altera_reserved_tck  " "    0.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clk_clk  " "    0.123               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.137               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.159               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.163               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.459               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.654               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890109936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890109936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    3.468               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    3.839               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.206               0.000 clk_clk  " "    4.206               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.453               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    9.453               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.690               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   17.690               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.309               0.000 altera_reserved_tck  " "   49.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890110057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.211 " "Worst-case removal slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.211               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 altera_reserved_tck  " "    0.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.398               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 clk_clk  " "    0.509               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.534               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.599               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890110173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.284 " "Worst-case minimum pulse width slack is 1.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    1.284               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.301               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.665               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.665               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.215               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    2.215               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.786               0.000 clk_clk  " "    2.786               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.537               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    5.537               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.520               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.520               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.992               0.000 altera_reserved_tck  " "   48.992               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890110260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890110260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.119 ns " "Worst Case Available Settling Time: 7.119 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890110447 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890110447 ""}
{ "Info" "0" "" "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1610890110888 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890111904 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.623 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.623" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890113413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.646 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.646" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890113544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.689 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.689" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890113757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.137 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.137" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890113981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890113981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114132 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890114132 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.211 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.211" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890114282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890114282 ""}
{ "Info" "0" "" "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.271  0.299" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.271  0.299" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  9.412     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  9.412     --" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.689  0.137" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.689  0.137" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.468  0.211" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.468  0.211" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.623  0.646" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.623  0.646" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|    0.5  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|    0.5  0.452" 0 0 "Timing Analyzer" 0 0 1610890114469 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.356  0.356" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.356  0.356" 0 0 "Timing Analyzer" 0 0 1610890114470 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610890114821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Node: COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\] " "Register VGA_DRIVER:VGA_DRIVER\|COUNTER_GEN_1:VSYNC_CLOCK\|Counter\[9\] is being clocked by COUNTER_GEN_1:CLK_DIVIDER\|Counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610890115545 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610890115545 "|TOP|COUNTER_GEN_1:CLK_DIVIDER|Counter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NIOS_2\|cpu\|cpu\|the_nios2_system_v0_cpu_cpu_nios2_oci\|the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: nios2_system_v0:NIOS_2\|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1610890115602 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1610890115602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890116339 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890116339 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1610890116351 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610890116351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.713 " "Worst-case setup slack is 1.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.713               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    1.727               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.251               0.000 clk_clk  " "    3.251               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.262               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    3.262               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.451               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    3.451               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.321               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    4.321               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.991               0.000 altera_reserved_tck  " "   25.991               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890116620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 altera_reserved_tck  " "    0.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 clk_clk  " "    0.057               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.115               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.143               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.148               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.365               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    0.664               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890116890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890116890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.724 " "Worst-case recovery slack is 3.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.724               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    3.724               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    4.165               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 clk_clk  " "    4.716               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.955               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    9.955               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.012               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   18.012               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.421               0.000 altera_reserved_tck  " "   49.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890117045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.139 " "Worst-case removal slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    0.139               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 altera_reserved_tck  " "    0.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    0.307               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 clk_clk  " "    0.462               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "    0.465               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    0.537               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890117210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.283 " "Worst-case minimum pulse width slack is 1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk  " "    1.283               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk  " "    1.299               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock  " "    1.664               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.218               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk  " "    2.218               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.781               0.000 clk_clk  " "    2.781               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.540               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk  " "    5.540               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.528               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk  " "   19.528               0.000 NIOS_2\|mem_if_lpddr2_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.037               0.000 altera_reserved_tck  " "   49.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610890117341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610890117341 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.477" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.193 ns " "Worst Case Available Settling Time: 7.193 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610890117530 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890117530 ""}
{ "Info" "0" "" "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE nios2_system_v0_mem_if_lpddr2_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1610890118175 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: nios2_system_v0_mem_if_lpddr2_emif_0_p0 INSTANCE: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890119150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.619 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.619" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121073 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890121073 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.652 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{memory_mem_dqs\[0\]\} \{memory_mem_dqs\[1\]\} \{memory_mem_dqs\[2\]\} \{memory_mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890121244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.713 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.713" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890121487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.115 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.115" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121737 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890121737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.724 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.724" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890121921 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890121921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.139 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*\}\] \[get_registers \{\{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:NIOS_2\|*:mem_if_lpddr2_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890122107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890122107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890122107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890122107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{NIOS_2\|mem_if_lpddr2_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610890122107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610890122107 ""}
{ "Info" "0" "" "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" {  } {  } 0 0 "Core: nios2_system_v0_mem_if_lpddr2_emif_0_p0 - Instance: NIOS_2\|mem_if_lpddr2_emif_0" 0 0 "Timing Analyzer" 0 0 1610890122313 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1610890122313 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.241  0.306" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.241  0.306" 0 0 "Timing Analyzer" 0 0 1610890122313 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  9.407     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  9.407     --" 0 0 "Timing Analyzer" 0 0 1610890122313 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.713  0.115" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.713  0.115" 0 0 "Timing Analyzer" 0 0 1610890122314 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.724  0.139" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.724  0.139" 0 0 "Timing Analyzer" 0 0 1610890122314 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.619  0.652" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.619  0.652" 0 0 "Timing Analyzer" 0 0 1610890122314 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.504  0.457" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.504  0.457" 0 0 "Timing Analyzer" 0 0 1610890122314 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.358  0.358" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.358  0.358" 0 0 "Timing Analyzer" 0 0 1610890122314 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610890125739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610890125747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6318 " "Peak virtual memory: 6318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610890127081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 15:28:47 2021 " "Processing ended: Sun Jan 17 15:28:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610890127081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610890127081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610890127081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610890127081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610890129751 ""}
