$date
	Tue Jun 14 19:16:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2X1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var reg 1 $ c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
1!
$end
#10000
0"
#20000
0$
0!
1"
#30000
0"
#40000
1$
1"
1#
#50000
0$
0"
#60000
1$
1!
0#
#80000
0$
0!
1#
#90000
1$
1!
1"
0#
#100000
1#
#110000
0$
0!
0"
0#
#120000
1$
1!
#130000
1"
#140000
0$
0"
1#
#150000
0!
1"
0#
#160000
1$
1!
#170000
1$
0!
1#
#180000
1!
0#
#190000
0$
0!
0"
1#
#200000
0$
1!
#210000
1$
1"
#220000
0$
0"
#230000
0!
1"
0#
#250000
1$
1#
#260000
0$
0"
0#
#280000
0$
1!
1#
#290000
1$
0#
#300000
0$
0!
#310000
1"
#320000
1$
1!
1#
#330000
0$
0"
#350000
1$
1"
0#
#360000
0$
0!
0"
#370000
1$
1!
1"
1#
#380000
0"
0#
#390000
0$
0!
1"
#410000
1$
1!
0"
#420000
1"
#450000
0$
0!
0"
#460000
1$
1!
#470000
1"
#480000
1#
#490000
0$
0!
0"
#500000
1$
1!
1"
#520000
0$
0!
0"
0#
#530000
0$
1!
1#
#540000
0!
0#
#560000
1$
1!
#570000
0$
0!
#580000
0$
1!
1#
#590000
0!
0#
#600000
1"
#610000
0"
1#
#630000
1$
1!
1"
0#
#640000
0$
0"
1#
#650000
1$
0!
1"
#670000
0$
1!
0"
#680000
0!
0#
#690000
1#
#700000
0$
1!
#710000
1$
1"
#720000
0"
0#
#730000
1"
1#
#740000
0$
0!
0#
#750000
1$
1!
0"
#760000
0$
0!
1#
#770000
1$
1!
1"
0#
#780000
0$
0!
0"
#800000
1#
#810000
1$
1!
1"
0#
#820000
0$
0!
0"
#830000
1#
#840000
1$
1"
#850000
1!
0"
0#
#860000
1$
0!
1"
1#
#870000
1!
0"
0#
#880000
0$
1#
#890000
0!
0#
#900000
1#
#910000
1$
1!
1"
#920000
0$
0!
0"
0#
#930000
1$
1!
1"
#940000
1#
#950000
0$
0!
0"
0#
#960000
1#
#970000
1$
1"
#980000
0$
0#
#990000
0"
#1000001
