{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1518153121476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1518153121477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 05:12:01 2018 " "Processing started: Fri Feb  9 05:12:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1518153121477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1518153121477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c Uni_Shift_Reg --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c Uni_Shift_Reg --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1518153121477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1518153121717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uni_Shift_Reg_TB-TB " "Found design unit 1: Uni_Shift_Reg_TB-TB" {  } { { "../../lab2Downloads/Uni_Shift_Reg_TB.vhd" "" { Text "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg_TB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518153122095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uni_Shift_Reg_TB " "Found entity 1: Uni_Shift_Reg_TB" {  } { { "../../lab2Downloads/Uni_Shift_Reg_TB.vhd" "" { Text "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg_TB.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518153122095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518153122095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uni_Shift_Reg-RTL " "Found design unit 1: Uni_Shift_Reg-RTL" {  } { { "../../lab2Downloads/Uni_Shift_Reg.vhd" "" { Text "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518153122096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uni_Shift_Reg " "Found entity 1: Uni_Shift_Reg" {  } { { "../../lab2Downloads/Uni_Shift_Reg.vhd" "" { Text "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518153122096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518153122096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Shift_Reg " "Elaborating entity \"Uni_Shift_Reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1518153122145 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..8\] Uni_Shift_Reg.vhd(20) " "Using initial value X (don't care) for net \"LEDG\[9..8\]\" at Uni_Shift_Reg.vhd(20)" {  } { { "../../lab2Downloads/Uni_Shift_Reg.vhd" "" { Text "/home/alhaytham/fpgaQuartus/lab2Downloads/Uni_Shift_Reg.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1518153122147 "|Uni_Shift_Reg"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1518153122230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 05:12:02 2018 " "Processing ended: Fri Feb  9 05:12:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1518153122230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1518153122230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1518153122230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1518153122230 ""}
