Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 16:11:45 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_5_2048.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |       5629 |       5629 |       0 |    0 | 4098 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |       2017 |       2017 |       0 |    0 | 2049 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |       3612 |       3612 |       0 |    0 | 2049 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 16:11:57 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_5_2048.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 I_REG_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U/MODE_5.Q_reg[1984]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.771ns (31.616%)  route 5.994ns (68.384%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4098, routed)        1.749     4.972    CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  I_REG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.419     5.391 r  I_REG_reg[30]/Q
                         net (fo=5, routed)           1.108     6.499    U/Q[30]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.299     6.798 r  U/MODE_5.Q[319]_i_44/O
                         net (fo=1, routed)           0.674     7.472    U/MODE_5.Q[319]_i_44_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.596 r  U/MODE_5.Q[319]_i_30/O
                         net (fo=1, routed)           0.945     8.540    U/MODE_5.Q[319]_i_30_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.664 r  U/MODE_5.Q[319]_i_9/O
                         net (fo=2, routed)           1.502    10.167    p_0_in2_out
    SLICE_X23Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.747 r  MODE_5.Q_reg[319]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.747    MODE_5.Q_reg[319]_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  MODE_5.Q_reg[575]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.861    MODE_5.Q_reg[575]_i_3_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.975 r  MODE_5.Q_reg[831]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.975    MODE_5.Q_reg[831]_i_3_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.089 r  MODE_5.Q_reg[1087]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.089    MODE_5.Q_reg[1087]_i_3_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.203 r  MODE_5.Q_reg[1343]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.203    MODE_5.Q_reg[1343]_i_3_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  MODE_5.Q_reg[1599]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.326    MODE_5.Q_reg[1599]_i_3_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.440 r  MODE_5.Q_reg[1855]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.440    MODE_5.Q_reg[1855]_i_3_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.679 f  MODE_5.Q_reg[2047]_i_3/O[2]
                         net (fo=64, routed)          1.756    13.435    U/I_REG_reg[2028][2]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.302    13.737 r  U/MODE_5.Q[1984]_i_1/O
                         net (fo=1, routed)           0.000    13.737    U/MODE_5.Q[1984]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  U/MODE_5.Q_reg[1984]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4098, routed)        1.574    14.457    U/CLK
    SLICE_X38Y42         FDCE                                         r  U/MODE_5.Q_reg[1984]/C
                         clock pessimism              0.492    14.949    
                         clock uncertainty           -0.035    14.914    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.077    14.991    U/MODE_5.Q_reg[1984]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  1.254    




