D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/IRQ_MANAGER/dcom_irq_manager_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/IRQ_MANAGER/dcom_irq_manager_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package comm_irq_manager_pkg
-- Compiling package body comm_irq_manager_pkg
-- Loading package comm_irq_manager_pkg

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Compiling entity avalon_mm_dcom_write_ent
-- Compiling architecture RTL of avalon_mm_dcom_write_ent

} {} {}} ../Dumb_Communications_Module_v2/REGISTERS/avalon_mm_dcom_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_dcom_registers_pkg
-- Compiling package body avalon_mm_dcom_registers_pkg
-- Loading package avalon_mm_dcom_registers_pkg

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package rmap_target_crc_pkg
-- Compiling package body rmap_target_crc_pkg
-- Loading package rmap_target_crc_pkg

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_write_ent
-- Compiling architecture rtl of rmap_target_write_ent

} {} {}} ../Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_mux_ent
-- Compiling architecture RTL of spw_mux_ent

} {} {}} ../Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Compiling entity avalon_mm_dcom_write_ent
-- Compiling architecture RTL of avalon_mm_dcom_write_ent

} {} {}} D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/IRQ_MANAGER/dcom_rprt_irq_manager_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/IRQ_MANAGER/dcom_rprt_irq_manager_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package comm_irq_manager_pkg
-- Compiling entity dcom_rprt_irq_manager_ent
-- Compiling architecture RTL of dcom_rprt_irq_manager_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecv
-- Compiling architecture spwrecv_arch of spwrecv

} {} {}} ../Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package data_buffer_pkg
-- Compiling package body data_buffer_pkg
-- Loading package data_buffer_pkg

} {} {}} ../Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_data_buffer_pkg
-- Compiling entity avalon_mm_data_buffer_write_ent
-- Compiling architecture RTL of avalon_mm_data_buffer_write_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_mux_ent
-- Compiling architecture RTL of spw_mux_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_scheduler_ent
-- Compiling architecture RTL of data_scheduler_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity avs_byteen_buffer_sc_fifo
-- Compiling architecture SYN of avs_byteen_buffer_sc_fifo

} {} {}} ../Testbench/avalon_buffer_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/avalon_buffer_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity avalon_buffer_stimuli
-- Compiling architecture RTL of avalon_buffer_stimuli

} {} {}} ../Dumb_Communications_Module_v2/dcom_v2_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/dcom_v2_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Loading package dcom_avm_data_pkg
-- Loading package data_buffer_pkg
-- Loading package rmap_target_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity dcom_v2_top
-- Compiling architecture rtl of dcom_v2_top
-- Loading entity avalon_mm_dcom_read_ent
-- Loading entity avalon_mm_dcom_write_ent
-- Loading entity dcom_avm_data_reader_ent
-- Loading entity dcom_avm_reader_controller_ent
-- Loading entity data_buffer_ent
-- Loading entity data_controller_ent
-- Loading entity data_scheduler_ent
-- Loading entity rmap_target_top
-- Loading entity spw_mux_ent
-- Loading package comm_irq_manager_pkg
-- Loading entity dcom_rprt_irq_manager_ent

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_write_ent
-- Compiling architecture rtl of rmap_target_write_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package data_buffer_pkg
-- Compiling package body data_buffer_pkg
-- Loading package data_buffer_pkg

} {} {}} ../Dumb_Communications_Module_v2/DATA_SCHEDULER/data_scheduler_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_SCHEDULER/data_scheduler_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_scheduler_ent
-- Compiling architecture RTL of data_scheduler_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwlink
-- Compiling architecture spwlink_arch of spwlink

} {} {}} ../Testbench/testbench_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/testbench_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity testbench_top
-- Compiling architecture RTL of testbench_top
-- Loading entity config_avalon_stimuli
-- Loading package dcom_tb_avs_pkg
-- Loading entity dcom_tb_avs_read_ent
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Loading package dcom_avm_data_pkg
-- Loading package data_buffer_pkg
-- Loading package rmap_target_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Loading entity dcom_v2_top

} {} {}} ../Dumb_Communications_Module_v2/DCOM_AVALON_MM_MASTER_DATA/dcom_avm_data_reader_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DCOM_AVALON_MM_MASTER_DATA/dcom_avm_data_reader_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package dcom_avm_data_pkg
-- Compiling entity dcom_avm_data_reader_ent
-- Compiling architecture RTL of dcom_avm_data_reader_ent

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Compiling entity rmap_target_top
-- Compiling architecture rtl of rmap_target_top
-- Loading entity rmap_target_user_ent
-- Loading package rmap_target_crc_pkg
-- Loading entity rmap_target_command_ent
-- Loading entity rmap_target_write_ent
-- Loading entity rmap_target_read_ent
-- Loading entity rmap_target_reply_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_codec_ent
-- Compiling architecture rtl of spw_codec_ent
-- Loading entity spwstream

} {} {}} ../Dumb_Communications_Module_v2/DCOM_AVALON_MM_MASTER_DATA/dcom_avm_data_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DCOM_AVALON_MM_MASTER_DATA/dcom_avm_data_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package dcom_avm_data_pkg
-- Compiling package body dcom_avm_data_pkg
-- Loading package dcom_avm_data_pkg

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling package spw_codec_pkg

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_command_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_command_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_command_ent
-- Compiling architecture rtl of rmap_target_command_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwstream
-- Compiling architecture spwstream_arch of spwstream

} {} {}} ../Dumb_Communications_Module_v2/DCOM_AMV_CONTROLLER/dcom_avm_reader_controller_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DCOM_AMV_CONTROLLER/dcom_avm_reader_controller_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package dcom_avm_data_pkg
-- Compiling entity dcom_avm_reader_controller_ent
-- Compiling architecture RTL of dcom_avm_reader_controller_ent

} {} {}} ../Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dctrl_data_buffer_sc_fifo
-- Compiling architecture SYN of dctrl_data_buffer_sc_fifo

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity streamtest
-- Compiling architecture streamtest_arch of streamtest

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwrecvfront_generic
-- Compiling architecture spwrecvfront_arch of spwrecvfront_generic

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecvfront_fast
-- Compiling architecture spwrecvfront_arch of spwrecvfront_fast

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_codec_ent
-- Compiling architecture rtl of spw_codec_ent
-- Loading entity spwstream

} {} {}} ../Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package data_buffer_pkg
-- Compiling entity data_buffer_ent
-- Compiling architecture RTL of data_buffer_ent
-- Loading entity avs_data_buffer_sc_fifo
-- Loading entity avs_byteen_buffer_sc_fifo
-- Loading entity dctrl_data_buffer_sc_fifo

} {} {}} ../Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Compiling entity avalon_mm_dcom_write_ent
-- Compiling architecture RTL of avalon_mm_dcom_write_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/config_avalon_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/config_avalon_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity config_avalon_stimuli
-- Compiling architecture RTL of config_avalon_stimuli

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_data_buffer_pkg
-- Compiling package body avalon_mm_data_buffer_pkg
-- Loading package avalon_mm_data_buffer_pkg

} {} {}} ../Testbench/dcom_tb_avs_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package dcom_tb_avs_pkg
-- Compiling entity dcom_tb_avs_read_ent
-- Compiling architecture rtl of dcom_tb_avs_read_ent

} {} {}} ../Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_dcom_pkg
-- Compiling package body avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_pkg

} {} {}} ../Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_clk_synchronization_ent
-- Compiling architecture RTL of spw_clk_synchronization_ent
-- Loading entity spw_data_dc_fifo
-- Loading entity spw_timecode_dc_fifo

} {} {}} ../Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_scheduler_ent
-- Compiling architecture RTL of data_scheduler_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity syncdff
-- Compiling architecture syncdff_arch of syncdff

} {} {}} ../Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_dcom_pkg
-- Compiling package body avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_pkg

} {} {}} ../Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_controller_ent
-- Compiling architecture RTL of data_controller_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit
-- Compiling architecture spwxmit_arch of spwxmit

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package data_buffer_pkg
-- Compiling entity data_buffer_ent
-- Compiling architecture RTL of data_buffer_ent
-- Loading entity avs_data_buffer_sc_fifo
-- Loading entity avs_byteen_buffer_sc_fifo
-- Loading entity dctrl_data_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_clk_synchronization_ent
-- Compiling architecture RTL of spw_clk_synchronization_ent
-- Loading entity spw_data_dc_fifo
-- Loading entity spw_timecode_dc_fifo

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwstream
-- Compiling architecture spwstream_arch of spwstream

} {} {}} D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package dcom_tb_avs_pkg

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_reply_ent
-- Compiling architecture rtl of rmap_target_reply_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_controller_ent
-- Compiling architecture RTL of data_controller_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecvfront_fast
-- Compiling architecture spwrecvfront_arch of spwrecvfront_fast

} {} {}} ../Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity avs_byteen_buffer_sc_fifo
-- Compiling architecture SYN of avs_byteen_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dctrl_data_buffer_sc_fifo
-- Compiling architecture SYN of dctrl_data_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit_fast
-- Compiling architecture spwxmit_fast_arch of spwxmit_fast

} {} {}} ../Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity avs_data_buffer_sc_fifo
-- Compiling architecture SYN of avs_data_buffer_sc_fifo

} {} {}} ../Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity avs_data_buffer_sc_fifo
-- Compiling architecture SYN of avs_data_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_data_buffer_pkg
-- Compiling entity avalon_mm_data_buffer_write_ent
-- Compiling architecture RTL of avalon_mm_data_buffer_write_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_dcom_pkg
-- Compiling package body avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_pkg

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwrecvfront_generic
-- Compiling architecture spwrecvfront_arch of spwrecvfront_generic

} {} {}} ../Dumb_Communications_Module/dcom_v1_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Loading package avalon_mm_data_buffer_pkg
-- Loading package data_buffer_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity dcom_v1_top
-- Compiling architecture rtl of dcom_v1_top
-- Loading entity avalon_mm_dcom_read_ent
-- Loading entity avalon_mm_dcom_write_ent
-- Loading entity avalon_mm_data_buffer_write_ent
-- Loading entity data_buffer_ent
-- Loading entity data_controller_ent
-- Loading entity data_scheduler_ent
-- Loading entity spw_clk_synchronization_ent
-- Loading entity spw_codec_ent

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package rmap_target_pkg
-- Compiling package body rmap_target_pkg
-- Loading package rmap_target_pkg

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_reply_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_reply_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_reply_ent
-- Compiling architecture rtl of rmap_target_reply_ent

} {} {}} ../Dumb_Communications_Module/dcom_v2_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/dcom_v2_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Loading package avalon_mm_data_buffer_pkg
-- Loading package data_buffer_pkg
-- Loading package rmap_target_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity dcom_v2_top
-- Compiling architecture rtl of dcom_v2_top
-- Loading entity avalon_mm_dcom_read_ent
-- Loading entity avalon_mm_dcom_write_ent
-- Loading entity avalon_mm_data_buffer_write_ent
-- Loading entity data_buffer_ent
-- Loading entity data_controller_ent
-- Loading entity data_scheduler_ent
-- Loading entity rmap_target_top
-- Loading entity spw_mux_ent

} {} {}} ../Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Compiling entity avalon_mm_dcom_read_ent
-- Compiling architecture RTL of avalon_mm_dcom_read_ent

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Compiling entity rmap_target_user_ent
-- Compiling architecture rtl of rmap_target_user_ent

} {} {}} ../Testbench/config_avalon_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/config_avalon_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity config_avalon_stimuli
-- Compiling architecture RTL of config_avalon_stimuli

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_user_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_user_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Compiling entity rmap_target_user_ent
-- Compiling architecture rtl of rmap_target_user_ent

} {} {}} ../Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_data_buffer_pkg
-- Compiling package body avalon_mm_data_buffer_pkg
-- Loading package avalon_mm_data_buffer_pkg

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Loading package avalon_mm_data_buffer_pkg
-- Loading package data_buffer_pkg
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity dcom_v1_top
-- Compiling architecture rtl of dcom_v1_top
-- Loading entity avalon_mm_dcom_read_ent
-- Loading entity avalon_mm_dcom_write_ent
-- Loading entity avalon_mm_data_buffer_write_ent
-- Loading entity data_buffer_ent
-- Loading entity data_controller_ent
-- Loading entity data_scheduler_ent
-- Loading entity spw_clk_synchronization_ent
-- Loading entity spw_codec_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity spw_data_dc_fifo
-- Compiling architecture SYN of spw_data_dc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity spw_timecode_dc_fifo
-- Compiling architecture SYN of spw_timecode_dc_fifo

} {} {}} ../Dumb_Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Loading package spw_codec_pkg
-- Compiling entity spw_mux_ent
-- Compiling architecture RTL of spw_mux_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwrecv
-- Compiling architecture spwrecv_arch of spwrecv

} {} {}} ../Testbench/dcom_tb_avs_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package dcom_tb_avs_pkg
-- Compiling entity dcom_tb_avs_write_ent
-- Compiling architecture rtl of dcom_tb_avs_write_ent

} {} {}} ../Testbench/dcom_tb_avs_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package dcom_tb_avs_pkg

} {} {}} ../Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity spw_timecode_dc_fifo
-- Compiling architecture SYN of spw_timecode_dc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity streamtest
-- Compiling architecture streamtest_arch of streamtest

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package spwpkg

} {} {}} ../Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity spw_data_dc_fifo
-- Compiling architecture SYN of spw_data_dc_fifo

} {} {}} ../Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package data_buffer_pkg
-- Compiling package body data_buffer_pkg
-- Loading package data_buffer_pkg

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package spwpkg

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity avs_data_buffer_sc_fifo
-- Compiling architecture SYN of avs_data_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_dcom_registers_pkg
-- Compiling package body avalon_mm_dcom_registers_pkg
-- Loading package avalon_mm_dcom_registers_pkg

} {} {}} ../Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dctrl_data_buffer_sc_fifo
-- Compiling architecture SYN of dctrl_data_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwlink
-- Compiling architecture spwlink_arch of spwlink

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity syncdff
-- Compiling architecture syncdff_arch of syncdff

} {} {}} D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package dcom_tb_avs_pkg
-- Compiling entity dcom_tb_avs_read_ent
-- Compiling architecture rtl of dcom_tb_avs_read_ent
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(28): Integer literal 0 is not of type work.dcom_tb_avs_pkg.t_dcom_tb_avs_avalon_mm_address.
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(29): Illegal target for signal assignment.
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(29): (vcom-1136) Unknown identifier "avalon_mm_writedata_o".
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(30): Illegal target for signal assignment.
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(30): (vcom-1136) Unknown identifier "avalon_mm_writedata_o".
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(31): Illegal target for signal assignment.
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(31): (vcom-1136) Unknown identifier "avalon_mm_writedata_o".
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(32): Illegal target for signal assignment.
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(32): (vcom-1136) Unknown identifier "avalon_mm_writedata_o".
** Warning: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(28): (vcom-1323) Case statement choice is not being checked for array length.
** Error: D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_read_ent.vhd(59): VHDL Compiler exiting

} {10.0 19.0 20.0 21.0} {}} ../Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package avalon_mm_dcom_registers_pkg
-- Compiling package body avalon_mm_dcom_registers_pkg
-- Loading package avalon_mm_dcom_registers_pkg

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling package spw_codec_pkg

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Compiling entity rmap_target_top
-- Compiling architecture rtl of rmap_target_top
-- Loading entity rmap_target_user_ent
-- Loading package rmap_target_crc_pkg
-- Loading entity rmap_target_command_ent
-- Loading entity rmap_target_write_ent
-- Loading entity rmap_target_read_ent
-- Loading entity rmap_target_reply_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit_fast
-- Compiling architecture spwxmit_fast_arch of spwxmit_fast

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_command_ent
-- Compiling architecture rtl of rmap_target_command_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/avalon_buffer_stimuli.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/avalon_buffer_stimuli.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity avalon_buffer_stimuli
-- Compiling architecture RTL of avalon_buffer_stimuli

} {} {}} D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_write_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development2/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/dcom_tb_avs_write_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package dcom_tb_avs_pkg
-- Compiling entity dcom_tb_avs_write_ent
-- Compiling architecture rtl of dcom_tb_avs_write_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity testbench_top
-- Compiling architecture RTL of testbench_top
-- Loading entity config_avalon_stimuli
-- Loading entity avalon_buffer_stimuli
** Error: (vcom-13) Recompile work.dcom_v1_top because work.avalon_mm_dcom_pkg, work.avalon_mm_dcom_registers_pkg have changed.
** Error (suppressible): C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd(119): (vcom-1195) Cannot find expanded name "work.dcom_v1_top".
** Error: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd(119): Unknown expanded name.
-- Loading entity spwstream
** Error: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd(259): VHDL Compiler exiting

} {12.0 13.0 14.0 15.0 16.0 17.0} {}} ../Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package data_buffer_pkg
-- Compiling entity data_buffer_ent
-- Compiling architecture RTL of data_buffer_ent
-- Loading entity avs_data_buffer_sc_fifo
-- Loading entity avs_byteen_buffer_sc_fifo
-- Loading entity dctrl_data_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Compiling entity avalon_mm_dcom_read_ent
-- Compiling architecture RTL of avalon_mm_dcom_read_ent

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwram
-- Compiling architecture spwram_arch of spwram

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_crc_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_crc_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package rmap_target_crc_pkg
-- Compiling package body rmap_target_crc_pkg
-- Loading package rmap_target_crc_pkg

} {} {}} ../Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_read_ent
-- Compiling architecture rtl of rmap_target_read_ent

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package rmap_target_pkg
-- Compiling package body rmap_target_pkg
-- Loading package rmap_target_pkg

} {} {}} ../Dumb_Communications_Module/RMAP_TARGET/rmap_target_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/RMAP_TARGET/rmap_target_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package rmap_target_pkg
-- Loading package rmap_target_crc_pkg
-- Compiling entity rmap_target_read_ent
-- Compiling architecture rtl of rmap_target_read_ent

} {} {}} ../Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity avs_byteen_buffer_sc_fifo
-- Compiling architecture SYN of avs_byteen_buffer_sc_fifo

} {} {}} C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package spwpkg
-- Compiling entity spwxmit
-- Compiling architecture spwxmit_arch of spwxmit

} {} {}} ../Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package avalon_mm_dcom_pkg
-- Loading package avalon_mm_dcom_registers_pkg
-- Compiling entity avalon_mm_dcom_read_ent
-- Compiling architecture RTL of avalon_mm_dcom_read_ent

} {} {}} ../Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spwram
-- Compiling architecture spwram_arch of spwram

} {} {}} ../Dumb_Communications_Module_v2/DATA_CONTROLLER/data_controller_ent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_CONTROLLER/data_controller_ent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_controller_ent
-- Compiling architecture RTL of data_controller_ent

} {} {}}
