############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "bit_reverse/bit_reverse_loop"
set_directive_dependence -variable OUT_I -type inter -dependent false "bit_reverse/bit_reverse_loop"
set_directive_dependence -variable OUT_R -type inter -dependent false "bit_reverse/bit_reverse_loop"
