<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altsource_probe.v"
   type="VERILOG"
   library="in_system_sources_probes_0" />
 <file path="simulation/alt_sv_issp_gbtBank2.vhd" type="VHDL" />
 <topLevel name="alt_sv_issp_gbtBank2" />
 <deviceFamily name="stratixv" />
</simPackage>
