-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.






--NC1_h2f_rst_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] at HPSINTERFACECLOCKSRESETS_X52_Y78_N111
NC1_h2f_rst_n[0] = EQUATION NOT SUPPORTED;


--NC1_f2h_ARREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_ARREADY[0] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_ARREADY[0] = EQUATION NOT SUPPORTED;

--NC1_f2h_AWREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_AWREADY[0] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_AWREADY[0] = EQUATION NOT SUPPORTED;

--NC1_f2h_BVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_BVALID[0] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_BVALID[0] = EQUATION NOT SUPPORTED;

--NC1_f2h_RVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RVALID[0] = EQUATION NOT SUPPORTED;

--NC1_f2h_WREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_WREADY[0] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_WREADY[0] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[0] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[0] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[1] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[1] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[2] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[2] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[3] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[3] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[4] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[4] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[5] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[5] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[6] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[6] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[7] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[7] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[8] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[8] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[9] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[9] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[10] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[10] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[11] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[11] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[12] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[12] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[13] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[13] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[14] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[14] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[15] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[15] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[16] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[16] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[17] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[17] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[18] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[18] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[19] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[19] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[20] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[20] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[21] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[21] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[22] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[22] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[23] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[23] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[24] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[24] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[25] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[25] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[26] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[26] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[27] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[27] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[28] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[28] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[29] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[29] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[30] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[30] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[31] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[31] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[32] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[32] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[32] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[33] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[33] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[33] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[34] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[34] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[34] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[35] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[35] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[35] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[36] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[36] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[37] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[37] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[38] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[38] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[39] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[39] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[40] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[40] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[41] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[41] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[42] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[42] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[43] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[43] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[44] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[44] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[45] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[45] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[46] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[46] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[47] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[47] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[48] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[48] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[49] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[49] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[50] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[50] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[51] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[51] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[52] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[52] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[52] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[53] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[53] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[53] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[54] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[54] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[55] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[55] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[56] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[56] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[57] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[57] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[58] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[58] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[59] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[59] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[60] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[60] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[60] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[61] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[61] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[61] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[62] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[62] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[62] = EQUATION NOT SUPPORTED;

--NC1_f2h_RDATA[63] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RDATA[63] at HPSINTERFACEFPGA2HPS_X52_Y45_N111
NC1_f2h_RDATA[63] = EQUATION NOT SUPPORTED;


--NC1_h2f_lw_ARVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARVALID[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARVALID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWVALID[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWVALID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_BREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_BREADY[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_RREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_RREADY[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WLAST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WLAST[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WLAST[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WVALID[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WVALID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[4] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[5] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[6] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[7] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[8] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[9] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[10] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[11] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[12] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[12] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[13] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[13] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[14] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[14] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[15] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[15] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[16] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[16] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[17] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[17] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARADDR[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[18] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARADDR[18] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARBURST[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARBURST[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[4] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[5] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[6] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[7] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[8] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[9] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[10] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[11] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARID[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARLEN[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARLEN[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARLEN[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARLEN[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARSIZE[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARSIZE[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_ARSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_ARSIZE[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[4] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[5] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[6] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[7] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[8] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[9] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[10] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[11] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[12] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[12] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[13] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[13] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[14] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[14] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[15] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[15] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[16] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[16] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[17] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[17] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWADDR[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[18] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWADDR[18] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWBURST[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWBURST[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[4] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[5] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[6] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[7] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[8] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[9] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[10] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[11] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWID[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWLEN[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWLEN[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWLEN[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWLEN[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWSIZE[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWSIZE[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_AWSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_AWSIZE[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[4] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[5] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[6] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[7] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[8] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[9] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[10] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[11] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[12] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[12] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[13] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[13] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[14] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[14] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[15] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[15] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[16] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[16] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[17] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[17] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[18] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[18] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[19] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[19] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[20] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[20] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[21] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[21] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[22] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[22] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[23] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[23] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[24] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[24] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[25] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[25] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[26] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[26] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[27] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[27] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[28] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[28] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[29] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[29] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[30] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[30] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WDATA[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WDATA[31] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WDATA[31] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WSTRB[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[0] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WSTRB[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WSTRB[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[1] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WSTRB[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WSTRB[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[2] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WSTRB[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_lw_WSTRB[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[3] at HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
NC1_h2f_lw_WSTRB[3] = EQUATION NOT SUPPORTED;


--NC1_h2f_ARVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARVALID[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARVALID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWVALID[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWVALID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_BREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_BREADY[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_BREADY[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_RREADY[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_RREADY[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_RREADY[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_WLAST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WLAST[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WLAST[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_WVALID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WVALID[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WVALID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARADDR[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARADDR[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARADDR[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARADDR[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARADDR[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARADDR[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARBURST[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARBURST[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARBURST[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARBURST[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[3] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[4] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[5] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[6] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[7] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[8] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[9] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[10] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARID[11] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARID[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARLEN[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARLEN[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARLEN[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[3] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARLEN[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARSIZE[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARSIZE[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_ARSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_ARSIZE[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWADDR[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWADDR[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWADDR[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWADDR[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWADDR[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWADDR[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWADDR[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWADDR[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWADDR[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWBURST[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWBURST[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWBURST[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWBURST[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[3] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[4] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[5] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[6] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[7] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[7] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[8] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[8] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[9] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[9] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[10] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[10] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWID[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWID[11] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWID[11] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWLEN[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWLEN[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWLEN[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWLEN[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWLEN[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWLEN[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWLEN[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[3] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWLEN[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWSIZE[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWSIZE[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWSIZE[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWSIZE[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_AWSIZE[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_AWSIZE[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[0] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[0] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[1] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[1] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[2] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[2] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[3] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[3] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[4] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[4] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[5] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[5] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[6] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[6] = EQUATION NOT SUPPORTED;

--NC1_h2f_WSTRB[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_WSTRB[7] at HPSINTERFACEHPS2FPGA_X52_Y47_N111
NC1_h2f_WSTRB[7] = EQUATION NOT SUPPORTED;


--A1L6541Q is output_row[0]~reg0 at FF_X30_Y42_N41
--register power-up is low

A1L6541Q = DFFEAS(A1L259, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6544Q is output_row[1]~reg0 at FF_X30_Y42_N56
--register power-up is low

A1L6544Q = DFFEAS(A1L264, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6547Q is output_row[2]~reg0 at FF_X30_Y42_N53
--register power-up is low

A1L6547Q = DFFEAS(A1L269, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6550Q is output_row[3]~reg0 at FF_X30_Y42_N8
--register power-up is low

A1L6550Q = DFFEAS(A1L274, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6553Q is output_row[4]~reg0 at FF_X30_Y42_N2
--register power-up is low

A1L6553Q = DFFEAS(A1L279, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6556Q is output_row[5]~reg0 at FF_X30_Y42_N23
--register power-up is low

A1L6556Q = DFFEAS(A1L284, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6559Q is output_row[6]~reg0 at FF_X31_Y42_N29
--register power-up is low

A1L6559Q = DFFEAS(A1L289, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--A1L6562Q is output_row[7]~reg0 at FF_X31_Y42_N26
--register power-up is low

A1L6562Q = DFFEAS(A1L294, GLOBAL(A1L335),  ,  ,  ,  ,  , !A1L6567,  );


--JE1_address[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8] at FF_X45_Y45_N20
--register power-up is low

JE1_address[8] = DFFEAS(JE1L90, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[0],  ,  , JE1_state.GET_ADDR3);


--JE1_address[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9] at FF_X45_Y45_N23
--register power-up is low

JE1_address[9] = DFFEAS(JE1L94, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[1],  ,  , JE1_state.GET_ADDR3);


--JE1_address[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10] at FF_X45_Y45_N26
--register power-up is low

JE1_address[10] = DFFEAS(JE1L98, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[2],  ,  , JE1_state.GET_ADDR3);


--JE1_address[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11] at FF_X45_Y45_N29
--register power-up is low

JE1_address[11] = DFFEAS(JE1L102, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[3],  ,  , JE1_state.GET_ADDR3);


--JE1_address[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12] at FF_X45_Y45_N32
--register power-up is low

JE1_address[12] = DFFEAS(JE1L106, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[4],  ,  , JE1_state.GET_ADDR3);


--JE1_address[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13] at FF_X45_Y45_N35
--register power-up is low

JE1_address[13] = DFFEAS(JE1L110, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, KD1L19,  ,  , JE1_state.GET_ADDR3);


--JE1_address[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14] at FF_X45_Y45_N38
--register power-up is low

JE1_address[14] = DFFEAS(JE1L114, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[6],  ,  , JE1_state.GET_ADDR3);


--JE1_address[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15] at FF_X45_Y45_N41
--register power-up is low

JE1_address[15] = DFFEAS(JE1L118, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L359, MD1_out_payload[7],  ,  , JE1_state.GET_ADDR3);


--JE1_address[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16] at FF_X46_Y45_N41
--register power-up is low

JE1_address[16] = DFFEAS(JE1L363, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[0],  ,  , JE1_state.GET_ADDR2);


--JE1_address[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17] at FF_X46_Y45_N44
--register power-up is low

JE1_address[17] = DFFEAS(JE1L365, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[1],  ,  , JE1_state.GET_ADDR2);


--JE1_address[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18] at FF_X46_Y45_N17
--register power-up is low

JE1_address[18] = DFFEAS(JE1L367, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[2],  ,  , JE1_state.GET_ADDR2);


--JE1_address[19] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19] at FF_X46_Y45_N8
--register power-up is low

JE1_address[19] = DFFEAS(JE1L369, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[3],  ,  , JE1_state.GET_ADDR2);


--JE1_address[20] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20] at FF_X46_Y45_N11
--register power-up is low

JE1_address[20] = DFFEAS(JE1L372, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[4],  ,  , JE1_state.GET_ADDR2);


--JE1_address[21] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21] at FF_X46_Y45_N2
--register power-up is low

JE1_address[21] = DFFEAS(JE1L374, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, KD1L19,  ,  , JE1_state.GET_ADDR2);


--JE1_address[22] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22] at FF_X46_Y45_N20
--register power-up is low

JE1_address[22] = DFFEAS(JE1L376, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[6],  ,  , JE1_state.GET_ADDR2);


--JE1_address[23] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23] at FF_X46_Y45_N23
--register power-up is low

JE1_address[23] = DFFEAS(JE1L378, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L371, MD1_out_payload[7],  ,  , JE1_state.GET_ADDR2);


--JE1_address[24] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24] at FF_X45_Y44_N8
--register power-up is low

JE1_address[24] = DFFEAS(JE1L154, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[0],  ,  , JE1_state.GET_ADDR1);


--JE1_address[25] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25] at FF_X45_Y44_N11
--register power-up is low

JE1_address[25] = DFFEAS(JE1L158, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[1],  ,  , JE1_state.GET_ADDR1);


--JE1_address[26] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26] at FF_X45_Y44_N14
--register power-up is low

JE1_address[26] = DFFEAS(JE1L162, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[2],  ,  , JE1_state.GET_ADDR1);


--JE1_address[27] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27] at FF_X45_Y44_N17
--register power-up is low

JE1_address[27] = DFFEAS(JE1L166, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[3],  ,  , JE1_state.GET_ADDR1);


--JE1_address[28] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28] at FF_X45_Y44_N20
--register power-up is low

JE1_address[28] = DFFEAS(JE1L170, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[4],  ,  , JE1_state.GET_ADDR1);


--JE1_address[29] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29] at FF_X45_Y44_N23
--register power-up is low

JE1_address[29] = DFFEAS(JE1L174, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, KD1L19,  ,  , JE1_state.GET_ADDR1);


--JE1_address[30] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30] at FF_X45_Y44_N26
--register power-up is low

JE1_address[30] = DFFEAS(JE1L178, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[6],  ,  , JE1_state.GET_ADDR1);


--JE1_address[31] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31] at FF_X45_Y44_N29
--register power-up is low

JE1_address[31] = DFFEAS(JE1L182, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L384, MD1_out_payload[7],  ,  , JE1_state.GET_ADDR1);


--AF4_address_burst[8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] at FF_X39_Y42_N52
--register power-up is low

AF4_address_burst[8] = DFFEAS(AF4L136, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L160,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7] at FF_X39_Y42_N49
--register power-up is low

AF4_address_burst[7] = DFFEAS(AF4L133, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L159,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15] at FF_X40_Y41_N47
--register power-up is low

AF4_address_burst[15] = DFFEAS(AF4L10, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L167,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9] at FF_X39_Y42_N34
--register power-up is low

AF4_address_burst[9] = DFFEAS(AF4L139, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L161,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17] at FF_X40_Y41_N53
--register power-up is low

AF4_address_burst[17] = DFFEAS(AF4L18, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L169,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] at FF_X40_Y41_N49
--register power-up is low

AF4_address_burst[16] = DFFEAS(AF4L22, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L168,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13] at FF_X40_Y41_N41
--register power-up is low

AF4_address_burst[13] = DFFEAS(AF4L26, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L165,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18] at FF_X40_Y41_N56
--register power-up is low

AF4_address_burst[18] = DFFEAS(AF4L30, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L170,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14] at FF_X40_Y41_N44
--register power-up is low

AF4_address_burst[14] = DFFEAS(AF4L34, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L166,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10] at FF_X40_Y41_N31
--register power-up is low

AF4_address_burst[10] = DFFEAS(AF4L38, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L162,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11] at FF_X40_Y41_N35
--register power-up is low

AF4_address_burst[11] = DFFEAS(AF4L42, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L163,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12] at FF_X40_Y41_N38
--register power-up is low

AF4_address_burst[12] = DFFEAS(AF4L46, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L164,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4_address_burst[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6] at FF_X39_Y42_N25
--register power-up is low

AF4_address_burst[6] = DFFEAS(AF4L130, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L158,  ,  , !NC1_h2f_lw_AWBURST[0]);


--A1L258 is Add16~1 at LABCELL_X31_Y42_N33
A1L258_adder_eqn = ( A1L302 ) + ( !A1L130 $ (!A1L134) ) + ( A1L299 );
A1L258 = SUM(A1L258_adder_eqn);

--A1L260 is Add16~2 at LABCELL_X31_Y42_N33
A1L260_adder_eqn = ( A1L302 ) + ( !A1L130 $ (!A1L134) ) + ( A1L299 );
A1L260 = CARRY(A1L260_adder_eqn);


--A1L263 is Add16~5 at LABCELL_X31_Y42_N36
A1L263_adder_eqn = ( A1L306 ) + ( !A1L130 $ (!A1L138) ) + ( A1L260 );
A1L263 = SUM(A1L263_adder_eqn);

--A1L265 is Add16~6 at LABCELL_X31_Y42_N36
A1L265_adder_eqn = ( A1L306 ) + ( !A1L130 $ (!A1L138) ) + ( A1L260 );
A1L265 = CARRY(A1L265_adder_eqn);


--A1L268 is Add16~9 at LABCELL_X31_Y42_N39
A1L268_adder_eqn = ( A1L310 ) + ( !A1L130 $ (!A1L142) ) + ( A1L265 );
A1L268 = SUM(A1L268_adder_eqn);

--A1L270 is Add16~10 at LABCELL_X31_Y42_N39
A1L270_adder_eqn = ( A1L310 ) + ( !A1L130 $ (!A1L142) ) + ( A1L265 );
A1L270 = CARRY(A1L270_adder_eqn);


--A1L273 is Add16~13 at LABCELL_X31_Y42_N42
A1L273_adder_eqn = ( A1L314 ) + ( !A1L130 $ (!A1L146) ) + ( A1L270 );
A1L273 = SUM(A1L273_adder_eqn);

--A1L275 is Add16~14 at LABCELL_X31_Y42_N42
A1L275_adder_eqn = ( A1L314 ) + ( !A1L130 $ (!A1L146) ) + ( A1L270 );
A1L275 = CARRY(A1L275_adder_eqn);


--A1L278 is Add16~17 at LABCELL_X31_Y42_N45
A1L278_adder_eqn = ( !A1L130 $ (!A1L150) ) + ( A1L318 ) + ( A1L275 );
A1L278 = SUM(A1L278_adder_eqn);

--A1L280 is Add16~18 at LABCELL_X31_Y42_N45
A1L280_adder_eqn = ( !A1L130 $ (!A1L150) ) + ( A1L318 ) + ( A1L275 );
A1L280 = CARRY(A1L280_adder_eqn);


--A1L283 is Add16~21 at LABCELL_X31_Y42_N48
A1L283_adder_eqn = ( !A1L130 $ (!A1L154) ) + ( A1L322 ) + ( A1L280 );
A1L283 = SUM(A1L283_adder_eqn);

--A1L285 is Add16~22 at LABCELL_X31_Y42_N48
A1L285_adder_eqn = ( !A1L130 $ (!A1L154) ) + ( A1L322 ) + ( A1L280 );
A1L285 = CARRY(A1L285_adder_eqn);


--A1L288 is Add16~25 at LABCELL_X31_Y42_N51
A1L288_adder_eqn = ( !A1L130 $ (!A1L158) ) + ( A1L326 ) + ( A1L285 );
A1L288 = SUM(A1L288_adder_eqn);

--A1L290 is Add16~26 at LABCELL_X31_Y42_N51
A1L290_adder_eqn = ( !A1L130 $ (!A1L158) ) + ( A1L326 ) + ( A1L285 );
A1L290 = CARRY(A1L290_adder_eqn);


--A1L293 is Add16~29 at LABCELL_X31_Y42_N54
A1L293_adder_eqn = ( A1L330 ) + ( !A1L162 $ (!A1L130) ) + ( A1L290 );
A1L293 = SUM(A1L293_adder_eqn);


--YD1_padded_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0] at FF_X6_Y6_N35
--register power-up is low

YD1_padded_bit_counter[0] = DFFEAS(YD1L522, A1L5722,  ,  , YD1L520, A1L6573,  ,  , YD1L519);


--YD1_padded_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1] at FF_X6_Y6_N53
--register power-up is low

YD1_padded_bit_counter[1] = DFFEAS(YD1L524, A1L5722,  ,  , YD1L520, A1L6573,  ,  , YD1L519);


--YD1_padded_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2] at FF_X6_Y6_N49
--register power-up is low

YD1_padded_bit_counter[2] = DFFEAS(YD1L527, A1L5722,  ,  , YD1L520, A1L6573,  ,  , YD1L519);


--YD1_padded_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3] at FF_X6_Y6_N44
--register power-up is low

YD1_padded_bit_counter[3] = DFFEAS(YD1L529, A1L5722,  ,  , YD1L520, YD1L542,  ,  , YD1L519);


--YD1_padded_bit_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4] at FF_X6_Y6_N41
--register power-up is low

YD1_padded_bit_counter[4] = DFFEAS(YD1L531, A1L5722,  ,  , YD1L520, YD1L543,  ,  , YD1L519);


--YD1_padded_bit_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5] at FF_X6_Y6_N38
--register power-up is low

YD1_padded_bit_counter[5] = DFFEAS(YD1L533, A1L5722,  ,  , YD1L520, YD1L544,  ,  , YD1L519);


--YD1_padded_bit_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6] at FF_X6_Y6_N47
--register power-up is low

YD1_padded_bit_counter[6] = DFFEAS(YD1L535, A1L5722,  ,  , YD1L520, YD1L545,  ,  , YD1L519);


--YD1_padded_bit_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7] at FF_X6_Y6_N31
--register power-up is low

YD1_padded_bit_counter[7] = DFFEAS(YD1L537, A1L5722,  ,  , YD1L520, YD1L546,  ,  , YD1L519);


--YD1_scan_length_byte_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8] at FF_X1_Y2_N26
--register power-up is low

YD1_scan_length_byte_counter[8] = DFFEAS(YD1L225, A1L5722,  ,  , YD1L601, YD1_scan_length[0],  ,  , YD1L599);


--YD1_scan_length_byte_counter[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9] at FF_X1_Y2_N28
--register power-up is low

YD1_scan_length_byte_counter[9] = DFFEAS(YD1L229, A1L5722,  ,  , YD1L601, YD1_scan_length[1],  ,  , YD1L599);


--YD1_scan_length_byte_counter[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10] at FF_X1_Y2_N31
--register power-up is low

YD1_scan_length_byte_counter[10] = DFFEAS(YD1L233, A1L5722,  ,  , YD1L601, YD1_scan_length[2],  ,  , YD1L599);


--YD1_scan_length_byte_counter[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11] at FF_X1_Y2_N35
--register power-up is low

YD1_scan_length_byte_counter[11] = DFFEAS(YD1L237, A1L5722,  ,  , YD1L601, YD1_scan_length[3],  ,  , YD1L599);


--YD1_scan_length_byte_counter[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13] at FF_X1_Y2_N40
--register power-up is low

YD1_scan_length_byte_counter[13] = DFFEAS(YD1L241, A1L5722,  ,  , YD1L601, YD1_scan_length[5],  ,  , YD1L599);


--YD1_scan_length_byte_counter[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14] at FF_X1_Y2_N44
--register power-up is low

YD1_scan_length_byte_counter[14] = DFFEAS(YD1L245, A1L5722,  ,  , YD1L601, YD1_scan_length[6],  ,  , YD1L599);


--YD1_scan_length_byte_counter[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12] at FF_X1_Y2_N37
--register power-up is low

YD1_scan_length_byte_counter[12] = DFFEAS(YD1L249, A1L5722,  ,  , YD1L601, YD1_scan_length[4],  ,  , YD1L599);


--YD1_scan_length_byte_counter[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15] at FF_X1_Y2_N46
--register power-up is low

YD1_scan_length_byte_counter[15] = DFFEAS(YD1L257, A1L5722,  ,  , YD1L601, YD1_scan_length[7],  ,  , YD1L599);


--YD1_scan_length_byte_counter[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16] at FF_X1_Y2_N49
--register power-up is low

YD1_scan_length_byte_counter[16] = DFFEAS(YD1L261, A1L5722,  ,  , YD1L601, YD1_scan_length[8],  ,  , YD1L599);


--YD1_scan_length_byte_counter[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17] at FF_X1_Y2_N53
--register power-up is low

YD1_scan_length_byte_counter[17] = DFFEAS(YD1L265, A1L5722,  ,  , YD1L601, YD1_scan_length[9],  ,  , YD1L599);


--FE1_data1[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0] at FF_X9_Y4_N50
--register power-up is low

FE1_data1[0] = DFFEAS(FE1L18, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[0],  ,  , !FE1_full0);


--FE1_data1[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2] at FF_X9_Y4_N59
--register power-up is low

FE1_data1[2] = DFFEAS(FE1L22, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[2],  ,  , !FE1_full0);


--FE1_data1[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1] at FF_X9_Y4_N26
--register power-up is low

FE1_data1[1] = DFFEAS(FE1L20, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[1],  ,  , !FE1_full0);


--FE1_data1[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4] at FF_X9_Y4_N32
--register power-up is low

FE1_data1[4] = DFFEAS(FE1L27, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[4],  ,  , !FE1_full0);


--FE1_data1[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7] at FF_X9_Y4_N34
--register power-up is low

FE1_data1[7] = DFFEAS(FE1L33, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[7],  ,  , !FE1_full0);


--FE1_data1[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6] at FF_X9_Y4_N37
--register power-up is low

FE1_data1[6] = DFFEAS(FE1L31, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[6],  ,  , !FE1_full0);


--FE1_data1[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5] at FF_X9_Y4_N41
--register power-up is low

FE1_data1[5] = DFFEAS(FE1L29, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[5],  ,  , !FE1_full0);


--FE1_data1[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3] at FF_X9_Y4_N19
--register power-up is low

FE1_data1[3] = DFFEAS(FE1L24, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[3],  ,  , !FE1_full0);


--MD10_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69] at FF_X42_Y47_N4
--register power-up is low

MD10_mem[0][69] = DFFEAS(MD10L149, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][69],  ,  , MD10_mem_used[1]);


--MD10_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][65] at FF_X39_Y47_N40
--register power-up is low

MD10_mem[0][65] = DFFEAS(MD10L141, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][65],  ,  , MD10_mem_used[1]);


--MD10_mem[0][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70] at FF_X33_Y47_N17
--register power-up is low

MD10_mem[0][70] = DFFEAS(MD10L152, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][70],  ,  , MD10_mem_used[1]);


--MD10_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][66] at FF_X36_Y47_N4
--register power-up is low

MD10_mem[0][66] = DFFEAS(MD10L143, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][66],  ,  , MD10_mem_used[1]);


--MD10_mem[0][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71] at FF_X36_Y47_N19
--register power-up is low

MD10_mem[0][71] = DFFEAS(MD10L154, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][71],  ,  , MD10_mem_used[1]);


--MD10_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67] at FF_X34_Y45_N52
--register power-up is low

MD10_mem[0][67] = DFFEAS(MD10L145, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][67],  ,  , MD10_mem_used[1]);


--MD10_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68] at FF_X40_Y47_N5
--register power-up is low

MD10_mem[0][68] = DFFEAS(MD10L147, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][68],  ,  , MD10_mem_used[1]);


--MD10_mem[0][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64] at FF_X40_Y47_N55
--register power-up is low

MD10_mem[0][64] = DFFEAS(MD10L139, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][64],  ,  , MD10_mem_used[1]);


--MD11_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68] at FF_X34_Y44_N37
--register power-up is low

MD11_mem[0][68] = DFFEAS(MD11L18, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][68],  ,  , MD11_mem_used[1]);


--MD11_mem[0][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][64] at FF_X35_Y45_N1
--register power-up is low

MD11_mem[0][64] = DFFEAS(MD11L10, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][64],  ,  , MD11_mem_used[1]);


--MD11_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][69] at FF_X35_Y45_N19
--register power-up is low

MD11_mem[0][69] = DFFEAS(MD11L20, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][69],  ,  , MD11_mem_used[1]);


--MD11_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][65] at FF_X35_Y45_N40
--register power-up is low

MD11_mem[0][65] = DFFEAS(MD11L12, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][65],  ,  , MD11_mem_used[1]);


--MD11_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][66] at FF_X35_Y45_N43
--register power-up is low

MD11_mem[0][66] = DFFEAS(MD11L14, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][66],  ,  , MD11_mem_used[1]);


--MD11_mem[0][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71] at FF_X35_Y45_N28
--register power-up is low

MD11_mem[0][71] = DFFEAS(MD11L24, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][71],  ,  , MD11_mem_used[1]);


--MD11_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][67] at FF_X35_Y45_N31
--register power-up is low

MD11_mem[0][67] = DFFEAS(MD11L16, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][67],  ,  , MD11_mem_used[1]);


--MD11_mem[0][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70] at FF_X35_Y45_N52
--register power-up is low

MD11_mem[0][70] = DFFEAS(MD11L22, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][70],  ,  , MD11_mem_used[1]);


--MD10_mem[0][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][106] at FF_X33_Y44_N40
--register power-up is low

MD10_mem[0][106] = DFFEAS(MD10L156, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][106],  ,  , MD10_mem_used[1]);


--MD11_mem[0][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][106] at FF_X35_Y44_N49
--register power-up is low

MD11_mem[0][106] = DFFEAS(MD11L26, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L1, MD11_mem[1][106],  ,  , MD11_mem_used[1]);


--JE1L66 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~1 at LABCELL_X45_Y45_N0
JE1L66_adder_eqn = ( JE1_command[2] ) + ( JE1_address[2] ) + ( !VCC );
JE1L66 = SUM(JE1L66_adder_eqn);

--JE1L67 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~2 at LABCELL_X45_Y45_N0
JE1L67_adder_eqn = ( JE1_command[2] ) + ( JE1_address[2] ) + ( !VCC );
JE1L67 = CARRY(JE1L67_adder_eqn);


--JE1_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1] at FF_X34_Y42_N4
--register power-up is low

JE1_counter[1] = DFFEAS(JE1L186, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L280,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0] at FF_X34_Y42_N1
--register power-up is low

JE1_counter[0] = DFFEAS(JE1L190, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L281,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3] at FF_X34_Y42_N10
--register power-up is low

JE1_counter[3] = DFFEAS(JE1L194, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L278,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2] at FF_X34_Y42_N7
--register power-up is low

JE1_counter[2] = DFFEAS(JE1L198, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L279,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15] at FF_X34_Y42_N47
--register power-up is low

JE1_counter[15] = DFFEAS(JE1L202, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L266,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14] at FF_X34_Y42_N44
--register power-up is low

JE1_counter[14] = DFFEAS(JE1L206, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L267,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13] at FF_X34_Y42_N40
--register power-up is low

JE1_counter[13] = DFFEAS(JE1L210, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L268,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12] at FF_X34_Y42_N38
--register power-up is low

JE1_counter[12] = DFFEAS(JE1L214, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L269,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11] at FF_X34_Y42_N35
--register power-up is low

JE1_counter[11] = DFFEAS(JE1L218, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L270,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10] at FF_X34_Y42_N31
--register power-up is low

JE1_counter[10] = DFFEAS(JE1L222, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L271,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9] at FF_X34_Y42_N28
--register power-up is low

JE1_counter[9] = DFFEAS(JE1L226, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L272,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8] at FF_X34_Y42_N26
--register power-up is low

JE1_counter[8] = DFFEAS(JE1L230, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L273,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7] at FF_X34_Y42_N23
--register power-up is low

JE1_counter[7] = DFFEAS(JE1L234, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L274,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6] at FF_X34_Y42_N19
--register power-up is low

JE1_counter[6] = DFFEAS(JE1L238, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L275,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5] at FF_X34_Y42_N17
--register power-up is low

JE1_counter[5] = DFFEAS(JE1L242, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L276,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4] at FF_X34_Y42_N14
--register power-up is low

JE1_counter[4] = DFFEAS(JE1L246, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L277,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L70 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~5 at LABCELL_X45_Y45_N3
JE1L70_adder_eqn = ( JE1_address[3] ) + ( GND ) + ( JE1L67 );
JE1L70 = SUM(JE1L70_adder_eqn);

--JE1L71 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~6 at LABCELL_X45_Y45_N3
JE1L71_adder_eqn = ( JE1_address[3] ) + ( GND ) + ( JE1L67 );
JE1L71 = CARRY(JE1L71_adder_eqn);


--JE1L74 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~9 at LABCELL_X45_Y45_N6
JE1L74_adder_eqn = ( JE1_address[4] ) + ( GND ) + ( JE1L71 );
JE1L74 = SUM(JE1L74_adder_eqn);

--JE1L75 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~10 at LABCELL_X45_Y45_N6
JE1L75_adder_eqn = ( JE1_address[4] ) + ( GND ) + ( JE1L71 );
JE1L75 = CARRY(JE1L75_adder_eqn);


--JE1L78 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~13 at LABCELL_X45_Y45_N9
JE1L78_adder_eqn = ( JE1_address[5] ) + ( GND ) + ( JE1L75 );
JE1L78 = SUM(JE1L78_adder_eqn);

--JE1L79 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~14 at LABCELL_X45_Y45_N9
JE1L79_adder_eqn = ( JE1_address[5] ) + ( GND ) + ( JE1L75 );
JE1L79 = CARRY(JE1L79_adder_eqn);


--JE1L82 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~17 at LABCELL_X45_Y45_N12
JE1L82_adder_eqn = ( JE1_address[6] ) + ( GND ) + ( JE1L79 );
JE1L82 = SUM(JE1L82_adder_eqn);

--JE1L83 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~18 at LABCELL_X45_Y45_N12
JE1L83_adder_eqn = ( JE1_address[6] ) + ( GND ) + ( JE1L79 );
JE1L83 = CARRY(JE1L83_adder_eqn);


--JE1L86 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~21 at LABCELL_X45_Y45_N15
JE1L86_adder_eqn = ( JE1_address[7] ) + ( GND ) + ( JE1L83 );
JE1L86 = SUM(JE1L86_adder_eqn);

--JE1L87 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~22 at LABCELL_X45_Y45_N15
JE1L87_adder_eqn = ( JE1_address[7] ) + ( GND ) + ( JE1L83 );
JE1L87 = CARRY(JE1L87_adder_eqn);


--JE1L90 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~25 at LABCELL_X45_Y45_N18
JE1L90_adder_eqn = ( JE1_address[8] ) + ( GND ) + ( JE1L87 );
JE1L90 = SUM(JE1L90_adder_eqn);

--JE1L91 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~26 at LABCELL_X45_Y45_N18
JE1L91_adder_eqn = ( JE1_address[8] ) + ( GND ) + ( JE1L87 );
JE1L91 = CARRY(JE1L91_adder_eqn);


--JE1L94 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~29 at LABCELL_X45_Y45_N21
JE1L94_adder_eqn = ( JE1_address[9] ) + ( GND ) + ( JE1L91 );
JE1L94 = SUM(JE1L94_adder_eqn);

--JE1L95 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~30 at LABCELL_X45_Y45_N21
JE1L95_adder_eqn = ( JE1_address[9] ) + ( GND ) + ( JE1L91 );
JE1L95 = CARRY(JE1L95_adder_eqn);


--JE1L98 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~33 at LABCELL_X45_Y45_N24
JE1L98_adder_eqn = ( JE1_address[10] ) + ( GND ) + ( JE1L95 );
JE1L98 = SUM(JE1L98_adder_eqn);

--JE1L99 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~34 at LABCELL_X45_Y45_N24
JE1L99_adder_eqn = ( JE1_address[10] ) + ( GND ) + ( JE1L95 );
JE1L99 = CARRY(JE1L99_adder_eqn);


--JE1L102 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~37 at LABCELL_X45_Y45_N27
JE1L102_adder_eqn = ( JE1_address[11] ) + ( GND ) + ( JE1L99 );
JE1L102 = SUM(JE1L102_adder_eqn);

--JE1L103 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~38 at LABCELL_X45_Y45_N27
JE1L103_adder_eqn = ( JE1_address[11] ) + ( GND ) + ( JE1L99 );
JE1L103 = CARRY(JE1L103_adder_eqn);


--JE1L106 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~41 at LABCELL_X45_Y45_N30
JE1L106_adder_eqn = ( JE1_address[12] ) + ( GND ) + ( JE1L103 );
JE1L106 = SUM(JE1L106_adder_eqn);

--JE1L107 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~42 at LABCELL_X45_Y45_N30
JE1L107_adder_eqn = ( JE1_address[12] ) + ( GND ) + ( JE1L103 );
JE1L107 = CARRY(JE1L107_adder_eqn);


--JE1L110 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~45 at LABCELL_X45_Y45_N33
JE1L110_adder_eqn = ( JE1_address[13] ) + ( GND ) + ( JE1L107 );
JE1L110 = SUM(JE1L110_adder_eqn);

--JE1L111 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~46 at LABCELL_X45_Y45_N33
JE1L111_adder_eqn = ( JE1_address[13] ) + ( GND ) + ( JE1L107 );
JE1L111 = CARRY(JE1L111_adder_eqn);


--JE1L114 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~49 at LABCELL_X45_Y45_N36
JE1L114_adder_eqn = ( JE1_address[14] ) + ( GND ) + ( JE1L111 );
JE1L114 = SUM(JE1L114_adder_eqn);

--JE1L115 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~50 at LABCELL_X45_Y45_N36
JE1L115_adder_eqn = ( JE1_address[14] ) + ( GND ) + ( JE1L111 );
JE1L115 = CARRY(JE1L115_adder_eqn);


--JE1L118 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~53 at LABCELL_X45_Y45_N39
JE1L118_adder_eqn = ( JE1_address[15] ) + ( GND ) + ( JE1L115 );
JE1L118 = SUM(JE1L118_adder_eqn);

--JE1L119 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~54 at LABCELL_X45_Y45_N39
JE1L119_adder_eqn = ( JE1_address[15] ) + ( GND ) + ( JE1L115 );
JE1L119 = CARRY(JE1L119_adder_eqn);


--JE1L122 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~57 at LABCELL_X45_Y45_N42
JE1L122_adder_eqn = ( JE1_address[16] ) + ( GND ) + ( JE1L119 );
JE1L122 = SUM(JE1L122_adder_eqn);

--JE1L123 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~58 at LABCELL_X45_Y45_N42
JE1L123_adder_eqn = ( JE1_address[16] ) + ( GND ) + ( JE1L119 );
JE1L123 = CARRY(JE1L123_adder_eqn);


--JE1L126 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~61 at LABCELL_X45_Y45_N45
JE1L126_adder_eqn = ( JE1_address[17] ) + ( GND ) + ( JE1L123 );
JE1L126 = SUM(JE1L126_adder_eqn);

--JE1L127 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~62 at LABCELL_X45_Y45_N45
JE1L127_adder_eqn = ( JE1_address[17] ) + ( GND ) + ( JE1L123 );
JE1L127 = CARRY(JE1L127_adder_eqn);


--JE1L130 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~65 at LABCELL_X45_Y45_N48
JE1L130_adder_eqn = ( JE1_address[18] ) + ( GND ) + ( JE1L127 );
JE1L130 = SUM(JE1L130_adder_eqn);

--JE1L131 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~66 at LABCELL_X45_Y45_N48
JE1L131_adder_eqn = ( JE1_address[18] ) + ( GND ) + ( JE1L127 );
JE1L131 = CARRY(JE1L131_adder_eqn);


--JE1L134 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~69 at LABCELL_X45_Y45_N51
JE1L134_adder_eqn = ( JE1_address[19] ) + ( GND ) + ( JE1L131 );
JE1L134 = SUM(JE1L134_adder_eqn);

--JE1L135 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~70 at LABCELL_X45_Y45_N51
JE1L135_adder_eqn = ( JE1_address[19] ) + ( GND ) + ( JE1L131 );
JE1L135 = CARRY(JE1L135_adder_eqn);


--JE1L138 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~73 at LABCELL_X45_Y45_N54
JE1L138_adder_eqn = ( JE1_address[20] ) + ( GND ) + ( JE1L135 );
JE1L138 = SUM(JE1L138_adder_eqn);

--JE1L139 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~74 at LABCELL_X45_Y45_N54
JE1L139_adder_eqn = ( JE1_address[20] ) + ( GND ) + ( JE1L135 );
JE1L139 = CARRY(JE1L139_adder_eqn);


--JE1L142 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~77 at LABCELL_X45_Y45_N57
JE1L142_adder_eqn = ( JE1_address[21] ) + ( GND ) + ( JE1L139 );
JE1L142 = SUM(JE1L142_adder_eqn);

--JE1L143 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~78 at LABCELL_X45_Y45_N57
JE1L143_adder_eqn = ( JE1_address[21] ) + ( GND ) + ( JE1L139 );
JE1L143 = CARRY(JE1L143_adder_eqn);


--JE1L146 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~81 at LABCELL_X45_Y44_N0
JE1L146_adder_eqn = ( JE1_address[22] ) + ( GND ) + ( JE1L143 );
JE1L146 = SUM(JE1L146_adder_eqn);

--JE1L147 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~82 at LABCELL_X45_Y44_N0
JE1L147_adder_eqn = ( JE1_address[22] ) + ( GND ) + ( JE1L143 );
JE1L147 = CARRY(JE1L147_adder_eqn);


--JE1L150 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~85 at LABCELL_X45_Y44_N3
JE1L150_adder_eqn = ( JE1_address[23] ) + ( GND ) + ( JE1L147 );
JE1L150 = SUM(JE1L150_adder_eqn);

--JE1L151 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~86 at LABCELL_X45_Y44_N3
JE1L151_adder_eqn = ( JE1_address[23] ) + ( GND ) + ( JE1L147 );
JE1L151 = CARRY(JE1L151_adder_eqn);


--JE1L154 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~89 at LABCELL_X45_Y44_N6
JE1L154_adder_eqn = ( JE1_address[24] ) + ( GND ) + ( JE1L151 );
JE1L154 = SUM(JE1L154_adder_eqn);

--JE1L155 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~90 at LABCELL_X45_Y44_N6
JE1L155_adder_eqn = ( JE1_address[24] ) + ( GND ) + ( JE1L151 );
JE1L155 = CARRY(JE1L155_adder_eqn);


--JE1L158 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~93 at LABCELL_X45_Y44_N9
JE1L158_adder_eqn = ( JE1_address[25] ) + ( GND ) + ( JE1L155 );
JE1L158 = SUM(JE1L158_adder_eqn);

--JE1L159 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~94 at LABCELL_X45_Y44_N9
JE1L159_adder_eqn = ( JE1_address[25] ) + ( GND ) + ( JE1L155 );
JE1L159 = CARRY(JE1L159_adder_eqn);


--JE1L162 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~97 at LABCELL_X45_Y44_N12
JE1L162_adder_eqn = ( JE1_address[26] ) + ( GND ) + ( JE1L159 );
JE1L162 = SUM(JE1L162_adder_eqn);

--JE1L163 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~98 at LABCELL_X45_Y44_N12
JE1L163_adder_eqn = ( JE1_address[26] ) + ( GND ) + ( JE1L159 );
JE1L163 = CARRY(JE1L163_adder_eqn);


--JE1L166 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~101 at LABCELL_X45_Y44_N15
JE1L166_adder_eqn = ( JE1_address[27] ) + ( GND ) + ( JE1L163 );
JE1L166 = SUM(JE1L166_adder_eqn);

--JE1L167 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~102 at LABCELL_X45_Y44_N15
JE1L167_adder_eqn = ( JE1_address[27] ) + ( GND ) + ( JE1L163 );
JE1L167 = CARRY(JE1L167_adder_eqn);


--JE1L170 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~105 at LABCELL_X45_Y44_N18
JE1L170_adder_eqn = ( JE1_address[28] ) + ( GND ) + ( JE1L167 );
JE1L170 = SUM(JE1L170_adder_eqn);

--JE1L171 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~106 at LABCELL_X45_Y44_N18
JE1L171_adder_eqn = ( JE1_address[28] ) + ( GND ) + ( JE1L167 );
JE1L171 = CARRY(JE1L171_adder_eqn);


--JE1L174 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~109 at LABCELL_X45_Y44_N21
JE1L174_adder_eqn = ( JE1_address[29] ) + ( GND ) + ( JE1L171 );
JE1L174 = SUM(JE1L174_adder_eqn);

--JE1L175 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~110 at LABCELL_X45_Y44_N21
JE1L175_adder_eqn = ( JE1_address[29] ) + ( GND ) + ( JE1L171 );
JE1L175 = CARRY(JE1L175_adder_eqn);


--JE1L178 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~113 at LABCELL_X45_Y44_N24
JE1L178_adder_eqn = ( JE1_address[30] ) + ( GND ) + ( JE1L175 );
JE1L178 = SUM(JE1L178_adder_eqn);

--JE1L179 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~114 at LABCELL_X45_Y44_N24
JE1L179_adder_eqn = ( JE1_address[30] ) + ( GND ) + ( JE1L175 );
JE1L179 = CARRY(JE1L179_adder_eqn);


--JE1L182 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~117 at LABCELL_X45_Y44_N27
JE1L182_adder_eqn = ( JE1_address[31] ) + ( GND ) + ( JE1L179 );
JE1L182 = SUM(JE1L182_adder_eqn);


--AF4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~1 at LABCELL_X40_Y42_N54
AF4L2_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[8])) # (NE2_sop_enable & ((AF4_address_burst[8]))) ) + ( AF4L7 );
AF4L2 = SUM(AF4L2_adder_eqn);

--AF4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~2 at LABCELL_X40_Y42_N54
AF4L3_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[8])) # (NE2_sop_enable & ((AF4_address_burst[8]))) ) + ( AF4L7 );
AF4L3 = CARRY(AF4L3_adder_eqn);


--AF4L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~5 at LABCELL_X40_Y42_N51
AF4L6_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[7])) # (NE2_sop_enable & ((AF4_address_burst[7]))) ) + ( AF4L101 ) + ( AF4L51 );
AF4L6 = SUM(AF4L6_adder_eqn);

--AF4L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~6 at LABCELL_X40_Y42_N51
AF4L7_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[7])) # (NE2_sop_enable & ((AF4_address_burst[7]))) ) + ( AF4L101 ) + ( AF4L51 );
AF4L7 = CARRY(AF4L7_adder_eqn);


--AF4L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~9 at LABCELL_X40_Y41_N45
AF4L10_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[15]))) # (NE2_sop_enable & (AF4_address_burst[15])) ) + ( GND ) + ( AF4L35 );
AF4L10 = SUM(AF4L10_adder_eqn);

--AF4L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~10 at LABCELL_X40_Y41_N45
AF4L11_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[15]))) # (NE2_sop_enable & (AF4_address_burst[15])) ) + ( GND ) + ( AF4L35 );
AF4L11 = CARRY(AF4L11_adder_eqn);


--AF4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~13 at LABCELL_X40_Y42_N57
AF4L14_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[9])) # (NE2_sop_enable & ((AF4_address_burst[9]))) ) + ( GND ) + ( AF4L3 );
AF4L14 = SUM(AF4L14_adder_eqn);

--AF4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~14 at LABCELL_X40_Y42_N57
AF4L15_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[9])) # (NE2_sop_enable & ((AF4_address_burst[9]))) ) + ( GND ) + ( AF4L3 );
AF4L15 = CARRY(AF4L15_adder_eqn);


--AF4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~17 at LABCELL_X40_Y41_N51
AF4L18_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[17])) # (NE2_sop_enable & ((AF4_address_burst[17]))) ) + ( AF4L23 );
AF4L18 = SUM(AF4L18_adder_eqn);

--AF4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~18 at LABCELL_X40_Y41_N51
AF4L19_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[17])) # (NE2_sop_enable & ((AF4_address_burst[17]))) ) + ( AF4L23 );
AF4L19 = CARRY(AF4L19_adder_eqn);


--AF4L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~21 at LABCELL_X40_Y41_N48
AF4L22_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[16]))) # (NE2_sop_enable & (AF4_address_burst[16])) ) + ( GND ) + ( AF4L11 );
AF4L22 = SUM(AF4L22_adder_eqn);

--AF4L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~22 at LABCELL_X40_Y41_N48
AF4L23_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[16]))) # (NE2_sop_enable & (AF4_address_burst[16])) ) + ( GND ) + ( AF4L11 );
AF4L23 = CARRY(AF4L23_adder_eqn);


--AF4L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~25 at LABCELL_X40_Y41_N39
AF4L26_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[13])) # (NE2_sop_enable & ((AF4_address_burst[13]))) ) + ( AF4L47 );
AF4L26 = SUM(AF4L26_adder_eqn);

--AF4L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~26 at LABCELL_X40_Y41_N39
AF4L27_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[13])) # (NE2_sop_enable & ((AF4_address_burst[13]))) ) + ( AF4L47 );
AF4L27 = CARRY(AF4L27_adder_eqn);


--AF4L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~29 at LABCELL_X40_Y41_N54
AF4L30_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[18])) # (NE2_sop_enable & ((AF4_address_burst[18]))) ) + ( GND ) + ( AF4L19 );
AF4L30 = SUM(AF4L30_adder_eqn);


--AF4L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~33 at LABCELL_X40_Y41_N42
AF4L34_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[14])) # (NE2_sop_enable & ((AF4_address_burst[14]))) ) + ( AF4L27 );
AF4L34 = SUM(AF4L34_adder_eqn);

--AF4L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~34 at LABCELL_X40_Y41_N42
AF4L35_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[14])) # (NE2_sop_enable & ((AF4_address_burst[14]))) ) + ( AF4L27 );
AF4L35 = CARRY(AF4L35_adder_eqn);


--AF4L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~37 at LABCELL_X40_Y41_N30
AF4L38_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[10])) # (NE2_sop_enable & ((AF4_address_burst[10]))) ) + ( AF4L15 );
AF4L38 = SUM(AF4L38_adder_eqn);

--AF4L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~38 at LABCELL_X40_Y41_N30
AF4L39_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[10])) # (NE2_sop_enable & ((AF4_address_burst[10]))) ) + ( AF4L15 );
AF4L39 = CARRY(AF4L39_adder_eqn);


--AF4L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~41 at LABCELL_X40_Y41_N33
AF4L42_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[11])) # (NE2_sop_enable & ((AF4_address_burst[11]))) ) + ( AF4L39 );
AF4L42 = SUM(AF4L42_adder_eqn);

--AF4L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~42 at LABCELL_X40_Y41_N33
AF4L43_adder_eqn = ( GND ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[11])) # (NE2_sop_enable & ((AF4_address_burst[11]))) ) + ( AF4L39 );
AF4L43 = CARRY(AF4L43_adder_eqn);


--AF4L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~45 at LABCELL_X40_Y41_N36
AF4L46_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[12])) # (NE2_sop_enable & ((AF4_address_burst[12]))) ) + ( GND ) + ( AF4L43 );
AF4L46 = SUM(AF4L46_adder_eqn);

--AF4L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~46 at LABCELL_X40_Y41_N36
AF4L47_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[12])) # (NE2_sop_enable & ((AF4_address_burst[12]))) ) + ( GND ) + ( AF4L43 );
AF4L47 = CARRY(AF4L47_adder_eqn);


--AF4L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~49 at LABCELL_X40_Y42_N48
AF4L50_adder_eqn = ( AF4L102 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[6])) # (NE2_sop_enable & ((AF4_address_burst[6]))) ) + ( AF4L55 );
AF4L50 = SUM(AF4L50_adder_eqn);

--AF4L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~50 at LABCELL_X40_Y42_N48
AF4L51_adder_eqn = ( AF4L102 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[6])) # (NE2_sop_enable & ((AF4_address_burst[6]))) ) + ( AF4L55 );
AF4L51 = CARRY(AF4L51_adder_eqn);


--AF4L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~1 at LABCELL_X40_Y42_N15
AF4L78_adder_eqn = ( AF4L103 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[5])) # (NE2_sop_enable & ((AF4_address_burst[5]))) ) + ( AF4L83 );
AF4L78 = SUM(AF4L78_adder_eqn);


--AF4L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~53 at LABCELL_X40_Y42_N45
AF4L54_adder_eqn = ( AF4L103 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[5])) # (NE2_sop_enable & ((AF4_address_burst[5]))) ) + ( AF4L59 );
AF4L54 = SUM(AF4L54_adder_eqn);

--AF4L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~54 at LABCELL_X40_Y42_N45
AF4L55_adder_eqn = ( AF4L103 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[5])) # (NE2_sop_enable & ((AF4_address_burst[5]))) ) + ( AF4L59 );
AF4L55 = CARRY(AF4L55_adder_eqn);


--AF4L82 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~5 at LABCELL_X40_Y42_N12
AF4L82_adder_eqn = ( AF4L104 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[4])) # (NE2_sop_enable & ((AF4_address_burst[4]))) ) + ( AF4L87 );
AF4L82 = SUM(AF4L82_adder_eqn);

--AF4L83 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~6 at LABCELL_X40_Y42_N12
AF4L83_adder_eqn = ( AF4L104 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[4])) # (NE2_sop_enable & ((AF4_address_burst[4]))) ) + ( AF4L87 );
AF4L83 = CARRY(AF4L83_adder_eqn);


--AF4L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~57 at LABCELL_X40_Y42_N42
AF4L58_adder_eqn = ( AF4L104 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[4])) # (NE2_sop_enable & ((AF4_address_burst[4]))) ) + ( AF4L63 );
AF4L58 = SUM(AF4L58_adder_eqn);

--AF4L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~58 at LABCELL_X40_Y42_N42
AF4L59_adder_eqn = ( AF4L104 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[4])) # (NE2_sop_enable & ((AF4_address_burst[4]))) ) + ( AF4L63 );
AF4L59 = CARRY(AF4L59_adder_eqn);


--CF1L38 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 at LABCELL_X42_Y49_N36
CF1L38_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[4] ) + ( CF1L44 ) + ( CF1L43 );
CF1L38 = SUM(CF1L38_adder_eqn);

--CF1L39 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 at LABCELL_X42_Y49_N36
CF1L39_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[4] ) + ( CF1L44 ) + ( CF1L43 );
CF1L39 = CARRY(CF1L39_adder_eqn);

--CF1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 at LABCELL_X42_Y49_N36
CF1L40_share_eqn = CF1_out_uncomp_byte_cnt_reg[4];
CF1L40 = SHARE(CF1L40_share_eqn);


--CF1L42 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 at LABCELL_X42_Y49_N33
CF1L42_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[3] ) + ( CF1L48 ) + ( CF1L47 );
CF1L42 = SUM(CF1L42_adder_eqn);

--CF1L43 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 at LABCELL_X42_Y49_N33
CF1L43_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[3] ) + ( CF1L48 ) + ( CF1L47 );
CF1L43 = CARRY(CF1L43_adder_eqn);

--CF1L44 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 at LABCELL_X42_Y49_N33
CF1L44_share_eqn = CF1_out_uncomp_byte_cnt_reg[3];
CF1L44 = SHARE(CF1L44_share_eqn);


--CF1L46 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 at LABCELL_X42_Y49_N30
CF1L46_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[2] $ (((!CF1L186Q) # ((!PE1L7) # (MD2L76Q)))) ) + ( !VCC ) + ( !VCC );
CF1L46 = SUM(CF1L46_adder_eqn);

--CF1L47 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 at LABCELL_X42_Y49_N30
CF1L47_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[2] $ (((!CF1L186Q) # ((!PE1L7) # (MD2L76Q)))) ) + ( !VCC ) + ( !VCC );
CF1L47 = CARRY(CF1L47_adder_eqn);

--CF1L48 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 at LABCELL_X42_Y49_N30
CF1L48_share_eqn = (!CF1L186Q) # (((!PE1L7) # (CF1_out_uncomp_byte_cnt_reg[2])) # (MD2L76Q));
CF1L48 = SHARE(CF1L48_share_eqn);


--CF1_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] at FF_X42_Y49_N41
--register power-up is low

CF1_out_uncomp_byte_cnt_reg[5] = DFFEAS(CF1L50, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, CF1L159,  ,  , CF1_state.ST_UNCOMP_TRANS);


--CF1_out_uncomp_byte_cnt_reg[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] at FF_X42_Y49_N47
--register power-up is low

CF1_out_uncomp_byte_cnt_reg[7] = DFFEAS(CF1L54, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, CF1L161,  ,  , CF1_state.ST_UNCOMP_TRANS);


--CF1_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] at FF_X42_Y49_N44
--register power-up is low

CF1_out_uncomp_byte_cnt_reg[6] = DFFEAS(CF1L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, CF1L160,  ,  , CF1_state.ST_UNCOMP_TRANS);


--CF1_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] at FF_X42_Y49_N38
--register power-up is low

CF1_out_uncomp_byte_cnt_reg[4] = DFFEAS(CF1L38, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, CF1L158,  ,  , CF1_state.ST_UNCOMP_TRANS);


--CF1_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] at FF_X42_Y49_N35
--register power-up is low

CF1_out_uncomp_byte_cnt_reg[3] = DFFEAS(CF1L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, CF1L157,  ,  , CF1_state.ST_UNCOMP_TRANS);


--CF1_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] at FF_X42_Y49_N32
--register power-up is low

CF1_out_uncomp_byte_cnt_reg[2] = DFFEAS(CF1L46, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, CF1L156,  ,  , CF1_state.ST_UNCOMP_TRANS);


--CF1L50 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 at LABCELL_X42_Y49_N39
CF1L50_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[5] ) + ( CF1L40 ) + ( CF1L39 );
CF1L50 = SUM(CF1L50_adder_eqn);

--CF1L51 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 at LABCELL_X42_Y49_N39
CF1L51_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[5] ) + ( CF1L40 ) + ( CF1L39 );
CF1L51 = CARRY(CF1L51_adder_eqn);

--CF1L52 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 at LABCELL_X42_Y49_N39
CF1L52_share_eqn = CF1_out_uncomp_byte_cnt_reg[5];
CF1L52 = SHARE(CF1L52_share_eqn);


--CF1L54 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 at LABCELL_X42_Y49_N45
CF1L54_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[7] ) + ( CF1L60 ) + ( CF1L59 );
CF1L54 = SUM(CF1L54_adder_eqn);


--CF1L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 at LABCELL_X42_Y49_N42
CF1L58_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[6] ) + ( CF1L52 ) + ( CF1L51 );
CF1L58 = SUM(CF1L58_adder_eqn);

--CF1L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 at LABCELL_X42_Y49_N42
CF1L59_adder_eqn = ( !CF1_out_uncomp_byte_cnt_reg[6] ) + ( CF1L52 ) + ( CF1L51 );
CF1L59 = CARRY(CF1L59_adder_eqn);

--CF1L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 at LABCELL_X42_Y49_N42
CF1L60_share_eqn = CF1_out_uncomp_byte_cnt_reg[6];
CF1L60 = SHARE(CF1L60_share_eqn);


--CF1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 at LABCELL_X43_Y51_N12
CF1L14_adder_eqn = ( !CF1_int_bytes_remaining_reg[6] ) + ( CF1L36 ) + ( CF1L35 );
CF1L14 = SUM(CF1L14_adder_eqn);

--CF1L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 at LABCELL_X43_Y51_N12
CF1L15_adder_eqn = ( !CF1_int_bytes_remaining_reg[6] ) + ( CF1L36 ) + ( CF1L35 );
CF1L15 = CARRY(CF1L15_adder_eqn);

--CF1L16 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 at LABCELL_X43_Y51_N12
CF1L16_share_eqn = CF1_int_bytes_remaining_reg[6];
CF1L16 = SHARE(CF1L16_share_eqn);


--CF1L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 at LABCELL_X43_Y51_N15
CF1L18_adder_eqn = ( !CF1_int_bytes_remaining_reg[7] ) + ( CF1L16 ) + ( CF1L15 );
CF1L18 = SUM(CF1L18_adder_eqn);


--CF1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 at LABCELL_X43_Y51_N0
CF1L22_adder_eqn = ( !CF1_out_byte_cnt_reg[2] $ (!CF1_int_bytes_remaining_reg[2]) ) + ( !VCC ) + ( !VCC );
CF1L22 = SUM(CF1L22_adder_eqn);

--CF1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 at LABCELL_X43_Y51_N0
CF1L23_adder_eqn = ( !CF1_out_byte_cnt_reg[2] $ (!CF1_int_bytes_remaining_reg[2]) ) + ( !VCC ) + ( !VCC );
CF1L23 = CARRY(CF1L23_adder_eqn);

--CF1L24 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 at LABCELL_X43_Y51_N0
CF1L24_share_eqn = (!CF1_out_byte_cnt_reg[2]) # (CF1_int_bytes_remaining_reg[2]);
CF1L24 = SHARE(CF1L24_share_eqn);


--CF1L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 at LABCELL_X43_Y51_N3
CF1L26_adder_eqn = ( !CF1_int_bytes_remaining_reg[3] ) + ( CF1L24 ) + ( CF1L23 );
CF1L26 = SUM(CF1L26_adder_eqn);

--CF1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 at LABCELL_X43_Y51_N3
CF1L27_adder_eqn = ( !CF1_int_bytes_remaining_reg[3] ) + ( CF1L24 ) + ( CF1L23 );
CF1L27 = CARRY(CF1L27_adder_eqn);

--CF1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 at LABCELL_X43_Y51_N3
CF1L28_share_eqn = CF1_int_bytes_remaining_reg[3];
CF1L28 = SHARE(CF1L28_share_eqn);


--CF1L30 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 at LABCELL_X43_Y51_N6
CF1L30_adder_eqn = ( !CF1_int_bytes_remaining_reg[4] ) + ( CF1L28 ) + ( CF1L27 );
CF1L30 = SUM(CF1L30_adder_eqn);

--CF1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~18 at LABCELL_X43_Y51_N6
CF1L31_adder_eqn = ( !CF1_int_bytes_remaining_reg[4] ) + ( CF1L28 ) + ( CF1L27 );
CF1L31 = CARRY(CF1L31_adder_eqn);

--CF1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~19 at LABCELL_X43_Y51_N6
CF1L32_share_eqn = CF1_int_bytes_remaining_reg[4];
CF1L32 = SHARE(CF1L32_share_eqn);


--CF1L34 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 at LABCELL_X43_Y51_N9
CF1L34_adder_eqn = ( !CF1_int_bytes_remaining_reg[5] ) + ( CF1L32 ) + ( CF1L31 );
CF1L34 = SUM(CF1L34_adder_eqn);

--CF1L35 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 at LABCELL_X43_Y51_N9
CF1L35_adder_eqn = ( !CF1_int_bytes_remaining_reg[5] ) + ( CF1L32 ) + ( CF1L31 );
CF1L35 = CARRY(CF1L35_adder_eqn);

--CF1L36 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 at LABCELL_X43_Y51_N9
CF1L36_share_eqn = CF1_int_bytes_remaining_reg[5];
CF1L36 = SHARE(CF1L36_share_eqn);


--BF1L9 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X43_Y48_N36
BF1L9_adder_eqn = ( BF1L20 ) + ( (!PE1L2 & (((BF1_burst_uncompress_address_offset[2])))) # (PE1L2 & ((!BF1_burst_uncompress_busy & (MD2_mem[0][38])) # (BF1_burst_uncompress_busy & ((BF1_burst_uncompress_address_offset[2]))))) ) + ( BF1L14 );
BF1L9 = SUM(BF1L9_adder_eqn);


--CF1_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] at FF_X46_Y50_N1
--register power-up is low

CF1_int_nxt_addr_reg_dly[2] = DFFEAS(CF1_int_nxt_addr_with_offset[2], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L54,  ,  , CF1_new_burst_reg);


--A1L130 is Add14~1 at LABCELL_X31_Y45_N45
A1L130_adder_eqn = ( A1L5404 ) + ( A1L5050 ) + ( A1L167 );
A1L130 = SUM(A1L130_adder_eqn);


--A1L302 is Add17~1 at LABCELL_X31_Y42_N0
A1L302_adder_eqn = ( !A1L198 $ (!A1L194) ) + ( A1L194 ) + ( !VCC );
A1L302 = SUM(A1L302_adder_eqn);

--A1L303 is Add17~2 at LABCELL_X31_Y42_N0
A1L303_adder_eqn = ( !A1L198 $ (!A1L194) ) + ( A1L194 ) + ( !VCC );
A1L303 = CARRY(A1L303_adder_eqn);


--A1L134 is Add14~5 at LABCELL_X31_Y45_N0
A1L134_adder_eqn = ( A1L5051 ) + ( A1L5393 ) + ( !VCC );
A1L134 = SUM(A1L134_adder_eqn);

--A1L135 is Add14~6 at LABCELL_X31_Y45_N0
A1L135_adder_eqn = ( A1L5051 ) + ( A1L5393 ) + ( !VCC );
A1L135 = CARRY(A1L135_adder_eqn);


--A1L299 is Add16~34 at LABCELL_X31_Y42_N30
A1L299_adder_eqn = ( A1L130 ) + ( VCC ) + ( !VCC );
A1L299 = CARRY(A1L299_adder_eqn);


--A1L306 is Add17~5 at LABCELL_X31_Y42_N3
A1L306_adder_eqn = ( !A1L194 $ (!A1L202) ) + ( GND ) + ( A1L303 );
A1L306 = SUM(A1L306_adder_eqn);

--A1L307 is Add17~6 at LABCELL_X31_Y42_N3
A1L307_adder_eqn = ( !A1L194 $ (!A1L202) ) + ( GND ) + ( A1L303 );
A1L307 = CARRY(A1L307_adder_eqn);


--A1L138 is Add14~9 at LABCELL_X31_Y45_N3
A1L138_adder_eqn = ( A1L5036 ) + ( A1L5394 ) + ( A1L135 );
A1L138 = SUM(A1L138_adder_eqn);

--A1L139 is Add14~10 at LABCELL_X31_Y45_N3
A1L139_adder_eqn = ( A1L5036 ) + ( A1L5394 ) + ( A1L135 );
A1L139 = CARRY(A1L139_adder_eqn);


--A1L310 is Add17~9 at LABCELL_X31_Y42_N6
A1L310_adder_eqn = ( !A1L194 $ (!A1L206) ) + ( GND ) + ( A1L307 );
A1L310 = SUM(A1L310_adder_eqn);

--A1L311 is Add17~10 at LABCELL_X31_Y42_N6
A1L311_adder_eqn = ( !A1L194 $ (!A1L206) ) + ( GND ) + ( A1L307 );
A1L311 = CARRY(A1L311_adder_eqn);


--A1L142 is Add14~13 at LABCELL_X31_Y45_N6
A1L142_adder_eqn = ( A1L5037 ) + ( A1L5395 ) + ( A1L139 );
A1L142 = SUM(A1L142_adder_eqn);

--A1L143 is Add14~14 at LABCELL_X31_Y45_N6
A1L143_adder_eqn = ( A1L5037 ) + ( A1L5395 ) + ( A1L139 );
A1L143 = CARRY(A1L143_adder_eqn);


--A1L314 is Add17~13 at LABCELL_X31_Y42_N9
A1L314_adder_eqn = ( !A1L194 $ (!A1L210) ) + ( GND ) + ( A1L311 );
A1L314 = SUM(A1L314_adder_eqn);

--A1L315 is Add17~14 at LABCELL_X31_Y42_N9
A1L315_adder_eqn = ( !A1L194 $ (!A1L210) ) + ( GND ) + ( A1L311 );
A1L315 = CARRY(A1L315_adder_eqn);


--A1L146 is Add14~17 at LABCELL_X31_Y45_N9
A1L146_adder_eqn = ( A1L5396 ) + ( A1L5038 ) + ( A1L143 );
A1L146 = SUM(A1L146_adder_eqn);

--A1L147 is Add14~18 at LABCELL_X31_Y45_N9
A1L147_adder_eqn = ( A1L5396 ) + ( A1L5038 ) + ( A1L143 );
A1L147 = CARRY(A1L147_adder_eqn);


--A1L318 is Add17~17 at LABCELL_X31_Y42_N12
A1L318_adder_eqn = ( !A1L194 $ (!A1L214) ) + ( GND ) + ( A1L315 );
A1L318 = SUM(A1L318_adder_eqn);

--A1L319 is Add17~18 at LABCELL_X31_Y42_N12
A1L319_adder_eqn = ( !A1L194 $ (!A1L214) ) + ( GND ) + ( A1L315 );
A1L319 = CARRY(A1L319_adder_eqn);


--A1L150 is Add14~21 at LABCELL_X31_Y45_N12
A1L150_adder_eqn = ( A1L5397 ) + ( A1L5039 ) + ( A1L147 );
A1L150 = SUM(A1L150_adder_eqn);

--A1L151 is Add14~22 at LABCELL_X31_Y45_N12
A1L151_adder_eqn = ( A1L5397 ) + ( A1L5039 ) + ( A1L147 );
A1L151 = CARRY(A1L151_adder_eqn);


--A1L322 is Add17~21 at LABCELL_X31_Y42_N15
A1L322_adder_eqn = ( !A1L194 $ (!A1L218) ) + ( GND ) + ( A1L319 );
A1L322 = SUM(A1L322_adder_eqn);

--A1L323 is Add17~22 at LABCELL_X31_Y42_N15
A1L323_adder_eqn = ( !A1L194 $ (!A1L218) ) + ( GND ) + ( A1L319 );
A1L323 = CARRY(A1L323_adder_eqn);


--A1L154 is Add14~25 at LABCELL_X31_Y45_N15
A1L154_adder_eqn = ( A1L5040 ) + ( A1L5398 ) + ( A1L151 );
A1L154 = SUM(A1L154_adder_eqn);

--A1L155 is Add14~26 at LABCELL_X31_Y45_N15
A1L155_adder_eqn = ( A1L5040 ) + ( A1L5398 ) + ( A1L151 );
A1L155 = CARRY(A1L155_adder_eqn);


--A1L326 is Add17~25 at LABCELL_X31_Y42_N18
A1L326_adder_eqn = ( !A1L194 $ (!A1L222) ) + ( GND ) + ( A1L323 );
A1L326 = SUM(A1L326_adder_eqn);

--A1L327 is Add17~26 at LABCELL_X31_Y42_N18
A1L327_adder_eqn = ( !A1L194 $ (!A1L222) ) + ( GND ) + ( A1L323 );
A1L327 = CARRY(A1L327_adder_eqn);


--A1L158 is Add14~29 at LABCELL_X31_Y45_N18
A1L158_adder_eqn = ( A1L5041 ) + ( A1L5399 ) + ( A1L155 );
A1L158 = SUM(A1L158_adder_eqn);

--A1L159 is Add14~30 at LABCELL_X31_Y45_N18
A1L159_adder_eqn = ( A1L5041 ) + ( A1L5399 ) + ( A1L155 );
A1L159 = CARRY(A1L159_adder_eqn);


--A1L330 is Add17~29 at LABCELL_X31_Y42_N21
A1L330_adder_eqn = ( !A1L194 $ (!A1L226) ) + ( GND ) + ( A1L327 );
A1L330 = SUM(A1L330_adder_eqn);


--A1L162 is Add14~33 at LABCELL_X31_Y45_N21
A1L162_adder_eqn = ( A1L5042 ) + ( A1L5400 ) + ( A1L159 );
A1L162 = SUM(A1L162_adder_eqn);

--A1L163 is Add14~34 at LABCELL_X31_Y45_N21
A1L163_adder_eqn = ( A1L5042 ) + ( A1L5400 ) + ( A1L159 );
A1L163 = CARRY(A1L163_adder_eqn);


--YD1L156 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~1 at MLABCELL_X6_Y6_N0
YD1L156_adder_eqn = ( YD1_padded_bit_counter[0] ) + ( VCC ) + ( !VCC );
YD1L156 = SUM(YD1L156_adder_eqn);

--YD1L157 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~2 at MLABCELL_X6_Y6_N0
YD1L157_adder_eqn = ( YD1_padded_bit_counter[0] ) + ( VCC ) + ( !VCC );
YD1L157 = CARRY(YD1L157_adder_eqn);


--YD1L160 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~5 at MLABCELL_X6_Y6_N3
YD1L160_adder_eqn = ( YD1_padded_bit_counter[1] ) + ( VCC ) + ( YD1L157 );
YD1L160 = SUM(YD1L160_adder_eqn);

--YD1L161 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~6 at MLABCELL_X6_Y6_N3
YD1L161_adder_eqn = ( YD1_padded_bit_counter[1] ) + ( VCC ) + ( YD1L157 );
YD1L161 = CARRY(YD1L161_adder_eqn);


--YD1L164 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~9 at MLABCELL_X6_Y6_N6
YD1L164_adder_eqn = ( YD1_padded_bit_counter[2] ) + ( VCC ) + ( YD1L161 );
YD1L164 = SUM(YD1L164_adder_eqn);

--YD1L165 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~10 at MLABCELL_X6_Y6_N6
YD1L165_adder_eqn = ( YD1_padded_bit_counter[2] ) + ( VCC ) + ( YD1L161 );
YD1L165 = CARRY(YD1L165_adder_eqn);


--YD1L168 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~13 at MLABCELL_X6_Y6_N24
YD1L168_adder_eqn = ( YD1_padded_bit_counter[8] ) + ( VCC ) + ( YD1L189 );
YD1L168 = SUM(YD1L168_adder_eqn);


--YD1L172 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~17 at MLABCELL_X6_Y6_N9
YD1L172_adder_eqn = ( YD1_padded_bit_counter[3] ) + ( VCC ) + ( YD1L165 );
YD1L172 = SUM(YD1L172_adder_eqn);

--YD1L173 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~18 at MLABCELL_X6_Y6_N9
YD1L173_adder_eqn = ( YD1_padded_bit_counter[3] ) + ( VCC ) + ( YD1L165 );
YD1L173 = CARRY(YD1L173_adder_eqn);


--YD1L176 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~21 at MLABCELL_X6_Y6_N12
YD1L176_adder_eqn = ( YD1_padded_bit_counter[4] ) + ( VCC ) + ( YD1L173 );
YD1L176 = SUM(YD1L176_adder_eqn);

--YD1L177 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~22 at MLABCELL_X6_Y6_N12
YD1L177_adder_eqn = ( YD1_padded_bit_counter[4] ) + ( VCC ) + ( YD1L173 );
YD1L177 = CARRY(YD1L177_adder_eqn);


--YD1L180 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~25 at MLABCELL_X6_Y6_N15
YD1L180_adder_eqn = ( YD1_padded_bit_counter[5] ) + ( VCC ) + ( YD1L177 );
YD1L180 = SUM(YD1L180_adder_eqn);

--YD1L181 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~26 at MLABCELL_X6_Y6_N15
YD1L181_adder_eqn = ( YD1_padded_bit_counter[5] ) + ( VCC ) + ( YD1L177 );
YD1L181 = CARRY(YD1L181_adder_eqn);


--YD1L184 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~29 at MLABCELL_X6_Y6_N18
YD1L184_adder_eqn = ( YD1_padded_bit_counter[6] ) + ( VCC ) + ( YD1L181 );
YD1L184 = SUM(YD1L184_adder_eqn);

--YD1L185 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~30 at MLABCELL_X6_Y6_N18
YD1L185_adder_eqn = ( YD1_padded_bit_counter[6] ) + ( VCC ) + ( YD1L181 );
YD1L185 = CARRY(YD1L185_adder_eqn);


--YD1L188 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~33 at MLABCELL_X6_Y6_N21
YD1L188_adder_eqn = ( YD1_padded_bit_counter[7] ) + ( VCC ) + ( YD1L185 );
YD1L188 = SUM(YD1L188_adder_eqn);

--YD1L189 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~34 at MLABCELL_X6_Y6_N21
YD1L189_adder_eqn = ( YD1_padded_bit_counter[7] ) + ( VCC ) + ( YD1L185 );
YD1L189 = CARRY(YD1L189_adder_eqn);


--YD1L193 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~1 at LABCELL_X1_Y2_N21
YD1L193_adder_eqn = ( YD1_scan_length_byte_counter[7] ) + ( VCC ) + ( YD1L218 );
YD1L193 = SUM(YD1L193_adder_eqn);

--YD1L194 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~2 at LABCELL_X1_Y2_N21
YD1L194_adder_eqn = ( YD1_scan_length_byte_counter[7] ) + ( VCC ) + ( YD1L218 );
YD1L194 = CARRY(YD1L194_adder_eqn);


--YD1L197 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~5 at LABCELL_X1_Y2_N3
YD1L197_adder_eqn = ( YD1_scan_length_byte_counter[1] ) + ( VCC ) + ( YD1L222 );
YD1L197 = SUM(YD1L197_adder_eqn);

--YD1L198 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~6 at LABCELL_X1_Y2_N3
YD1L198_adder_eqn = ( YD1_scan_length_byte_counter[1] ) + ( VCC ) + ( YD1L222 );
YD1L198 = CARRY(YD1L198_adder_eqn);


--YD1L201 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~9 at LABCELL_X1_Y2_N6
YD1L201_adder_eqn = ( YD1_scan_length_byte_counter[2] ) + ( VCC ) + ( YD1L198 );
YD1L201 = SUM(YD1L201_adder_eqn);

--YD1L202 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~10 at LABCELL_X1_Y2_N6
YD1L202_adder_eqn = ( YD1_scan_length_byte_counter[2] ) + ( VCC ) + ( YD1L198 );
YD1L202 = CARRY(YD1L202_adder_eqn);


--YD1L205 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~13 at LABCELL_X1_Y2_N9
YD1L205_adder_eqn = ( YD1_scan_length_byte_counter[3] ) + ( VCC ) + ( YD1L202 );
YD1L205 = SUM(YD1L205_adder_eqn);

--YD1L206 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~14 at LABCELL_X1_Y2_N9
YD1L206_adder_eqn = ( YD1_scan_length_byte_counter[3] ) + ( VCC ) + ( YD1L202 );
YD1L206 = CARRY(YD1L206_adder_eqn);


--YD1L209 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~17 at LABCELL_X1_Y2_N12
YD1L209_adder_eqn = ( YD1_scan_length_byte_counter[4] ) + ( VCC ) + ( YD1L206 );
YD1L209 = SUM(YD1L209_adder_eqn);

--YD1L210 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~18 at LABCELL_X1_Y2_N12
YD1L210_adder_eqn = ( YD1_scan_length_byte_counter[4] ) + ( VCC ) + ( YD1L206 );
YD1L210 = CARRY(YD1L210_adder_eqn);


--YD1L213 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~21 at LABCELL_X1_Y2_N15
YD1L213_adder_eqn = ( YD1_scan_length_byte_counter[5] ) + ( VCC ) + ( YD1L210 );
YD1L213 = SUM(YD1L213_adder_eqn);

--YD1L214 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~22 at LABCELL_X1_Y2_N15
YD1L214_adder_eqn = ( YD1_scan_length_byte_counter[5] ) + ( VCC ) + ( YD1L210 );
YD1L214 = CARRY(YD1L214_adder_eqn);


--YD1L217 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~25 at LABCELL_X1_Y2_N18
YD1L217_adder_eqn = ( YD1_scan_length_byte_counter[6] ) + ( VCC ) + ( YD1L214 );
YD1L217 = SUM(YD1L217_adder_eqn);

--YD1L218 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~26 at LABCELL_X1_Y2_N18
YD1L218_adder_eqn = ( YD1_scan_length_byte_counter[6] ) + ( VCC ) + ( YD1L214 );
YD1L218 = CARRY(YD1L218_adder_eqn);


--YD1L221 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~29 at LABCELL_X1_Y2_N0
YD1L221_adder_eqn = ( YD1L602Q ) + ( VCC ) + ( !VCC );
YD1L221 = SUM(YD1L221_adder_eqn);

--YD1L222 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~30 at LABCELL_X1_Y2_N0
YD1L222_adder_eqn = ( YD1L602Q ) + ( VCC ) + ( !VCC );
YD1L222 = CARRY(YD1L222_adder_eqn);


--YD1L225 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~33 at LABCELL_X1_Y2_N24
YD1L225_adder_eqn = ( YD1_scan_length_byte_counter[8] ) + ( VCC ) + ( YD1L194 );
YD1L225 = SUM(YD1L225_adder_eqn);

--YD1L226 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~34 at LABCELL_X1_Y2_N24
YD1L226_adder_eqn = ( YD1_scan_length_byte_counter[8] ) + ( VCC ) + ( YD1L194 );
YD1L226 = CARRY(YD1L226_adder_eqn);


--YD1L229 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~37 at LABCELL_X1_Y2_N27
YD1L229_adder_eqn = ( YD1_scan_length_byte_counter[9] ) + ( VCC ) + ( YD1L226 );
YD1L229 = SUM(YD1L229_adder_eqn);

--YD1L230 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~38 at LABCELL_X1_Y2_N27
YD1L230_adder_eqn = ( YD1_scan_length_byte_counter[9] ) + ( VCC ) + ( YD1L226 );
YD1L230 = CARRY(YD1L230_adder_eqn);


--YD1L233 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~41 at LABCELL_X1_Y2_N30
YD1L233_adder_eqn = ( YD1_scan_length_byte_counter[10] ) + ( VCC ) + ( YD1L230 );
YD1L233 = SUM(YD1L233_adder_eqn);

--YD1L234 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~42 at LABCELL_X1_Y2_N30
YD1L234_adder_eqn = ( YD1_scan_length_byte_counter[10] ) + ( VCC ) + ( YD1L230 );
YD1L234 = CARRY(YD1L234_adder_eqn);


--YD1L237 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~45 at LABCELL_X1_Y2_N33
YD1L237_adder_eqn = ( YD1_scan_length_byte_counter[11] ) + ( VCC ) + ( YD1L234 );
YD1L237 = SUM(YD1L237_adder_eqn);

--YD1L238 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~46 at LABCELL_X1_Y2_N33
YD1L238_adder_eqn = ( YD1_scan_length_byte_counter[11] ) + ( VCC ) + ( YD1L234 );
YD1L238 = CARRY(YD1L238_adder_eqn);


--YD1L241 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~49 at LABCELL_X1_Y2_N39
YD1L241_adder_eqn = ( YD1_scan_length_byte_counter[13] ) + ( VCC ) + ( YD1L250 );
YD1L241 = SUM(YD1L241_adder_eqn);

--YD1L242 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~50 at LABCELL_X1_Y2_N39
YD1L242_adder_eqn = ( YD1_scan_length_byte_counter[13] ) + ( VCC ) + ( YD1L250 );
YD1L242 = CARRY(YD1L242_adder_eqn);


--YD1L245 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~53 at LABCELL_X1_Y2_N42
YD1L245_adder_eqn = ( YD1_scan_length_byte_counter[14] ) + ( VCC ) + ( YD1L242 );
YD1L245 = SUM(YD1L245_adder_eqn);

--YD1L246 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~54 at LABCELL_X1_Y2_N42
YD1L246_adder_eqn = ( YD1_scan_length_byte_counter[14] ) + ( VCC ) + ( YD1L242 );
YD1L246 = CARRY(YD1L246_adder_eqn);


--YD1L249 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~57 at LABCELL_X1_Y2_N36
YD1L249_adder_eqn = ( YD1_scan_length_byte_counter[12] ) + ( VCC ) + ( YD1L238 );
YD1L249 = SUM(YD1L249_adder_eqn);

--YD1L250 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~58 at LABCELL_X1_Y2_N36
YD1L250_adder_eqn = ( YD1_scan_length_byte_counter[12] ) + ( VCC ) + ( YD1L238 );
YD1L250 = CARRY(YD1L250_adder_eqn);


--YD1L253 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~61 at LABCELL_X1_Y2_N54
YD1L253_adder_eqn = ( YD1_scan_length_byte_counter[18] ) + ( VCC ) + ( YD1L266 );
YD1L253 = SUM(YD1L253_adder_eqn);


--YD1L257 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~65 at LABCELL_X1_Y2_N45
YD1L257_adder_eqn = ( YD1_scan_length_byte_counter[15] ) + ( VCC ) + ( YD1L246 );
YD1L257 = SUM(YD1L257_adder_eqn);

--YD1L258 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~66 at LABCELL_X1_Y2_N45
YD1L258_adder_eqn = ( YD1_scan_length_byte_counter[15] ) + ( VCC ) + ( YD1L246 );
YD1L258 = CARRY(YD1L258_adder_eqn);


--YD1L261 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~69 at LABCELL_X1_Y2_N48
YD1L261_adder_eqn = ( YD1_scan_length_byte_counter[16] ) + ( VCC ) + ( YD1L258 );
YD1L261 = SUM(YD1L261_adder_eqn);

--YD1L262 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~70 at LABCELL_X1_Y2_N48
YD1L262_adder_eqn = ( YD1_scan_length_byte_counter[16] ) + ( VCC ) + ( YD1L258 );
YD1L262 = CARRY(YD1L262_adder_eqn);


--YD1L265 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~73 at LABCELL_X1_Y2_N51
YD1L265_adder_eqn = ( YD1_scan_length_byte_counter[17] ) + ( VCC ) + ( YD1L262 );
YD1L265 = SUM(YD1L265_adder_eqn);

--YD1L266 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~74 at LABCELL_X1_Y2_N51
YD1L266_adder_eqn = ( YD1_scan_length_byte_counter[17] ) + ( VCC ) + ( YD1L262 );
YD1L266 = CARRY(YD1L266_adder_eqn);


--MD10_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][69] at FF_X37_Y47_N13
--register power-up is low

MD10_mem[1][69] = DFFEAS(MD10L299, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][69],  ,  , MD10_mem_used[2]);


--MD10_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][65] at FF_X40_Y45_N17
--register power-up is low

MD10_mem[1][65] = DFFEAS(MD10L291, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][65],  ,  , MD10_mem_used[2]);


--MD10_mem[1][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][70] at FF_X37_Y47_N7
--register power-up is low

MD10_mem[1][70] = DFFEAS(MD10L301, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][70],  ,  , MD10_mem_used[2]);


--MD10_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][66] at FF_X37_Y47_N2
--register power-up is low

MD10_mem[1][66] = DFFEAS(MD10L293, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][66],  ,  , MD10_mem_used[2]);


--MD10_mem[1][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][71] at FF_X37_Y47_N23
--register power-up is low

MD10_mem[1][71] = DFFEAS(MD10L303, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][71],  ,  , MD10_mem_used[2]);


--MD10_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][67] at FF_X34_Y47_N1
--register power-up is low

MD10_mem[1][67] = DFFEAS(MD10L295, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][67],  ,  , MD10_mem_used[2]);


--MD10_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][68] at FF_X40_Y45_N58
--register power-up is low

MD10_mem[1][68] = DFFEAS(MD10L297, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][68],  ,  , MD10_mem_used[2]);


--MD10_mem[1][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][64] at FF_X43_Y47_N16
--register power-up is low

MD10_mem[1][64] = DFFEAS(MD10L289, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][64],  ,  , MD10_mem_used[2]);


--MD11_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][68] at FF_X31_Y44_N37
--register power-up is low

MD11_mem[1][68] = DFFEAS(MD11L39, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][68],  ,  , MD11_mem_used[2]);


--MD11_mem[1][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][64] at FF_X31_Y44_N40
--register power-up is low

MD11_mem[1][64] = DFFEAS(MD11L31, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][64],  ,  , MD11_mem_used[2]);


--MD11_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][69] at FF_X31_Y44_N19
--register power-up is low

MD11_mem[1][69] = DFFEAS(MD11L41, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][69],  ,  , MD11_mem_used[2]);


--MD11_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][65] at FF_X31_Y44_N23
--register power-up is low

MD11_mem[1][65] = DFFEAS(MD11L33, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][65],  ,  , MD11_mem_used[2]);


--MD11_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][66] at FF_X31_Y44_N49
--register power-up is low

MD11_mem[1][66] = DFFEAS(MD11L35, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][66],  ,  , MD11_mem_used[2]);


--MD11_mem[1][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][71] at FF_X31_Y44_N52
--register power-up is low

MD11_mem[1][71] = DFFEAS(MD11L45, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][71],  ,  , MD11_mem_used[2]);


--MD11_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][67] at FF_X31_Y44_N43
--register power-up is low

MD11_mem[1][67] = DFFEAS(MD11L37, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][67],  ,  , MD11_mem_used[2]);


--MD11_mem[1][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][70] at FF_X31_Y44_N46
--register power-up is low

MD11_mem[1][70] = DFFEAS(MD11L43, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][70],  ,  , MD11_mem_used[2]);


--MD10_mem[1][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][106] at FF_X40_Y45_N37
--register power-up is low

MD10_mem[1][106] = DFFEAS(MD10L305, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][106],  ,  , MD10_mem_used[2]);


--MD11_mem[1][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][106] at FF_X31_Y44_N1
--register power-up is low

MD11_mem[1][106] = DFFEAS(MD11L47, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L2, MD11_mem[2][106],  ,  , MD11_mem_used[2]);


--MD1_out_payload[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[0] at M10K_X26_Y37_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[0] = MD1_out_payload[0]_PORT_B_data_out_reg[0];

--MD1_out_payload[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[7] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[7] = MD1_out_payload[0]_PORT_B_data_out_reg[7];

--MD1_out_payload[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[6] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[6] = MD1_out_payload[0]_PORT_B_data_out_reg[6];

--MD1_out_payload[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[5] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[5] = MD1_out_payload[0]_PORT_B_data_out_reg[5];

--MD1_out_payload[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[4] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[4] = MD1_out_payload[0]_PORT_B_data_out_reg[4];

--MD1_out_payload[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[3] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[3] = MD1_out_payload[0]_PORT_B_data_out_reg[3];

--MD1_out_payload[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[2] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[2] = MD1_out_payload[0]_PORT_B_data_out_reg[2];

--MD1_out_payload[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_payload[1] at M10K_X26_Y37_N0
MD1_out_payload[0]_PORT_A_data_in = BUS(AE1_src_data[0], AE1_src_data[1], AE1_src_data[2], AE1_src_data[3], AE1_src_data[4], AE1_src_data[5], AE1_src_data[6], AE1_src_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MD1_out_payload[0]_PORT_A_data_in_reg = DFFE(MD1_out_payload[0]_PORT_A_data_in, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_address = BUS(MD1_wr_ptr[0], MD1_wr_ptr[1], MD1_wr_ptr[2], MD1_wr_ptr[3], MD1_wr_ptr[4], MD1_wr_ptr[5]);
MD1_out_payload[0]_PORT_A_address_reg = DFFE(MD1_out_payload[0]_PORT_A_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_address = BUS(MD1L16, MD1L17, MD1L18, MD1L19, MD1L20, MD1L21);
MD1_out_payload[0]_PORT_B_address_reg = DFFE(MD1_out_payload[0]_PORT_B_address, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_A_write_enable = MD1_write;
MD1_out_payload[0]_PORT_A_write_enable_reg = DFFE(MD1_out_payload[0]_PORT_A_write_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_PORT_B_read_enable = VCC;
MD1_out_payload[0]_PORT_B_read_enable_reg = DFFE(MD1_out_payload[0]_PORT_B_read_enable, MD1_out_payload[0]_clock_0, , , );
MD1_out_payload[0]_clock_0 = GLOBAL(A1L335);
MD1_out_payload[0]_clock_enable_0 = MD1_internal_out_ready;
MD1_out_payload[0]_clear_0 = !HE1_altera_reset_synchronizer_int_chain_out;
MD1_out_payload[0]_PORT_B_data_out = MEMORY(MD1_out_payload[0]_PORT_A_data_in_reg, , MD1_out_payload[0]_PORT_A_address_reg, MD1_out_payload[0]_PORT_B_address_reg, MD1_out_payload[0]_PORT_A_write_enable_reg, , , MD1_out_payload[0]_PORT_B_read_enable_reg, , , MD1_out_payload[0]_clock_0, , MD1_out_payload[0]_clock_enable_0, , , , MD1_out_payload[0]_clear_0, );
MD1_out_payload[0]_PORT_B_data_out_reg = DFFE(MD1_out_payload[0]_PORT_B_data_out, MD1_out_payload[0]_clock_0, MD1_out_payload[0]_clear_0, , MD1_out_payload[0]_clock_enable_0);
MD1_out_payload[1] = MD1_out_payload[0]_PORT_B_data_out_reg[1];


--JE1L186 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~1 at MLABCELL_X34_Y42_N3
JE1L186_adder_eqn = ( JE1L408Q ) + ( VCC ) + ( JE1L191 );
JE1L186 = SUM(JE1L186_adder_eqn);

--JE1L187 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~2 at MLABCELL_X34_Y42_N3
JE1L187_adder_eqn = ( JE1L408Q ) + ( VCC ) + ( JE1L191 );
JE1L187 = CARRY(JE1L187_adder_eqn);


--JE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~1 at LABCELL_X33_Y42_N3
JE1L2_adder_eqn = ( JE1L408Q ) + ( GND ) + ( JE1L7 );
JE1L2 = SUM(JE1L2_adder_eqn);

--JE1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~2 at LABCELL_X33_Y42_N3
JE1L3_adder_eqn = ( JE1L408Q ) + ( GND ) + ( JE1L7 );
JE1L3 = CARRY(JE1L3_adder_eqn);


--JE1L190 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~5 at MLABCELL_X34_Y42_N0
JE1L190_adder_eqn = ( JE1L406Q ) + ( VCC ) + ( !VCC );
JE1L190 = SUM(JE1L190_adder_eqn);

--JE1L191 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~6 at MLABCELL_X34_Y42_N0
JE1L191_adder_eqn = ( JE1L406Q ) + ( VCC ) + ( !VCC );
JE1L191 = CARRY(JE1L191_adder_eqn);


--JE1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~5 at LABCELL_X33_Y42_N0
JE1L6_adder_eqn = ( JE1L406Q ) + ( VCC ) + ( !VCC );
JE1L6 = SUM(JE1L6_adder_eqn);

--JE1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~6 at LABCELL_X33_Y42_N0
JE1L7_adder_eqn = ( JE1L406Q ) + ( VCC ) + ( !VCC );
JE1L7 = CARRY(JE1L7_adder_eqn);


--JE1L194 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~9 at MLABCELL_X34_Y42_N9
JE1L194_adder_eqn = ( JE1L412Q ) + ( VCC ) + ( JE1L199 );
JE1L194 = SUM(JE1L194_adder_eqn);

--JE1L195 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~10 at MLABCELL_X34_Y42_N9
JE1L195_adder_eqn = ( JE1L412Q ) + ( VCC ) + ( JE1L199 );
JE1L195 = CARRY(JE1L195_adder_eqn);


--JE1L10 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~9 at LABCELL_X33_Y42_N9
JE1L10_adder_eqn = ( JE1L412Q ) + ( GND ) + ( JE1L15 );
JE1L10 = SUM(JE1L10_adder_eqn);

--JE1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~10 at LABCELL_X33_Y42_N9
JE1L11_adder_eqn = ( JE1L412Q ) + ( GND ) + ( JE1L15 );
JE1L11 = CARRY(JE1L11_adder_eqn);


--JE1L198 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~13 at MLABCELL_X34_Y42_N6
JE1L198_adder_eqn = ( JE1L410Q ) + ( VCC ) + ( JE1L187 );
JE1L198 = SUM(JE1L198_adder_eqn);

--JE1L199 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~14 at MLABCELL_X34_Y42_N6
JE1L199_adder_eqn = ( JE1L410Q ) + ( VCC ) + ( JE1L187 );
JE1L199 = CARRY(JE1L199_adder_eqn);


--JE1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~13 at LABCELL_X33_Y42_N6
JE1L14_adder_eqn = ( JE1L410Q ) + ( GND ) + ( JE1L3 );
JE1L14 = SUM(JE1L14_adder_eqn);

--JE1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~14 at LABCELL_X33_Y42_N6
JE1L15_adder_eqn = ( JE1L410Q ) + ( GND ) + ( JE1L3 );
JE1L15 = CARRY(JE1L15_adder_eqn);


--JE1L202 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~17 at MLABCELL_X34_Y42_N45
JE1L202_adder_eqn = ( JE1_counter[15] ) + ( VCC ) + ( JE1L207 );
JE1L202 = SUM(JE1L202_adder_eqn);


--JE1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~17 at LABCELL_X33_Y42_N45
JE1L18_adder_eqn = ( JE1_counter[15] ) + ( GND ) + ( JE1L23 );
JE1L18 = SUM(JE1L18_adder_eqn);


--JE1L206 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~21 at MLABCELL_X34_Y42_N42
JE1L206_adder_eqn = ( JE1_counter[14] ) + ( VCC ) + ( JE1L211 );
JE1L206 = SUM(JE1L206_adder_eqn);

--JE1L207 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~22 at MLABCELL_X34_Y42_N42
JE1L207_adder_eqn = ( JE1_counter[14] ) + ( VCC ) + ( JE1L211 );
JE1L207 = CARRY(JE1L207_adder_eqn);


--JE1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~21 at LABCELL_X33_Y42_N42
JE1L22_adder_eqn = ( JE1_counter[14] ) + ( GND ) + ( JE1L27 );
JE1L22 = SUM(JE1L22_adder_eqn);

--JE1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~22 at LABCELL_X33_Y42_N42
JE1L23_adder_eqn = ( JE1_counter[14] ) + ( GND ) + ( JE1L27 );
JE1L23 = CARRY(JE1L23_adder_eqn);


--JE1L210 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~25 at MLABCELL_X34_Y42_N39
JE1L210_adder_eqn = ( JE1L426Q ) + ( VCC ) + ( JE1L215 );
JE1L210 = SUM(JE1L210_adder_eqn);

--JE1L211 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~26 at MLABCELL_X34_Y42_N39
JE1L211_adder_eqn = ( JE1L426Q ) + ( VCC ) + ( JE1L215 );
JE1L211 = CARRY(JE1L211_adder_eqn);


--JE1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~25 at LABCELL_X33_Y42_N39
JE1L26_adder_eqn = ( JE1L426Q ) + ( GND ) + ( JE1L31 );
JE1L26 = SUM(JE1L26_adder_eqn);

--JE1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~26 at LABCELL_X33_Y42_N39
JE1L27_adder_eqn = ( JE1L426Q ) + ( GND ) + ( JE1L31 );
JE1L27 = CARRY(JE1L27_adder_eqn);


--JE1L214 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~29 at MLABCELL_X34_Y42_N36
JE1L214_adder_eqn = ( JE1_counter[12] ) + ( VCC ) + ( JE1L219 );
JE1L214 = SUM(JE1L214_adder_eqn);

--JE1L215 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~30 at MLABCELL_X34_Y42_N36
JE1L215_adder_eqn = ( JE1_counter[12] ) + ( VCC ) + ( JE1L219 );
JE1L215 = CARRY(JE1L215_adder_eqn);


--JE1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~29 at LABCELL_X33_Y42_N36
JE1L30_adder_eqn = ( JE1_counter[12] ) + ( GND ) + ( JE1L35 );
JE1L30 = SUM(JE1L30_adder_eqn);

--JE1L31 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~30 at LABCELL_X33_Y42_N36
JE1L31_adder_eqn = ( JE1_counter[12] ) + ( GND ) + ( JE1L35 );
JE1L31 = CARRY(JE1L31_adder_eqn);


--JE1L218 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~33 at MLABCELL_X34_Y42_N33
JE1L218_adder_eqn = ( JE1_counter[11] ) + ( VCC ) + ( JE1L223 );
JE1L218 = SUM(JE1L218_adder_eqn);

--JE1L219 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~34 at MLABCELL_X34_Y42_N33
JE1L219_adder_eqn = ( JE1_counter[11] ) + ( VCC ) + ( JE1L223 );
JE1L219 = CARRY(JE1L219_adder_eqn);


--JE1L34 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~33 at LABCELL_X33_Y42_N33
JE1L34_adder_eqn = ( JE1_counter[11] ) + ( GND ) + ( JE1L39 );
JE1L34 = SUM(JE1L34_adder_eqn);

--JE1L35 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~34 at LABCELL_X33_Y42_N33
JE1L35_adder_eqn = ( JE1_counter[11] ) + ( GND ) + ( JE1L39 );
JE1L35 = CARRY(JE1L35_adder_eqn);


--JE1L222 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~37 at MLABCELL_X34_Y42_N30
JE1L222_adder_eqn = ( JE1L422Q ) + ( VCC ) + ( JE1L227 );
JE1L222 = SUM(JE1L222_adder_eqn);

--JE1L223 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~38 at MLABCELL_X34_Y42_N30
JE1L223_adder_eqn = ( JE1L422Q ) + ( VCC ) + ( JE1L227 );
JE1L223 = CARRY(JE1L223_adder_eqn);


--JE1L38 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~37 at LABCELL_X33_Y42_N30
JE1L38_adder_eqn = ( JE1L422Q ) + ( GND ) + ( JE1L43 );
JE1L38 = SUM(JE1L38_adder_eqn);

--JE1L39 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~38 at LABCELL_X33_Y42_N30
JE1L39_adder_eqn = ( JE1L422Q ) + ( GND ) + ( JE1L43 );
JE1L39 = CARRY(JE1L39_adder_eqn);


--JE1L226 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~41 at MLABCELL_X34_Y42_N27
JE1L226_adder_eqn = ( JE1L420Q ) + ( VCC ) + ( JE1L231 );
JE1L226 = SUM(JE1L226_adder_eqn);

--JE1L227 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~42 at MLABCELL_X34_Y42_N27
JE1L227_adder_eqn = ( JE1L420Q ) + ( VCC ) + ( JE1L231 );
JE1L227 = CARRY(JE1L227_adder_eqn);


--JE1L42 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~41 at LABCELL_X33_Y42_N27
JE1L42_adder_eqn = ( JE1L420Q ) + ( GND ) + ( JE1L47 );
JE1L42 = SUM(JE1L42_adder_eqn);

--JE1L43 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~42 at LABCELL_X33_Y42_N27
JE1L43_adder_eqn = ( JE1L420Q ) + ( GND ) + ( JE1L47 );
JE1L43 = CARRY(JE1L43_adder_eqn);


--JE1L230 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~45 at MLABCELL_X34_Y42_N24
JE1L230_adder_eqn = ( JE1_counter[8] ) + ( VCC ) + ( JE1L235 );
JE1L230 = SUM(JE1L230_adder_eqn);

--JE1L231 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~46 at MLABCELL_X34_Y42_N24
JE1L231_adder_eqn = ( JE1_counter[8] ) + ( VCC ) + ( JE1L235 );
JE1L231 = CARRY(JE1L231_adder_eqn);


--JE1L46 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~45 at LABCELL_X33_Y42_N24
JE1L46_adder_eqn = ( JE1_counter[8] ) + ( GND ) + ( JE1L51 );
JE1L46 = SUM(JE1L46_adder_eqn);

--JE1L47 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~46 at LABCELL_X33_Y42_N24
JE1L47_adder_eqn = ( JE1_counter[8] ) + ( GND ) + ( JE1L51 );
JE1L47 = CARRY(JE1L47_adder_eqn);


--JE1L234 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~49 at MLABCELL_X34_Y42_N21
JE1L234_adder_eqn = ( JE1_counter[7] ) + ( VCC ) + ( JE1L239 );
JE1L234 = SUM(JE1L234_adder_eqn);

--JE1L235 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~50 at MLABCELL_X34_Y42_N21
JE1L235_adder_eqn = ( JE1_counter[7] ) + ( VCC ) + ( JE1L239 );
JE1L235 = CARRY(JE1L235_adder_eqn);


--JE1L50 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~49 at LABCELL_X33_Y42_N21
JE1L50_adder_eqn = ( JE1_counter[7] ) + ( GND ) + ( JE1L55 );
JE1L50 = SUM(JE1L50_adder_eqn);

--JE1L51 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~50 at LABCELL_X33_Y42_N21
JE1L51_adder_eqn = ( JE1_counter[7] ) + ( GND ) + ( JE1L55 );
JE1L51 = CARRY(JE1L51_adder_eqn);


--JE1L238 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~53 at MLABCELL_X34_Y42_N18
JE1L238_adder_eqn = ( JE1_counter[6] ) + ( VCC ) + ( JE1L243 );
JE1L238 = SUM(JE1L238_adder_eqn);

--JE1L239 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~54 at MLABCELL_X34_Y42_N18
JE1L239_adder_eqn = ( JE1_counter[6] ) + ( VCC ) + ( JE1L243 );
JE1L239 = CARRY(JE1L239_adder_eqn);


--JE1L54 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~53 at LABCELL_X33_Y42_N18
JE1L54_adder_eqn = ( JE1_counter[6] ) + ( GND ) + ( JE1L59 );
JE1L54 = SUM(JE1L54_adder_eqn);

--JE1L55 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~54 at LABCELL_X33_Y42_N18
JE1L55_adder_eqn = ( JE1_counter[6] ) + ( GND ) + ( JE1L59 );
JE1L55 = CARRY(JE1L55_adder_eqn);


--JE1L242 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~57 at MLABCELL_X34_Y42_N15
JE1L242_adder_eqn = ( JE1_counter[5] ) + ( VCC ) + ( JE1L247 );
JE1L242 = SUM(JE1L242_adder_eqn);

--JE1L243 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~58 at MLABCELL_X34_Y42_N15
JE1L243_adder_eqn = ( JE1_counter[5] ) + ( VCC ) + ( JE1L247 );
JE1L243 = CARRY(JE1L243_adder_eqn);


--JE1L58 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~57 at LABCELL_X33_Y42_N15
JE1L58_adder_eqn = ( JE1_counter[5] ) + ( GND ) + ( JE1L63 );
JE1L58 = SUM(JE1L58_adder_eqn);

--JE1L59 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~58 at LABCELL_X33_Y42_N15
JE1L59_adder_eqn = ( JE1_counter[5] ) + ( GND ) + ( JE1L63 );
JE1L59 = CARRY(JE1L59_adder_eqn);


--JE1L246 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~61 at MLABCELL_X34_Y42_N12
JE1L246_adder_eqn = ( JE1_counter[4] ) + ( VCC ) + ( JE1L195 );
JE1L246 = SUM(JE1L246_adder_eqn);

--JE1L247 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~62 at MLABCELL_X34_Y42_N12
JE1L247_adder_eqn = ( JE1_counter[4] ) + ( VCC ) + ( JE1L195 );
JE1L247 = CARRY(JE1L247_adder_eqn);


--JE1L62 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~61 at LABCELL_X33_Y42_N12
JE1L62_adder_eqn = ( JE1_counter[4] ) + ( GND ) + ( JE1L11 );
JE1L62 = SUM(JE1L62_adder_eqn);

--JE1L63 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~62 at LABCELL_X33_Y42_N12
JE1L63_adder_eqn = ( JE1_counter[4] ) + ( GND ) + ( JE1L11 );
JE1L63 = CARRY(JE1L63_adder_eqn);


--MD10_mem[0][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][7] at FF_X42_Y47_N59
--register power-up is low

MD10_mem[0][7] = DFFEAS(MD10L24, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][7],  ,  , MD10_mem_used[1]);


--MD10_mem[0][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][39] at FF_X40_Y47_N14
--register power-up is low

MD10_mem[0][39] = DFFEAS(MD10L88, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][39],  ,  , MD10_mem_used[1]);


--MD10_mem[0][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][6] at FF_X40_Y47_N58
--register power-up is low

MD10_mem[0][6] = DFFEAS(MD10L22, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][6],  ,  , MD10_mem_used[1]);


--MD10_mem[0][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][38] at FF_X40_Y47_N44
--register power-up is low

MD10_mem[0][38] = DFFEAS(MD10L86, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][38],  ,  , MD10_mem_used[1]);


--MD10_mem[0][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][5] at FF_X40_Y47_N17
--register power-up is low

MD10_mem[0][5] = DFFEAS(MD10L20, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][5],  ,  , MD10_mem_used[1]);


--MD10_mem[0][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][37] at FF_X40_Y47_N38
--register power-up is low

MD10_mem[0][37] = DFFEAS(MD10L84, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][37],  ,  , MD10_mem_used[1]);


--MD10_mem[0][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][4] at FF_X40_Y47_N32
--register power-up is low

MD10_mem[0][4] = DFFEAS(MD10L18, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][4],  ,  , MD10_mem_used[1]);


--MD10_mem[0][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][36] at FF_X39_Y47_N31
--register power-up is low

MD10_mem[0][36] = DFFEAS(MD10L82, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][36],  ,  , MD10_mem_used[1]);


--MD10_mem[0][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][3] at FF_X39_Y47_N52
--register power-up is low

MD10_mem[0][3] = DFFEAS(MD10L16, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][3],  ,  , MD10_mem_used[1]);


--MD10_mem[0][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][35] at FF_X36_Y47_N52
--register power-up is low

MD10_mem[0][35] = DFFEAS(MD10L80, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][35],  ,  , MD10_mem_used[1]);


--MD10_mem[0][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][2] at FF_X39_Y47_N55
--register power-up is low

MD10_mem[0][2] = DFFEAS(MD10L14, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][2],  ,  , MD10_mem_used[1]);


--MD10_mem[0][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][34] at FF_X39_Y47_N4
--register power-up is low

MD10_mem[0][34] = DFFEAS(MD10L78, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][34],  ,  , MD10_mem_used[1]);


--MD10_mem[0][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][1] at FF_X40_Y47_N41
--register power-up is low

MD10_mem[0][1] = DFFEAS(MD10L12, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][1],  ,  , MD10_mem_used[1]);


--MD10_mem[0][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][33] at FF_X39_Y47_N22
--register power-up is low

MD10_mem[0][33] = DFFEAS(MD10L76, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][33],  ,  , MD10_mem_used[1]);


--AF4L86 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~9 at LABCELL_X40_Y42_N9
AF4L86_adder_eqn = ( AF4L105 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[3])) # (NE2_sop_enable & ((AF4_address_burst[3]))) ) + ( AF4L91 );
AF4L86 = SUM(AF4L86_adder_eqn);

--AF4L87 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~10 at LABCELL_X40_Y42_N9
AF4L87_adder_eqn = ( AF4L105 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[3])) # (NE2_sop_enable & ((AF4_address_burst[3]))) ) + ( AF4L91 );
AF4L87 = CARRY(AF4L87_adder_eqn);


--AF4L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~61 at LABCELL_X40_Y42_N39
AF4L62_adder_eqn = ( AF4L105 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[3])) # (NE2_sop_enable & ((AF4_address_burst[3]))) ) + ( AF4L67 );
AF4L62 = SUM(AF4L62_adder_eqn);

--AF4L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~62 at LABCELL_X40_Y42_N39
AF4L63_adder_eqn = ( AF4L105 ) + ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[3])) # (NE2_sop_enable & ((AF4_address_burst[3]))) ) + ( AF4L67 );
AF4L63 = CARRY(AF4L63_adder_eqn);


--CF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 at LABCELL_X36_Y37_N6
CF2L2_adder_eqn = ( CF2_int_byte_cnt_narrow_reg[2] ) + ( CF2_int_nxt_addr_reg_dly[2] ) + ( CF2L7 );
CF2L2 = SUM(CF2L2_adder_eqn);


--CF3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 at MLABCELL_X39_Y39_N9
CF3L2_adder_eqn = ( CF3_int_byte_cnt_narrow_reg[3] ) + ( CF3_int_nxt_addr_reg_dly[3] ) + ( CF3L7 );
CF3L2 = SUM(CF3L2_adder_eqn);


--NE2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~1 at LABCELL_X37_Y40_N39
NE2L10_adder_eqn = ( AF4L105 ) + ( VCC ) + ( NE2L15 );
NE2L10 = SUM(NE2L10_adder_eqn);


--NE2L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~1 at LABCELL_X36_Y36_N39
NE2L26_adder_eqn = ( NE2L46 ) + ( VCC ) + ( NE2L31 );
NE2L26 = SUM(NE2L26_adder_eqn);


--CF3L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 at MLABCELL_X39_Y39_N6
CF3L6_adder_eqn = ( CF3_int_nxt_addr_reg_dly[2] ) + ( CF3_int_byte_cnt_narrow_reg[2] ) + ( CF3L11 );
CF3L6 = SUM(CF3L6_adder_eqn);

--CF3L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 at MLABCELL_X39_Y39_N6
CF3L7_adder_eqn = ( CF3_int_nxt_addr_reg_dly[2] ) + ( CF3_int_byte_cnt_narrow_reg[2] ) + ( CF3L11 );
CF3L7 = CARRY(CF3L7_adder_eqn);


--NE2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~5 at LABCELL_X37_Y40_N36
NE2L14_adder_eqn = ( AF4L106 ) + ( VCC ) + ( NE2L19 );
NE2L14 = SUM(NE2L14_adder_eqn);

--NE2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~6 at LABCELL_X37_Y40_N36
NE2L15_adder_eqn = ( AF4L106 ) + ( VCC ) + ( NE2L19 );
NE2L15 = CARRY(NE2L15_adder_eqn);


--NE2L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~5 at LABCELL_X36_Y36_N36
NE2L30_adder_eqn = ( NE2L47 ) + ( VCC ) + ( NE2L35 );
NE2L30 = SUM(NE2L30_adder_eqn);

--NE2L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~6 at LABCELL_X36_Y36_N36
NE2L31_adder_eqn = ( NE2L47 ) + ( VCC ) + ( NE2L35 );
NE2L31 = CARRY(NE2L31_adder_eqn);


--RE2L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~1 at LABCELL_X45_Y50_N6
RE2L2_adder_eqn = ( (!RE2_use_reg & ((RE2L53))) # (RE2_use_reg & (RE2_address_reg[2])) ) + ( (RE2L18) # (CF1L61) ) + ( RE2L7 );
RE2L2 = SUM(RE2L2_adder_eqn);


--AF1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~1 at LABCELL_X50_Y50_N6
AF1L2_adder_eqn = ( NE1L40 ) + ( (!NE1_sop_enable & (NC1_h2f_AWADDR[2] & ((!AF1L25)))) # (NE1_sop_enable & (((AF1_address_burst[2])))) ) + ( AF1L7 );
AF1L2 = SUM(AF1L2_adder_eqn);


--AF1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~1 at LABCELL_X50_Y50_N36
AF1L14_adder_eqn = ( (!NE1_sop_enable & ((NC1_h2f_AWADDR[2]))) # (NE1_sop_enable & (AF1_address_burst[2])) ) + ( NE1L40 ) + ( AF1L19 );
AF1L14 = SUM(AF1L14_adder_eqn);


--CF1_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] at FF_X43_Y51_N14
--register power-up is low

CF1_int_bytes_remaining_reg[6] = DFFEAS(CF1L14, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L78,  ,  , CF1_new_burst_reg);


--CF1_int_bytes_remaining_reg[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] at FF_X43_Y51_N17
--register power-up is low

CF1_int_bytes_remaining_reg[7] = DFFEAS(CF1L18, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L80,  ,  , CF1_new_burst_reg);


--CF1_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] at FF_X43_Y51_N2
--register power-up is low

CF1_int_bytes_remaining_reg[2] = DFFEAS(CF1L22, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L62,  ,  , CF1_new_burst_reg);


--CF1_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] at FF_X43_Y51_N5
--register power-up is low

CF1_int_bytes_remaining_reg[3] = DFFEAS(CF1L26, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L66,  ,  , CF1_new_burst_reg);


--CF1_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] at FF_X43_Y51_N8
--register power-up is low

CF1_int_bytes_remaining_reg[4] = DFFEAS(CF1L30, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L69,  ,  , CF1_new_burst_reg);


--CF1_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] at FF_X43_Y51_N11
--register power-up is low

CF1_int_bytes_remaining_reg[5] = DFFEAS(CF1L34, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L73,  ,  , CF1_new_burst_reg);


--CF1_out_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] at FF_X46_Y50_N43
--register power-up is low

CF1_out_burstwrap_reg[2] = DFFEAS(CF1L174, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1L81, ME1L35,  ,  , CF1_new_burst_reg);


--BF1L13 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X43_Y48_N33
BF1L13_adder_eqn = ( (!BF1_burst_uncompress_busy & ((!PE1L2 & ((BF1_burst_uncompress_address_offset[1]))) # (PE1L2 & (MD2_mem[0][37])))) # (BF1_burst_uncompress_busy & (((BF1_burst_uncompress_address_offset[1])))) ) + ( BF1L21 ) + ( BF1L18 );
BF1L13 = SUM(BF1L13_adder_eqn);

--BF1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X43_Y48_N33
BF1L14_adder_eqn = ( (!BF1_burst_uncompress_busy & ((!PE1L2 & ((BF1_burst_uncompress_address_offset[1]))) # (PE1L2 & (MD2_mem[0][37])))) # (BF1_burst_uncompress_busy & (((BF1_burst_uncompress_address_offset[1])))) ) + ( BF1L21 ) + ( BF1L18 );
BF1L14 = CARRY(BF1L14_adder_eqn);


--CF1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 at LABCELL_X46_Y50_N36
CF1L2_adder_eqn = ( CF1_int_nxt_addr_reg_dly[2] ) + ( CF1_int_byte_cnt_narrow_reg[2] ) + ( CF1L7 );
CF1L2 = SUM(CF1L2_adder_eqn);


--NE1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~1 at MLABCELL_X47_Y50_N6
NE1L11_adder_eqn = ( NE1L40 ) + ( VCC ) + ( NE1L16 );
NE1L11 = SUM(NE1L11_adder_eqn);


--NE1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~1 at LABCELL_X48_Y49_N6
NE1L23_adder_eqn = ( NE1L43 ) + ( VCC ) + ( NE1L28 );
NE1L23 = SUM(NE1L23_adder_eqn);


--A1L5393 is Mult14~8 at DSP_X32_Y51_N0
A1L5393 = EQUATION NOT SUPPORTED;

--A1L5394 is Mult14~9 at DSP_X32_Y51_N0
A1L5394 = EQUATION NOT SUPPORTED;

--A1L5395 is Mult14~10 at DSP_X32_Y51_N0
A1L5395 = EQUATION NOT SUPPORTED;

--A1L5396 is Mult14~11 at DSP_X32_Y51_N0
A1L5396 = EQUATION NOT SUPPORTED;

--A1L5397 is Mult14~12 at DSP_X32_Y51_N0
A1L5397 = EQUATION NOT SUPPORTED;

--A1L5398 is Mult14~13 at DSP_X32_Y51_N0
A1L5398 = EQUATION NOT SUPPORTED;

--A1L5399 is Mult14~14 at DSP_X32_Y51_N0
A1L5399 = EQUATION NOT SUPPORTED;

--A1L5400 is Mult14~15 at DSP_X32_Y51_N0
A1L5400 = EQUATION NOT SUPPORTED;

--A1L5401 is Mult14~16 at DSP_X32_Y51_N0
A1L5401 = EQUATION NOT SUPPORTED;

--A1L5402 is Mult14~17 at DSP_X32_Y51_N0
A1L5402 = EQUATION NOT SUPPORTED;

--A1L5403 is Mult14~18 at DSP_X32_Y51_N0
A1L5403 = EQUATION NOT SUPPORTED;

--A1L5404 is Mult14~19 at DSP_X32_Y51_N0
A1L5404 = EQUATION NOT SUPPORTED;


--A1L5051 is Mult12~mac at DSP_X32_Y45_N0
A1L5051 = EQUATION NOT SUPPORTED;

--A1L5036 is Mult12~325 at DSP_X32_Y45_N0
A1L5036 = EQUATION NOT SUPPORTED;

--A1L5037 is Mult12~326 at DSP_X32_Y45_N0
A1L5037 = EQUATION NOT SUPPORTED;

--A1L5038 is Mult12~327 at DSP_X32_Y45_N0
A1L5038 = EQUATION NOT SUPPORTED;

--A1L5039 is Mult12~328 at DSP_X32_Y45_N0
A1L5039 = EQUATION NOT SUPPORTED;

--A1L5040 is Mult12~329 at DSP_X32_Y45_N0
A1L5040 = EQUATION NOT SUPPORTED;

--A1L5041 is Mult12~330 at DSP_X32_Y45_N0
A1L5041 = EQUATION NOT SUPPORTED;

--A1L5042 is Mult12~331 at DSP_X32_Y45_N0
A1L5042 = EQUATION NOT SUPPORTED;

--A1L5043 is Mult12~332 at DSP_X32_Y45_N0
A1L5043 = EQUATION NOT SUPPORTED;

--A1L5044 is Mult12~333 at DSP_X32_Y45_N0
A1L5044 = EQUATION NOT SUPPORTED;

--A1L5045 is Mult12~334 at DSP_X32_Y45_N0
A1L5045 = EQUATION NOT SUPPORTED;

--A1L5046 is Mult12~335 at DSP_X32_Y45_N0
A1L5046 = EQUATION NOT SUPPORTED;

--A1L5047 is Mult12~336 at DSP_X32_Y45_N0
A1L5047 = EQUATION NOT SUPPORTED;

--A1L5048 is Mult12~337 at DSP_X32_Y45_N0
A1L5048 = EQUATION NOT SUPPORTED;

--A1L5049 is Mult12~338 at DSP_X32_Y45_N0
A1L5049 = EQUATION NOT SUPPORTED;

--A1L5050 is Mult12~339 at DSP_X32_Y45_N0
A1L5050 = EQUATION NOT SUPPORTED;


--A1L167 is Add14~38 at LABCELL_X31_Y45_N42
A1L167_adder_eqn = ( A1L5404 ) + ( A1L5049 ) + ( A1L171 );
A1L167 = CARRY(A1L167_adder_eqn);


--A1L194 is Add15~1 at LABCELL_X31_Y41_N45
A1L194_adder_eqn = ( A1L5404 ) + ( A1L5383 ) + ( A1L231 );
A1L194 = SUM(A1L194_adder_eqn);


--A1L198 is Add15~5 at LABCELL_X31_Y41_N0
A1L198_adder_eqn = ( A1L5393 ) + ( A1L5384 ) + ( !VCC );
A1L198 = SUM(A1L198_adder_eqn);

--A1L199 is Add15~6 at LABCELL_X31_Y41_N0
A1L199_adder_eqn = ( A1L5393 ) + ( A1L5384 ) + ( !VCC );
A1L199 = CARRY(A1L199_adder_eqn);


--A1L202 is Add15~9 at LABCELL_X31_Y41_N3
A1L202_adder_eqn = ( A1L5369 ) + ( A1L5394 ) + ( A1L199 );
A1L202 = SUM(A1L202_adder_eqn);

--A1L203 is Add15~10 at LABCELL_X31_Y41_N3
A1L203_adder_eqn = ( A1L5369 ) + ( A1L5394 ) + ( A1L199 );
A1L203 = CARRY(A1L203_adder_eqn);


--A1L206 is Add15~13 at LABCELL_X31_Y41_N6
A1L206_adder_eqn = ( A1L5370 ) + ( A1L5395 ) + ( A1L203 );
A1L206 = SUM(A1L206_adder_eqn);

--A1L207 is Add15~14 at LABCELL_X31_Y41_N6
A1L207_adder_eqn = ( A1L5370 ) + ( A1L5395 ) + ( A1L203 );
A1L207 = CARRY(A1L207_adder_eqn);


--A1L210 is Add15~17 at LABCELL_X31_Y41_N9
A1L210_adder_eqn = ( A1L5371 ) + ( A1L5396 ) + ( A1L207 );
A1L210 = SUM(A1L210_adder_eqn);

--A1L211 is Add15~18 at LABCELL_X31_Y41_N9
A1L211_adder_eqn = ( A1L5371 ) + ( A1L5396 ) + ( A1L207 );
A1L211 = CARRY(A1L211_adder_eqn);


--A1L214 is Add15~21 at LABCELL_X31_Y41_N12
A1L214_adder_eqn = ( A1L5397 ) + ( A1L5372 ) + ( A1L211 );
A1L214 = SUM(A1L214_adder_eqn);

--A1L215 is Add15~22 at LABCELL_X31_Y41_N12
A1L215_adder_eqn = ( A1L5397 ) + ( A1L5372 ) + ( A1L211 );
A1L215 = CARRY(A1L215_adder_eqn);


--A1L218 is Add15~25 at LABCELL_X31_Y41_N15
A1L218_adder_eqn = ( A1L5373 ) + ( A1L5398 ) + ( A1L215 );
A1L218 = SUM(A1L218_adder_eqn);

--A1L219 is Add15~26 at LABCELL_X31_Y41_N15
A1L219_adder_eqn = ( A1L5373 ) + ( A1L5398 ) + ( A1L215 );
A1L219 = CARRY(A1L219_adder_eqn);


--A1L222 is Add15~29 at LABCELL_X31_Y41_N18
A1L222_adder_eqn = ( A1L5374 ) + ( A1L5399 ) + ( A1L219 );
A1L222 = SUM(A1L222_adder_eqn);

--A1L223 is Add15~30 at LABCELL_X31_Y41_N18
A1L223_adder_eqn = ( A1L5374 ) + ( A1L5399 ) + ( A1L219 );
A1L223 = CARRY(A1L223_adder_eqn);


--A1L226 is Add15~33 at LABCELL_X31_Y41_N21
A1L226_adder_eqn = ( A1L5375 ) + ( A1L5400 ) + ( A1L223 );
A1L226 = SUM(A1L226_adder_eqn);

--A1L227 is Add15~34 at LABCELL_X31_Y41_N21
A1L227_adder_eqn = ( A1L5375 ) + ( A1L5400 ) + ( A1L223 );
A1L227 = CARRY(A1L227_adder_eqn);


--YD1_bypass_bit_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6] at FF_X4_Y2_N13
--register power-up is low

YD1_bypass_bit_counter[6] = DFFEAS(YD1L306, A1L5722,  ,  , YD1L305, YD1_offset[6],  ,  , YD1L309);


--YD1_bypass_bit_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4] at FF_X4_Y2_N31
--register power-up is low

YD1_bypass_bit_counter[4] = DFFEAS(YD1L301, A1L5722,  ,  , YD1L305, YD1_offset[4],  ,  , YD1L309);


--YD1_bypass_bit_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5] at FF_X4_Y2_N2
--register power-up is low

YD1_bypass_bit_counter[5] = DFFEAS(YD1L303, A1L5722,  ,  , YD1L305, YD1_offset[5],  ,  , YD1L309);


--YD1_bypass_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2] at FF_X4_Y2_N10
--register power-up is low

YD1_bypass_bit_counter[2] = DFFEAS(YD1L297, A1L5722,  ,  , YD1L305, YD1L510Q,  ,  , YD1L309);


--YD1_bypass_bit_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7] at FF_X7_Y2_N25
--register power-up is low

YD1_bypass_bit_counter[7] = DFFEAS(YD1L308, A1L5722,  ,  , YD1L305, YD1_offset[7],  ,  , YD1L309);


--YD1_bypass_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0] at FF_X4_Y2_N52
--register power-up is low

YD1_bypass_bit_counter[0] = DFFEAS(YD1L293, A1L5722,  ,  , YD1L305, YD1_offset[0],  ,  , YD1L309);


--YD1_bypass_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3] at FF_X4_Y2_N55
--register power-up is low

YD1_bypass_bit_counter[3] = DFFEAS(YD1L299, A1L5722,  ,  , YD1L305, YD1_offset[3],  ,  , YD1L309);


--YD1_bypass_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1] at FF_X4_Y2_N17
--register power-up is low

YD1_bypass_bit_counter[1] = DFFEAS(YD1L295, A1L5722,  ,  , YD1L305, YD1_offset[1],  ,  , YD1L309);


--MD10_mem[2][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][69] at FF_X30_Y45_N1
--register power-up is low

MD10_mem[2][69] = DFFEAS(MD10L448, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][69],  ,  , MD10_mem_used[3]);


--MD10_mem[2][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][65] at FF_X42_Y45_N13
--register power-up is low

MD10_mem[2][65] = DFFEAS(MD10L440, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][65],  ,  , MD10_mem_used[3]);


--MD10_mem[2][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][70] at FF_X37_Y48_N40
--register power-up is low

MD10_mem[2][70] = DFFEAS(MD10L450, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][70],  ,  , MD10_mem_used[3]);


--MD10_mem[2][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][66] at FF_X37_Y48_N43
--register power-up is low

MD10_mem[2][66] = DFFEAS(MD10L442, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][66],  ,  , MD10_mem_used[3]);


--MD10_mem[2][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][71] at FF_X39_Y45_N52
--register power-up is low

MD10_mem[2][71] = DFFEAS(MD10L452, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][71],  ,  , MD10_mem_used[3]);


--MD10_mem[2][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][67] at FF_X39_Y45_N31
--register power-up is low

MD10_mem[2][67] = DFFEAS(MD10L444, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][67],  ,  , MD10_mem_used[3]);


--MD10_mem[2][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][68] at FF_X42_Y45_N19
--register power-up is low

MD10_mem[2][68] = DFFEAS(MD10L446, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][68],  ,  , MD10_mem_used[3]);


--MD10_mem[2][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][64] at FF_X42_Y45_N40
--register power-up is low

MD10_mem[2][64] = DFFEAS(MD10L438, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][64],  ,  , MD10_mem_used[3]);


--MD11_mem[2][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][68] at FF_X30_Y44_N40
--register power-up is low

MD11_mem[2][68] = DFFEAS(MD11L60, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][68],  ,  , MD11_mem_used[3]);


--MD11_mem[2][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][64] at FF_X30_Y44_N55
--register power-up is low

MD11_mem[2][64] = DFFEAS(MD11L52, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][64],  ,  , MD11_mem_used[3]);


--MD11_mem[2][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][69] at FF_X30_Y44_N16
--register power-up is low

MD11_mem[2][69] = DFFEAS(MD11L62, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][69],  ,  , MD11_mem_used[3]);


--MD11_mem[2][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][65] at FF_X30_Y44_N31
--register power-up is low

MD11_mem[2][65] = DFFEAS(MD11L54, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][65],  ,  , MD11_mem_used[3]);


--MD11_mem[2][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][66] at FF_X30_Y44_N4
--register power-up is low

MD11_mem[2][66] = DFFEAS(MD11L56, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][66],  ,  , MD11_mem_used[3]);


--MD11_mem[2][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][71] at FF_X30_Y44_N19
--register power-up is low

MD11_mem[2][71] = DFFEAS(MD11L66, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][71],  ,  , MD11_mem_used[3]);


--MD11_mem[2][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][67] at FF_X30_Y44_N28
--register power-up is low

MD11_mem[2][67] = DFFEAS(MD11L58, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][67],  ,  , MD11_mem_used[3]);


--MD11_mem[2][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][70] at FF_X30_Y44_N43
--register power-up is low

MD11_mem[2][70] = DFFEAS(MD11L64, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][70],  ,  , MD11_mem_used[3]);


--MD10_mem[2][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][106] at FF_X42_Y45_N7
--register power-up is low

MD10_mem[2][106] = DFFEAS(MD10L454, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][106],  ,  , MD10_mem_used[3]);


--MD11_mem[2][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][106] at FF_X30_Y44_N49
--register power-up is low

MD11_mem[2][106] = DFFEAS(MD11L68, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L3, MD11_mem[3][106],  ,  , MD11_mem_used[3]);


--MD10_mem[0][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][15] at FF_X39_Y47_N14
--register power-up is low

MD10_mem[0][15] = DFFEAS(MD10L40, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][15],  ,  , MD10_mem_used[1]);


--MD10_mem[0][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][47] at FF_X39_Y47_N10
--register power-up is low

MD10_mem[0][47] = DFFEAS(MD10L104, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][47],  ,  , MD10_mem_used[1]);


--MD10_mem[0][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][23] at FF_X37_Y45_N5
--register power-up is low

MD10_mem[0][23] = DFFEAS(MD10L56, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][23],  ,  , MD10_mem_used[1]);


--MD10_mem[0][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][55] at FF_X37_Y45_N2
--register power-up is low

MD10_mem[0][55] = DFFEAS(MD10L120, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][55],  ,  , MD10_mem_used[1]);


--MD10_mem[0][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][31] at FF_X37_Y45_N23
--register power-up is low

MD10_mem[0][31] = DFFEAS(MD10L72, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][31],  ,  , MD10_mem_used[1]);


--MD10_mem[0][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][63] at FF_X37_Y45_N53
--register power-up is low

MD10_mem[0][63] = DFFEAS(MD10L136, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][63],  ,  , MD10_mem_used[1]);


--MD10_mem[1][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][7] at FF_X43_Y47_N22
--register power-up is low

MD10_mem[1][7] = DFFEAS(MD10L175, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][7],  ,  , MD10_mem_used[2]);


--MD10_mem[1][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][39] at FF_X40_Y45_N34
--register power-up is low

MD10_mem[1][39] = DFFEAS(MD10L239, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][39],  ,  , MD10_mem_used[2]);


--MD10_mem[0][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][14] at FF_X42_Y47_N14
--register power-up is low

MD10_mem[0][14] = DFFEAS(MD10L38, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][14],  ,  , MD10_mem_used[1]);


--MD10_mem[0][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][46] at FF_X42_Y47_N44
--register power-up is low

MD10_mem[0][46] = DFFEAS(MD10L102, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][46],  ,  , MD10_mem_used[1]);


--MD10_mem[0][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][30] at FF_X37_Y45_N32
--register power-up is low

MD10_mem[0][30] = DFFEAS(MD10L70, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][30],  ,  , MD10_mem_used[1]);


--MD10_mem[0][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][62] at FF_X37_Y45_N35
--register power-up is low

MD10_mem[0][62] = DFFEAS(MD10L134, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][62],  ,  , MD10_mem_used[1]);


--MD10_mem[0][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][22] at FF_X37_Y45_N38
--register power-up is low

MD10_mem[0][22] = DFFEAS(MD10L54, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][22],  ,  , MD10_mem_used[1]);


--MD10_mem[0][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][54] at FF_X37_Y45_N58
--register power-up is low

MD10_mem[0][54] = DFFEAS(MD10L118, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][54],  ,  , MD10_mem_used[1]);


--MD10_mem[1][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][6] at FF_X43_Y47_N49
--register power-up is low

MD10_mem[1][6] = DFFEAS(MD10L173, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][6],  ,  , MD10_mem_used[2]);


--MD10_mem[1][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][38] at FF_X40_Y45_N28
--register power-up is low

MD10_mem[1][38] = DFFEAS(MD10L237, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][38],  ,  , MD10_mem_used[2]);


--MD10_mem[0][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][13] at FF_X40_Y47_N28
--register power-up is low

MD10_mem[0][13] = DFFEAS(MD10L36, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][13],  ,  , MD10_mem_used[1]);


--MD10_mem[0][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][45] at FF_X36_Y47_N46
--register power-up is low

MD10_mem[0][45] = DFFEAS(MD10L100, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][45],  ,  , MD10_mem_used[1]);


--MD10_mem[0][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][29] at FF_X34_Y45_N32
--register power-up is low

MD10_mem[0][29] = DFFEAS(MD10L68, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][29],  ,  , MD10_mem_used[1]);


--MD10_mem[0][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][61] at FF_X34_Y45_N35
--register power-up is low

MD10_mem[0][61] = DFFEAS(MD10L132, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][61],  ,  , MD10_mem_used[1]);


--MD10_mem[0][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][21] at FF_X33_Y47_N35
--register power-up is low

MD10_mem[0][21] = DFFEAS(MD10L52, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][21],  ,  , MD10_mem_used[1]);


--MD10_mem[0][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][53] at FF_X33_Y47_N53
--register power-up is low

MD10_mem[0][53] = DFFEAS(MD10L116, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][53],  ,  , MD10_mem_used[1]);


--MD10_mem[1][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][5] at FF_X43_Y47_N52
--register power-up is low

MD10_mem[1][5] = DFFEAS(MD10L171, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][5],  ,  , MD10_mem_used[2]);


--MD10_mem[1][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][37] at FF_X40_Y45_N7
--register power-up is low

MD10_mem[1][37] = DFFEAS(MD10L235, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][37],  ,  , MD10_mem_used[2]);


--MD10_mem[0][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][12] at FF_X36_Y47_N16
--register power-up is low

MD10_mem[0][12] = DFFEAS(MD10L34, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][12],  ,  , MD10_mem_used[1]);


--MD10_mem[0][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][44] at FF_X42_Y47_N26
--register power-up is low

MD10_mem[0][44] = DFFEAS(MD10L98, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][44],  ,  , MD10_mem_used[1]);


--MD10_mem[0][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][28] at FF_X34_Y45_N38
--register power-up is low

MD10_mem[0][28] = DFFEAS(MD10L66, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][28],  ,  , MD10_mem_used[1]);


--MD10_mem[0][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][60] at FF_X34_Y45_N41
--register power-up is low

MD10_mem[0][60] = DFFEAS(MD10L130, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][60],  ,  , MD10_mem_used[1]);


--MD10_mem[0][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][20] at FF_X33_Y47_N20
--register power-up is low

MD10_mem[0][20] = DFFEAS(MD10L50, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][20],  ,  , MD10_mem_used[1]);


--MD10_mem[0][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][52] at FF_X33_Y47_N23
--register power-up is low

MD10_mem[0][52] = DFFEAS(MD10L114, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][52],  ,  , MD10_mem_used[1]);


--MD10_mem[1][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][4] at FF_X43_Y47_N43
--register power-up is low

MD10_mem[1][4] = DFFEAS(MD10L169, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][4],  ,  , MD10_mem_used[2]);


--MD10_mem[1][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][36] at FF_X40_Y45_N1
--register power-up is low

MD10_mem[1][36] = DFFEAS(MD10L233, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][36],  ,  , MD10_mem_used[2]);


--MD10_mem[0][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][11] at FF_X42_Y47_N17
--register power-up is low

MD10_mem[0][11] = DFFEAS(MD10L32, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][11],  ,  , MD10_mem_used[1]);


--MD10_mem[0][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][43] at FF_X42_Y47_N32
--register power-up is low

MD10_mem[0][43] = DFFEAS(MD10L96, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][43],  ,  , MD10_mem_used[1]);


--MD10_mem[0][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][27] at FF_X34_Y45_N44
--register power-up is low

MD10_mem[0][27] = DFFEAS(MD10L64, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][27],  ,  , MD10_mem_used[1]);


--MD10_mem[0][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][59] at FF_X34_Y45_N47
--register power-up is low

MD10_mem[0][59] = DFFEAS(MD10L128, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][59],  ,  , MD10_mem_used[1]);


--MD10_mem[0][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][19] at FF_X33_Y47_N26
--register power-up is low

MD10_mem[0][19] = DFFEAS(MD10L48, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][19],  ,  , MD10_mem_used[1]);


--MD10_mem[0][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][51] at FF_X33_Y47_N47
--register power-up is low

MD10_mem[0][51] = DFFEAS(MD10L112, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][51],  ,  , MD10_mem_used[1]);


--MD10_mem[1][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][3] at FF_X39_Y46_N53
--register power-up is low

MD10_mem[1][3] = DFFEAS(MD10L167, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][3],  ,  , MD10_mem_used[2]);


--MD10_mem[1][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][35] at FF_X33_Y45_N40
--register power-up is low

MD10_mem[1][35] = DFFEAS(MD10L231, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][35],  ,  , MD10_mem_used[2]);


--MD10_mem[0][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][10] at FF_X39_Y47_N28
--register power-up is low

MD10_mem[0][10] = DFFEAS(MD10L30, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][10],  ,  , MD10_mem_used[1]);


--MD10_mem[0][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][42] at FF_X42_Y47_N40
--register power-up is low

MD10_mem[0][42] = DFFEAS(MD10L94, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][42],  ,  , MD10_mem_used[1]);


--MD10_mem[0][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][26] at FF_X34_Y45_N2
--register power-up is low

MD10_mem[0][26] = DFFEAS(MD10L62, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][26],  ,  , MD10_mem_used[1]);


--MD10_mem[0][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][58] at FF_X34_Y45_N4
--register power-up is low

MD10_mem[0][58] = DFFEAS(MD10L126, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][58],  ,  , MD10_mem_used[1]);


--MD10_mem[0][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][18] at FF_X33_Y47_N38
--register power-up is low

MD10_mem[0][18] = DFFEAS(MD10L46, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][18],  ,  , MD10_mem_used[1]);


--MD10_mem[0][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][50] at FF_X33_Y47_N8
--register power-up is low

MD10_mem[0][50] = DFFEAS(MD10L110, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][50],  ,  , MD10_mem_used[1]);


--MD10_mem[1][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][2] at FF_X40_Y45_N22
--register power-up is low

MD10_mem[1][2] = DFFEAS(MD10L165, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][2],  ,  , MD10_mem_used[2]);


--MD10_mem[1][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][34] at FF_X40_Y45_N52
--register power-up is low

MD10_mem[1][34] = DFFEAS(MD10L229, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][34],  ,  , MD10_mem_used[2]);


--MD10_mem[0][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][9] at FF_X42_Y47_N35
--register power-up is low

MD10_mem[0][9] = DFFEAS(MD10L28, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][9],  ,  , MD10_mem_used[1]);


--MD10_mem[0][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][41] at FF_X42_Y47_N7
--register power-up is low

MD10_mem[0][41] = DFFEAS(MD10L92, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][41],  ,  , MD10_mem_used[1]);


--MD10_mem[0][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][25] at FF_X34_Y45_N56
--register power-up is low

MD10_mem[0][25] = DFFEAS(MD10L60, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][25],  ,  , MD10_mem_used[1]);


--MD10_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][57] at FF_X34_Y45_N59
--register power-up is low

MD10_mem[0][57] = DFFEAS(MD10L124, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][57],  ,  , MD10_mem_used[1]);


--MD10_mem[0][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][17] at FF_X36_Y47_N32
--register power-up is low

MD10_mem[0][17] = DFFEAS(MD10L44, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][17],  ,  , MD10_mem_used[1]);


--MD10_mem[0][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][49] at FF_X36_Y47_N35
--register power-up is low

MD10_mem[0][49] = DFFEAS(MD10L108, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][49],  ,  , MD10_mem_used[1]);


--MD10_mem[1][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][1] at FF_X40_Y45_N43
--register power-up is low

MD10_mem[1][1] = DFFEAS(MD10L163, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][1],  ,  , MD10_mem_used[2]);


--MD10_mem[1][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][33] at FF_X37_Y47_N28
--register power-up is low

MD10_mem[1][33] = DFFEAS(MD10L227, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][33],  ,  , MD10_mem_used[2]);


--AF4L90 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~13 at LABCELL_X40_Y42_N6
AF4L90_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[2])) # (NE2_sop_enable & ((AF4_address_burst[2]))) ) + ( AF4L106 ) + ( AF4L95 );
AF4L90 = SUM(AF4L90_adder_eqn);

--AF4L91 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~14 at LABCELL_X40_Y42_N6
AF4L91_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[2])) # (NE2_sop_enable & ((AF4_address_burst[2]))) ) + ( AF4L106 ) + ( AF4L95 );
AF4L91 = CARRY(AF4L91_adder_eqn);


--AF4L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~65 at LABCELL_X40_Y42_N36
AF4L66_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[2])) # (NE2_sop_enable & ((AF4_address_burst[2]))) ) + ( AF4L106 ) + ( AF4L71 );
AF4L66 = SUM(AF4L66_adder_eqn);

--AF4L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~66 at LABCELL_X40_Y42_N36
AF4L67_adder_eqn = ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[2])) # (NE2_sop_enable & ((AF4_address_burst[2]))) ) + ( AF4L106 ) + ( AF4L71 );
AF4L67 = CARRY(AF4L67_adder_eqn);


--CF4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 at LABCELL_X43_Y39_N9
CF4L2_adder_eqn = ( CF4_int_nxt_addr_reg_dly[3] ) + ( CF4_int_byte_cnt_narrow_reg[3] ) + ( CF4L7 );
CF4L2 = SUM(CF4L2_adder_eqn);


--CF4L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 at LABCELL_X43_Y39_N6
CF4L6_adder_eqn = ( CF4_int_nxt_addr_reg_dly[2] ) + ( CF4_int_byte_cnt_narrow_reg[2] ) + ( CF4L11 );
CF4L6 = SUM(CF4L6_adder_eqn);

--CF4L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 at LABCELL_X43_Y39_N6
CF4L7_adder_eqn = ( CF4_int_nxt_addr_reg_dly[2] ) + ( CF4_int_byte_cnt_narrow_reg[2] ) + ( CF4L11 );
CF4L7 = CARRY(CF4L7_adder_eqn);


--CF2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 at LABCELL_X36_Y37_N3
CF2L6_adder_eqn = ( CF2_int_nxt_addr_reg_dly[1] ) + ( CF2_int_byte_cnt_narrow_reg[1] ) + ( CF2L11 );
CF2L6 = SUM(CF2L6_adder_eqn);

--CF2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 at LABCELL_X36_Y37_N3
CF2L7_adder_eqn = ( CF2_int_nxt_addr_reg_dly[1] ) + ( CF2_int_byte_cnt_narrow_reg[1] ) + ( CF2L11 );
CF2L7 = CARRY(CF2L7_adder_eqn);


--CF3L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 at MLABCELL_X39_Y39_N3
CF3L10_adder_eqn = ( CF3_int_byte_cnt_narrow_reg[1] ) + ( CF3_int_nxt_addr_reg_dly[1] ) + ( CF3L15 );
CF3L10 = SUM(CF3L10_adder_eqn);

--CF3L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 at MLABCELL_X39_Y39_N3
CF3L11_adder_eqn = ( CF3_int_byte_cnt_narrow_reg[1] ) + ( CF3_int_nxt_addr_reg_dly[1] ) + ( CF3L15 );
CF3L11 = CARRY(CF3L11_adder_eqn);


--NE2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~9 at LABCELL_X37_Y40_N33
NE2L18_adder_eqn = ( AF4L107 ) + ( VCC ) + ( NE2L23 );
NE2L18 = SUM(NE2L18_adder_eqn);

--NE2L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~10 at LABCELL_X37_Y40_N33
NE2L19_adder_eqn = ( AF4L107 ) + ( VCC ) + ( NE2L23 );
NE2L19 = CARRY(NE2L19_adder_eqn);


--NE2L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~9 at LABCELL_X36_Y36_N33
NE2L34_adder_eqn = ( NE2L48 ) + ( VCC ) + ( NE2L39 );
NE2L34 = SUM(NE2L34_adder_eqn);

--NE2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~10 at LABCELL_X36_Y36_N33
NE2L35_adder_eqn = ( NE2L48 ) + ( VCC ) + ( NE2L39 );
NE2L35 = CARRY(NE2L35_adder_eqn);


--RE2L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~5 at LABCELL_X45_Y50_N3
RE2L6_adder_eqn = ( (!RE2L20 & (!RE2L21 & (RE2L22 & !RE2L24))) ) + ( RE2L61 ) + ( RE2L11 );
RE2L6 = SUM(RE2L6_adder_eqn);

--RE2L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~6 at LABCELL_X45_Y50_N3
RE2L7_adder_eqn = ( (!RE2L20 & (!RE2L21 & (RE2L22 & !RE2L24))) ) + ( RE2L61 ) + ( RE2L11 );
RE2L7 = CARRY(RE2L7_adder_eqn);


--AF1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~5 at LABCELL_X50_Y50_N3
AF1L6_adder_eqn = ( (!NE1_sop_enable & ((AF1_aligned_address_bits[1]))) # (NE1_sop_enable & (AF1_address_burst[1])) ) + ( NE1L41 ) + ( AF1L11 );
AF1L6 = SUM(AF1L6_adder_eqn);

--AF1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~6 at LABCELL_X50_Y50_N3
AF1L7_adder_eqn = ( (!NE1_sop_enable & ((AF1_aligned_address_bits[1]))) # (NE1_sop_enable & (AF1_address_burst[1])) ) + ( NE1L41 ) + ( AF1L11 );
AF1L7 = CARRY(AF1L7_adder_eqn);


--AF1L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~5 at LABCELL_X50_Y50_N33
AF1L18_adder_eqn = ( (!NE1_sop_enable & ((NC1_h2f_AWADDR[1]))) # (NE1_sop_enable & (AF1_address_burst[1])) ) + ( NE1L41 ) + ( AF1L23 );
AF1L18 = SUM(AF1L18_adder_eqn);

--AF1L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~6 at LABCELL_X50_Y50_N33
AF1L19_adder_eqn = ( (!NE1_sop_enable & ((NC1_h2f_AWADDR[1]))) # (NE1_sop_enable & (AF1_address_burst[1])) ) + ( NE1L41 ) + ( AF1L23 );
AF1L19 = CARRY(AF1L19_adder_eqn);


--BF1L17 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~9 at LABCELL_X43_Y48_N30
BF1L17_adder_eqn = ( (!BF1_burst_uncompress_busy & ((!PE1L2 & ((BF1_burst_uncompress_address_offset[0]))) # (PE1L2 & (MD2_mem[0][36])))) # (BF1_burst_uncompress_busy & (((BF1_burst_uncompress_address_offset[0])))) ) + ( BF1L22 ) + ( !VCC );
BF1L17 = SUM(BF1L17_adder_eqn);

--BF1L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~10 at LABCELL_X43_Y48_N30
BF1L18_adder_eqn = ( (!BF1_burst_uncompress_busy & ((!PE1L2 & ((BF1_burst_uncompress_address_offset[0]))) # (PE1L2 & (MD2_mem[0][36])))) # (BF1_burst_uncompress_busy & (((BF1_burst_uncompress_address_offset[0])))) ) + ( BF1L22 ) + ( !VCC );
BF1L18 = CARRY(BF1L18_adder_eqn);


--CF1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 at LABCELL_X46_Y50_N33
CF1L6_adder_eqn = ( CF1_int_nxt_addr_reg_dly[1] ) + ( CF1_int_byte_cnt_narrow_reg[1] ) + ( CF1L11 );
CF1L6 = SUM(CF1L6_adder_eqn);

--CF1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 at LABCELL_X46_Y50_N33
CF1L7_adder_eqn = ( CF1_int_nxt_addr_reg_dly[1] ) + ( CF1_int_byte_cnt_narrow_reg[1] ) + ( CF1L11 );
CF1L7 = CARRY(CF1L7_adder_eqn);


--NE1L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~5 at MLABCELL_X47_Y50_N3
NE1L15_adder_eqn = ( NE1L41 ) + ( VCC ) + ( NE1L20 );
NE1L15 = SUM(NE1L15_adder_eqn);

--NE1L16 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~6 at MLABCELL_X47_Y50_N3
NE1L16_adder_eqn = ( NE1L41 ) + ( VCC ) + ( NE1L20 );
NE1L16 = CARRY(NE1L16_adder_eqn);


--NE1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~5 at LABCELL_X48_Y49_N3
NE1L27_adder_eqn = ( NE1L44 ) + ( VCC ) + ( NE1L32 );
NE1L27 = SUM(NE1L27_adder_eqn);

--NE1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~6 at LABCELL_X48_Y49_N3
NE1L28_adder_eqn = ( NE1L44 ) + ( VCC ) + ( NE1L32 );
NE1L28 = CARRY(NE1L28_adder_eqn);


--A1L6516Q is line_buffer[2][2][0]~_Duplicate_1 at FF_X34_Y40_N14
--register power-up is low

A1L6516Q = DFFEAS(A1L6515, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6519Q is line_buffer[2][2][1]~_Duplicate_1 at FF_X33_Y39_N2
--register power-up is low

A1L6519Q = DFFEAS(A1L6518, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6522Q is line_buffer[2][2][2]~_Duplicate_1 at FF_X31_Y43_N28
--register power-up is low

A1L6522Q = DFFEAS(A1L6521, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6525Q is line_buffer[2][2][3]~_Duplicate_1 at FF_X31_Y43_N31
--register power-up is low

A1L6525Q = DFFEAS(A1L6524, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6528Q is line_buffer[2][2][4]~_Duplicate_1 at FF_X31_Y43_N16
--register power-up is low

A1L6528Q = DFFEAS(A1L6527, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6531Q is line_buffer[2][2][5]~_Duplicate_1 at FF_X31_Y43_N19
--register power-up is low

A1L6531Q = DFFEAS(A1L6530, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6534Q is line_buffer[2][2][6]~_Duplicate_1 at FF_X34_Y40_N32
--register power-up is low

A1L6534Q = DFFEAS(A1L6533, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6537Q is line_buffer[2][2][7]~_Duplicate_1 at FF_X34_Y40_N26
--register power-up is low

A1L6537Q = DFFEAS(A1L6536, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6485Q is line_buffer[2][1][0]~_Duplicate_2 at FF_X34_Y40_N11
--register power-up is low

A1L6485Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6483,  ,  , VCC);


--A1L6489Q is line_buffer[2][1][1]~_Duplicate_2 at FF_X33_Y39_N5
--register power-up is low

A1L6489Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6487,  ,  , VCC);


--A1L6493Q is line_buffer[2][1][2]~_Duplicate_2 at FF_X31_Y43_N5
--register power-up is low

A1L6493Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6491,  ,  , VCC);


--A1L6497Q is line_buffer[2][1][3]~_Duplicate_2 at FF_X31_Y43_N59
--register power-up is low

A1L6497Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6495,  ,  , VCC);


--A1L6501Q is line_buffer[2][1][4]~_Duplicate_2 at FF_X31_Y43_N41
--register power-up is low

A1L6501Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6499,  ,  , VCC);


--A1L6505Q is line_buffer[2][1][5]~_Duplicate_2 at FF_X31_Y43_N47
--register power-up is low

A1L6505Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6503,  ,  , VCC);


--A1L6509Q is line_buffer[2][1][6]~_Duplicate_2 at FF_X34_Y40_N38
--register power-up is low

A1L6509Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6507,  ,  , VCC);


--A1L6513Q is line_buffer[2][1][7]~_Duplicate_2 at FF_X34_Y40_N59
--register power-up is low

A1L6513Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6511,  ,  , VCC);


--A1L4385 is Mult10~mac at DSP_X32_Y47_N0
A1L4385 = EQUATION NOT SUPPORTED;

--A1L4370 is Mult10~325 at DSP_X32_Y47_N0
A1L4370 = EQUATION NOT SUPPORTED;

--A1L4371 is Mult10~326 at DSP_X32_Y47_N0
A1L4371 = EQUATION NOT SUPPORTED;

--A1L4372 is Mult10~327 at DSP_X32_Y47_N0
A1L4372 = EQUATION NOT SUPPORTED;

--A1L4373 is Mult10~328 at DSP_X32_Y47_N0
A1L4373 = EQUATION NOT SUPPORTED;

--A1L4374 is Mult10~329 at DSP_X32_Y47_N0
A1L4374 = EQUATION NOT SUPPORTED;

--A1L4375 is Mult10~330 at DSP_X32_Y47_N0
A1L4375 = EQUATION NOT SUPPORTED;

--A1L4376 is Mult10~331 at DSP_X32_Y47_N0
A1L4376 = EQUATION NOT SUPPORTED;

--A1L4377 is Mult10~332 at DSP_X32_Y47_N0
A1L4377 = EQUATION NOT SUPPORTED;

--A1L4378 is Mult10~333 at DSP_X32_Y47_N0
A1L4378 = EQUATION NOT SUPPORTED;

--A1L4379 is Mult10~334 at DSP_X32_Y47_N0
A1L4379 = EQUATION NOT SUPPORTED;

--A1L4380 is Mult10~335 at DSP_X32_Y47_N0
A1L4380 = EQUATION NOT SUPPORTED;

--A1L4381 is Mult10~336 at DSP_X32_Y47_N0
A1L4381 = EQUATION NOT SUPPORTED;

--A1L4382 is Mult10~337 at DSP_X32_Y47_N0
A1L4382 = EQUATION NOT SUPPORTED;

--A1L4383 is Mult10~338 at DSP_X32_Y47_N0
A1L4383 = EQUATION NOT SUPPORTED;

--A1L4384 is Mult10~339 at DSP_X32_Y47_N0
A1L4384 = EQUATION NOT SUPPORTED;


--A1L171 is Add14~42 at LABCELL_X31_Y45_N39
A1L171_adder_eqn = ( A1L5404 ) + ( A1L5048 ) + ( A1L175 );
A1L171 = CARRY(A1L171_adder_eqn);


--A1L5384 is Mult13~mac at DSP_X32_Y41_N0
A1L5384 = EQUATION NOT SUPPORTED;

--A1L5369 is Mult13~325 at DSP_X32_Y41_N0
A1L5369 = EQUATION NOT SUPPORTED;

--A1L5370 is Mult13~326 at DSP_X32_Y41_N0
A1L5370 = EQUATION NOT SUPPORTED;

--A1L5371 is Mult13~327 at DSP_X32_Y41_N0
A1L5371 = EQUATION NOT SUPPORTED;

--A1L5372 is Mult13~328 at DSP_X32_Y41_N0
A1L5372 = EQUATION NOT SUPPORTED;

--A1L5373 is Mult13~329 at DSP_X32_Y41_N0
A1L5373 = EQUATION NOT SUPPORTED;

--A1L5374 is Mult13~330 at DSP_X32_Y41_N0
A1L5374 = EQUATION NOT SUPPORTED;

--A1L5375 is Mult13~331 at DSP_X32_Y41_N0
A1L5375 = EQUATION NOT SUPPORTED;

--A1L5376 is Mult13~332 at DSP_X32_Y41_N0
A1L5376 = EQUATION NOT SUPPORTED;

--A1L5377 is Mult13~333 at DSP_X32_Y41_N0
A1L5377 = EQUATION NOT SUPPORTED;

--A1L5378 is Mult13~334 at DSP_X32_Y41_N0
A1L5378 = EQUATION NOT SUPPORTED;

--A1L5379 is Mult13~335 at DSP_X32_Y41_N0
A1L5379 = EQUATION NOT SUPPORTED;

--A1L5380 is Mult13~336 at DSP_X32_Y41_N0
A1L5380 = EQUATION NOT SUPPORTED;

--A1L5381 is Mult13~337 at DSP_X32_Y41_N0
A1L5381 = EQUATION NOT SUPPORTED;

--A1L5382 is Mult13~338 at DSP_X32_Y41_N0
A1L5382 = EQUATION NOT SUPPORTED;

--A1L5383 is Mult13~339 at DSP_X32_Y41_N0
A1L5383 = EQUATION NOT SUPPORTED;


--A1L231 is Add15~38 at LABCELL_X31_Y41_N42
A1L231_adder_eqn = ( A1L5404 ) + ( A1L5382 ) + ( A1L235 );
A1L231 = CARRY(A1L231_adder_eqn);


--YD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~1 at LABCELL_X7_Y2_N18
YD1L2_adder_eqn = ( YD1_bypass_bit_counter[6] ) + ( VCC ) + ( YD1L11 );
YD1L2 = SUM(YD1L2_adder_eqn);

--YD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~2 at LABCELL_X7_Y2_N18
YD1L3_adder_eqn = ( YD1_bypass_bit_counter[6] ) + ( VCC ) + ( YD1L11 );
YD1L3 = CARRY(YD1L3_adder_eqn);


--YD1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~5 at LABCELL_X7_Y2_N12
YD1L6_adder_eqn = ( YD1_bypass_bit_counter[4] ) + ( VCC ) + ( YD1L27 );
YD1L6 = SUM(YD1L6_adder_eqn);

--YD1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~6 at LABCELL_X7_Y2_N12
YD1L7_adder_eqn = ( YD1_bypass_bit_counter[4] ) + ( VCC ) + ( YD1L27 );
YD1L7 = CARRY(YD1L7_adder_eqn);


--YD1L10 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~9 at LABCELL_X7_Y2_N15
YD1L10_adder_eqn = ( YD1_bypass_bit_counter[5] ) + ( VCC ) + ( YD1L7 );
YD1L10 = SUM(YD1L10_adder_eqn);

--YD1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~10 at LABCELL_X7_Y2_N15
YD1L11_adder_eqn = ( YD1_bypass_bit_counter[5] ) + ( VCC ) + ( YD1L7 );
YD1L11 = CARRY(YD1L11_adder_eqn);


--YD1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~13 at LABCELL_X7_Y2_N6
YD1L14_adder_eqn = ( YD1_bypass_bit_counter[2] ) + ( VCC ) + ( YD1L31 );
YD1L14 = SUM(YD1L14_adder_eqn);

--YD1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~14 at LABCELL_X7_Y2_N6
YD1L15_adder_eqn = ( YD1_bypass_bit_counter[2] ) + ( VCC ) + ( YD1L31 );
YD1L15 = CARRY(YD1L15_adder_eqn);


--YD1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~17 at LABCELL_X7_Y2_N21
YD1L18_adder_eqn = ( YD1_bypass_bit_counter[7] ) + ( VCC ) + ( YD1L3 );
YD1L18 = SUM(YD1L18_adder_eqn);


--YD1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~21 at LABCELL_X7_Y2_N0
YD1L22_adder_eqn = ( YD1_bypass_bit_counter[0] ) + ( VCC ) + ( !VCC );
YD1L22 = SUM(YD1L22_adder_eqn);

--YD1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~22 at LABCELL_X7_Y2_N0
YD1L23_adder_eqn = ( YD1_bypass_bit_counter[0] ) + ( VCC ) + ( !VCC );
YD1L23 = CARRY(YD1L23_adder_eqn);


--YD1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~25 at LABCELL_X7_Y2_N9
YD1L26_adder_eqn = ( YD1_bypass_bit_counter[3] ) + ( VCC ) + ( YD1L15 );
YD1L26 = SUM(YD1L26_adder_eqn);

--YD1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~26 at LABCELL_X7_Y2_N9
YD1L27_adder_eqn = ( YD1_bypass_bit_counter[3] ) + ( VCC ) + ( YD1L15 );
YD1L27 = CARRY(YD1L27_adder_eqn);


--YD1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~29 at LABCELL_X7_Y2_N3
YD1L30_adder_eqn = ( YD1_bypass_bit_counter[1] ) + ( VCC ) + ( YD1L23 );
YD1L30 = SUM(YD1L30_adder_eqn);

--YD1L31 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~30 at LABCELL_X7_Y2_N3
YD1L31_adder_eqn = ( YD1_bypass_bit_counter[1] ) + ( VCC ) + ( YD1L23 );
YD1L31 = CARRY(YD1L31_adder_eqn);


--MD10_mem[3][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][69] at FF_X35_Y47_N25
--register power-up is low

MD10_mem[3][69] = DFFEAS(MD10L597, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][69],  ,  , MD10_mem_used[4]);


--MD10_mem[3][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][65] at FF_X37_Y46_N4
--register power-up is low

MD10_mem[3][65] = DFFEAS(MD10L589, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][65],  ,  , MD10_mem_used[4]);


--MD10_mem[3][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][70] at FF_X37_Y46_N10
--register power-up is low

MD10_mem[3][70] = DFFEAS(MD10L599, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][70],  ,  , MD10_mem_used[4]);


--MD10_mem[3][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][66] at FF_X35_Y47_N46
--register power-up is low

MD10_mem[3][66] = DFFEAS(MD10L591, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][66],  ,  , MD10_mem_used[4]);


--MD10_mem[3][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][71] at FF_X36_Y44_N52
--register power-up is low

MD10_mem[3][71] = DFFEAS(MD10L601, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][71],  ,  , MD10_mem_used[4]);


--MD10_mem[3][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][67] at FF_X35_Y47_N52
--register power-up is low

MD10_mem[3][67] = DFFEAS(MD10L593, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][67],  ,  , MD10_mem_used[4]);


--MD10_mem[3][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][68] at FF_X36_Y44_N19
--register power-up is low

MD10_mem[3][68] = DFFEAS(MD10L595, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][68],  ,  , MD10_mem_used[4]);


--MD10_mem[3][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][64] at FF_X42_Y44_N53
--register power-up is low

MD10_mem[3][64] = DFFEAS(MD10L587, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][64],  ,  , MD10_mem_used[4]);


--MD11_mem[3][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][68] at FF_X29_Y44_N37
--register power-up is low

MD11_mem[3][68] = DFFEAS(MD11L81, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][68],  ,  , MD11_mem_used[4]);


--MD11_mem[3][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][64] at FF_X29_Y44_N34
--register power-up is low

MD11_mem[3][64] = DFFEAS(MD11L73, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][64],  ,  , MD11_mem_used[4]);


--MD11_mem[3][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][69] at FF_X29_Y44_N1
--register power-up is low

MD11_mem[3][69] = DFFEAS(MD11L83, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][69],  ,  , MD11_mem_used[4]);


--MD11_mem[3][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][65] at FF_X29_Y44_N4
--register power-up is low

MD11_mem[3][65] = DFFEAS(MD11L75, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][65],  ,  , MD11_mem_used[4]);


--MD11_mem[3][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][66] at FF_X29_Y44_N19
--register power-up is low

MD11_mem[3][66] = DFFEAS(MD11L77, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][66],  ,  , MD11_mem_used[4]);


--MD11_mem[3][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][71] at FF_X29_Y44_N22
--register power-up is low

MD11_mem[3][71] = DFFEAS(MD11L87, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][71],  ,  , MD11_mem_used[4]);


--MD11_mem[3][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][67] at FF_X29_Y44_N25
--register power-up is low

MD11_mem[3][67] = DFFEAS(MD11L79, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][67],  ,  , MD11_mem_used[4]);


--MD11_mem[3][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][70] at FF_X29_Y44_N28
--register power-up is low

MD11_mem[3][70] = DFFEAS(MD11L85, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][70],  ,  , MD11_mem_used[4]);


--MD10_mem[3][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][106] at FF_X42_Y44_N55
--register power-up is low

MD10_mem[3][106] = DFFEAS(MD10L603, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][106],  ,  , MD10_mem_used[4]);


--MD11_mem[3][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][106] at FF_X29_Y44_N43
--register power-up is low

MD11_mem[3][106] = DFFEAS(MD11L89, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L4, MD11_mem[4][106],  ,  , MD11_mem_used[4]);


--MD10_mem[1][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][15] at FF_X37_Y47_N46
--register power-up is low

MD10_mem[1][15] = DFFEAS(MD10L191, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][15],  ,  , MD10_mem_used[2]);


--MD10_mem[1][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][47] at FF_X36_Y45_N52
--register power-up is low

MD10_mem[1][47] = DFFEAS(MD10L255, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][47],  ,  , MD10_mem_used[2]);


--MD10_mem[1][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][23] at FF_X34_Y47_N58
--register power-up is low

MD10_mem[1][23] = DFFEAS(MD10L207, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][23],  ,  , MD10_mem_used[2]);


--MD10_mem[1][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][55] at FF_X36_Y45_N43
--register power-up is low

MD10_mem[1][55] = DFFEAS(MD10L271, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][55],  ,  , MD10_mem_used[2]);


--MD10_mem[1][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][31] at FF_X34_Y47_N16
--register power-up is low

MD10_mem[1][31] = DFFEAS(MD10L223, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][31],  ,  , MD10_mem_used[2]);


--MD10_mem[1][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][63] at FF_X43_Y47_N41
--register power-up is low

MD10_mem[1][63] = DFFEAS(MD10L287, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][63],  ,  , MD10_mem_used[2]);


--MD10_mem[2][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][7] at FF_X46_Y47_N40
--register power-up is low

MD10_mem[2][7] = DFFEAS(MD10L324, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][7],  ,  , MD10_mem_used[3]);


--MD10_mem[2][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][39] at FF_X42_Y45_N1
--register power-up is low

MD10_mem[2][39] = DFFEAS(MD10L388, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][39],  ,  , MD10_mem_used[3]);


--MD10_mem[1][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][14] at FF_X34_Y47_N7
--register power-up is low

MD10_mem[1][14] = DFFEAS(MD10L189, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][14],  ,  , MD10_mem_used[2]);


--MD10_mem[1][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][46] at FF_X36_Y45_N13
--register power-up is low

MD10_mem[1][46] = DFFEAS(MD10L253, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][46],  ,  , MD10_mem_used[2]);


--MD10_mem[1][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][30] at FF_X34_Y47_N49
--register power-up is low

MD10_mem[1][30] = DFFEAS(MD10L221, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][30],  ,  , MD10_mem_used[2]);


--MD10_mem[1][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][62] at FF_X36_Y45_N34
--register power-up is low

MD10_mem[1][62] = DFFEAS(MD10L285, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][62],  ,  , MD10_mem_used[2]);


--MD10_mem[1][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][22] at FF_X31_Y47_N40
--register power-up is low

MD10_mem[1][22] = DFFEAS(MD10L205, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][22],  ,  , MD10_mem_used[2]);


--MD10_mem[1][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][54] at FF_X29_Y45_N37
--register power-up is low

MD10_mem[1][54] = DFFEAS(MD10L269, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][54],  ,  , MD10_mem_used[2]);


--MD10_mem[2][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][6] at FF_X46_Y47_N19
--register power-up is low

MD10_mem[2][6] = DFFEAS(MD10L322, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][6],  ,  , MD10_mem_used[3]);


--MD10_mem[2][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][38] at FF_X42_Y45_N34
--register power-up is low

MD10_mem[2][38] = DFFEAS(MD10L386, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][38],  ,  , MD10_mem_used[3]);


--MD10_mem[1][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][13] at FF_X31_Y47_N31
--register power-up is low

MD10_mem[1][13] = DFFEAS(MD10L187, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][13],  ,  , MD10_mem_used[2]);


--MD10_mem[1][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][45] at FF_X43_Y47_N59
--register power-up is low

MD10_mem[1][45] = DFFEAS(MD10L251, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][45],  ,  , MD10_mem_used[2]);


--MD10_mem[1][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][29] at FF_X31_Y47_N1
--register power-up is low

MD10_mem[1][29] = DFFEAS(MD10L219, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][29],  ,  , MD10_mem_used[2]);


--MD10_mem[1][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][61] at FF_X36_Y45_N37
--register power-up is low

MD10_mem[1][61] = DFFEAS(MD10L283, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][61],  ,  , MD10_mem_used[2]);


--MD10_mem[1][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][21] at FF_X31_Y47_N22
--register power-up is low

MD10_mem[1][21] = DFFEAS(MD10L203, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][21],  ,  , MD10_mem_used[2]);


--MD10_mem[1][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][53] at FF_X36_Y45_N58
--register power-up is low

MD10_mem[1][53] = DFFEAS(MD10L267, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][53],  ,  , MD10_mem_used[2]);


--MD10_mem[2][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][5] at FF_X46_Y47_N28
--register power-up is low

MD10_mem[2][5] = DFFEAS(MD10L320, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][5],  ,  , MD10_mem_used[3]);


--MD10_mem[2][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][37] at FF_X42_Y45_N52
--register power-up is low

MD10_mem[2][37] = DFFEAS(MD10L384, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][37],  ,  , MD10_mem_used[3]);


--MD10_mem[1][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][12] at FF_X34_Y47_N22
--register power-up is low

MD10_mem[1][12] = DFFEAS(MD10L185, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][12],  ,  , MD10_mem_used[2]);


--MD10_mem[1][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][44] at FF_X36_Y45_N1
--register power-up is low

MD10_mem[1][44] = DFFEAS(MD10L249, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][44],  ,  , MD10_mem_used[2]);


--MD10_mem[1][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][28] at FF_X31_Y47_N49
--register power-up is low

MD10_mem[1][28] = DFFEAS(MD10L217, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][28],  ,  , MD10_mem_used[2]);


--MD10_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][60] at FF_X36_Y45_N22
--register power-up is low

MD10_mem[1][60] = DFFEAS(MD10L281, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][60],  ,  , MD10_mem_used[2]);


--MD10_mem[1][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][20] at FF_X34_Y47_N38
--register power-up is low

MD10_mem[1][20] = DFFEAS(MD10L201, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][20],  ,  , MD10_mem_used[2]);


--MD10_mem[1][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][52] at FF_X33_Y45_N34
--register power-up is low

MD10_mem[1][52] = DFFEAS(MD10L265, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][52],  ,  , MD10_mem_used[2]);


--MD10_mem[2][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][4] at FF_X46_Y47_N31
--register power-up is low

MD10_mem[2][4] = DFFEAS(MD10L318, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][4],  ,  , MD10_mem_used[3]);


--MD10_mem[2][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][36] at FF_X42_Y45_N46
--register power-up is low

MD10_mem[2][36] = DFFEAS(MD10L382, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][36],  ,  , MD10_mem_used[3]);


--MD10_mem[1][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][11] at FF_X34_Y47_N40
--register power-up is low

MD10_mem[1][11] = DFFEAS(MD10L183, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][11],  ,  , MD10_mem_used[2]);


--MD10_mem[1][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][43] at FF_X36_Y45_N28
--register power-up is low

MD10_mem[1][43] = DFFEAS(MD10L247, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][43],  ,  , MD10_mem_used[2]);


--MD10_mem[1][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][27] at FF_X34_Y47_N44
--register power-up is low

MD10_mem[1][27] = DFFEAS(MD10L215, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][27],  ,  , MD10_mem_used[2]);


--MD10_mem[1][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][59] at FF_X34_Y47_N25
--register power-up is low

MD10_mem[1][59] = DFFEAS(MD10L279, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][59],  ,  , MD10_mem_used[2]);


--MD10_mem[1][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][19] at FF_X31_Y47_N58
--register power-up is low

MD10_mem[1][19] = DFFEAS(MD10L199, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][19],  ,  , MD10_mem_used[2]);


--MD10_mem[1][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][51] at FF_X31_Y47_N28
--register power-up is low

MD10_mem[1][51] = DFFEAS(MD10L263, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][51],  ,  , MD10_mem_used[2]);


--MD10_mem[2][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][3] at FF_X39_Y45_N1
--register power-up is low

MD10_mem[2][3] = DFFEAS(MD10L316, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][3],  ,  , MD10_mem_used[3]);


--MD10_mem[2][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][35] at FF_X39_Y45_N46
--register power-up is low

MD10_mem[2][35] = DFFEAS(MD10L380, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][35],  ,  , MD10_mem_used[3]);


--MD10_mem[1][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][10] at FF_X31_Y47_N7
--register power-up is low

MD10_mem[1][10] = DFFEAS(MD10L181, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][10],  ,  , MD10_mem_used[2]);


--MD10_mem[1][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][42] at FF_X36_Y45_N7
--register power-up is low

MD10_mem[1][42] = DFFEAS(MD10L245, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][42],  ,  , MD10_mem_used[2]);


--MD10_mem[1][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][26] at FF_X33_Y45_N13
--register power-up is low

MD10_mem[1][26] = DFFEAS(MD10L213, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][26],  ,  , MD10_mem_used[2]);


--MD10_mem[1][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][58] at FF_X43_Y47_N1
--register power-up is low

MD10_mem[1][58] = DFFEAS(MD10L277, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][58],  ,  , MD10_mem_used[2]);


--MD10_mem[1][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][18] at FF_X31_Y47_N16
--register power-up is low

MD10_mem[1][18] = DFFEAS(MD10L197, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][18],  ,  , MD10_mem_used[2]);


--MD10_mem[1][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][50] at FF_X31_Y47_N55
--register power-up is low

MD10_mem[1][50] = DFFEAS(MD10L261, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][50],  ,  , MD10_mem_used[2]);


--MD10_mem[2][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][2] at FF_X42_Y45_N28
--register power-up is low

MD10_mem[2][2] = DFFEAS(MD10L314, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][2],  ,  , MD10_mem_used[3]);


--MD10_mem[2][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][34] at FF_X39_Y45_N28
--register power-up is low

MD10_mem[2][34] = DFFEAS(MD10L378, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][34],  ,  , MD10_mem_used[3]);


--MD10_mem[1][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][9] at FF_X43_Y47_N8
--register power-up is low

MD10_mem[1][9] = DFFEAS(MD10L179, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][9],  ,  , MD10_mem_used[2]);


--MD10_mem[1][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][41] at FF_X43_Y47_N28
--register power-up is low

MD10_mem[1][41] = DFFEAS(MD10L243, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][41],  ,  , MD10_mem_used[2]);


--MD10_mem[1][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][25] at FF_X31_Y47_N10
--register power-up is low

MD10_mem[1][25] = DFFEAS(MD10L211, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][25],  ,  , MD10_mem_used[2]);


--MD10_mem[1][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][57] at FF_X33_Y45_N19
--register power-up is low

MD10_mem[1][57] = DFFEAS(MD10L275, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][57],  ,  , MD10_mem_used[2]);


--MD10_mem[1][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][17] at FF_X31_Y47_N43
--register power-up is low

MD10_mem[1][17] = DFFEAS(MD10L195, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][17],  ,  , MD10_mem_used[2]);


--MD10_mem[1][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][49] at FF_X37_Y47_N41
--register power-up is low

MD10_mem[1][49] = DFFEAS(MD10L259, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][49],  ,  , MD10_mem_used[2]);


--MD10_mem[2][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][1] at FF_X42_Y45_N58
--register power-up is low

MD10_mem[2][1] = DFFEAS(MD10L312, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][1],  ,  , MD10_mem_used[3]);


--MD10_mem[2][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][33] at FF_X37_Y48_N4
--register power-up is low

MD10_mem[2][33] = DFFEAS(MD10L376, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][33],  ,  , MD10_mem_used[3]);


--AF4L94 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~17 at LABCELL_X40_Y42_N3
AF4L94_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[1]))) # (NE2_sop_enable & (AF4_address_burst[1])) ) + ( AF4L107 ) + ( AF4L99 );
AF4L94 = SUM(AF4L94_adder_eqn);

--AF4L95 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~18 at LABCELL_X40_Y42_N3
AF4L95_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[1]))) # (NE2_sop_enable & (AF4_address_burst[1])) ) + ( AF4L107 ) + ( AF4L99 );
AF4L95 = CARRY(AF4L95_adder_eqn);


--AF4L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~69 at LABCELL_X40_Y42_N33
AF4L70_adder_eqn = ( (!NE2_sop_enable & ((AF4_aligned_address_bits[1]))) # (NE2_sop_enable & (AF4_address_burst[1])) ) + ( AF4L107 ) + ( AF4L75 );
AF4L70 = SUM(AF4L70_adder_eqn);

--AF4L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~70 at LABCELL_X40_Y42_N33
AF4L71_adder_eqn = ( (!NE2_sop_enable & ((AF4_aligned_address_bits[1]))) # (NE2_sop_enable & (AF4_address_burst[1])) ) + ( AF4L107 ) + ( AF4L75 );
AF4L71 = CARRY(AF4L71_adder_eqn);


--CF4L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 at LABCELL_X43_Y39_N3
CF4L10_adder_eqn = ( CF4_int_byte_cnt_narrow_reg[1] ) + ( CF4_int_nxt_addr_reg_dly[1] ) + ( CF4L15 );
CF4L10 = SUM(CF4L10_adder_eqn);

--CF4L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 at LABCELL_X43_Y39_N3
CF4L11_adder_eqn = ( CF4_int_byte_cnt_narrow_reg[1] ) + ( CF4_int_nxt_addr_reg_dly[1] ) + ( CF4L15 );
CF4L11 = CARRY(CF4L11_adder_eqn);


--CF2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 at LABCELL_X36_Y37_N0
CF2L10_adder_eqn = ( CF2_int_nxt_addr_reg_dly[0] ) + ( CF2_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF2L10 = SUM(CF2L10_adder_eqn);

--CF2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 at LABCELL_X36_Y37_N0
CF2L11_adder_eqn = ( CF2_int_nxt_addr_reg_dly[0] ) + ( CF2_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF2L11 = CARRY(CF2L11_adder_eqn);


--CF3L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 at MLABCELL_X39_Y39_N0
CF3L14_adder_eqn = ( CF3_int_nxt_addr_reg_dly[0] ) + ( CF3_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF3L14 = SUM(CF3L14_adder_eqn);

--CF3L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 at MLABCELL_X39_Y39_N0
CF3L15_adder_eqn = ( CF3_int_nxt_addr_reg_dly[0] ) + ( CF3_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF3L15 = CARRY(CF3L15_adder_eqn);


--NE2L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~13 at LABCELL_X37_Y40_N30
NE2L22_adder_eqn = ( AF4L108 ) + ( VCC ) + ( !VCC );
NE2L22 = SUM(NE2L22_adder_eqn);

--NE2L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add4~14 at LABCELL_X37_Y40_N30
NE2L23_adder_eqn = ( AF4L108 ) + ( VCC ) + ( !VCC );
NE2L23 = CARRY(NE2L23_adder_eqn);


--NE2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~13 at LABCELL_X36_Y36_N30
NE2L38_adder_eqn = ( NE2L49 ) + ( VCC ) + ( !VCC );
NE2L38 = SUM(NE2L38_adder_eqn);

--NE2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add5~14 at LABCELL_X36_Y36_N30
NE2L39_adder_eqn = ( NE2L49 ) + ( VCC ) + ( !VCC );
NE2L39 = CARRY(NE2L39_adder_eqn);


--RE2L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~9 at LABCELL_X45_Y50_N0
RE2L10_adder_eqn = ( (!RE2L20 & (!RE2L21 & (RE2L23 & !RE2L24))) ) + ( RE2L59 ) + ( !VCC );
RE2L10 = SUM(RE2L10_adder_eqn);

--RE2L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add1~10 at LABCELL_X45_Y50_N0
RE2L11_adder_eqn = ( (!RE2L20 & (!RE2L21 & (RE2L23 & !RE2L24))) ) + ( RE2L59 ) + ( !VCC );
RE2L11 = CARRY(RE2L11_adder_eqn);


--AF1L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~9 at LABCELL_X50_Y50_N0
AF1L10_adder_eqn = ( NE1L42 ) + ( (!NE1_sop_enable & (NC1_h2f_AWADDR[0] & ((NE1L42)))) # (NE1_sop_enable & (((AF1_address_burst[0])))) ) + ( !VCC );
AF1L10 = SUM(AF1L10_adder_eqn);

--AF1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~10 at LABCELL_X50_Y50_N0
AF1L11_adder_eqn = ( NE1L42 ) + ( (!NE1_sop_enable & (NC1_h2f_AWADDR[0] & ((NE1L42)))) # (NE1_sop_enable & (((AF1_address_burst[0])))) ) + ( !VCC );
AF1L11 = CARRY(AF1L11_adder_eqn);


--AF1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~9 at LABCELL_X50_Y50_N30
AF1L22_adder_eqn = ( (!NE1_sop_enable & ((NC1_h2f_AWADDR[0]))) # (NE1_sop_enable & (AF1_address_burst[0])) ) + ( NE1L42 ) + ( !VCC );
AF1L22 = SUM(AF1L22_adder_eqn);

--AF1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~10 at LABCELL_X50_Y50_N30
AF1L23_adder_eqn = ( (!NE1_sop_enable & ((NC1_h2f_AWADDR[0]))) # (NE1_sop_enable & (AF1_address_burst[0])) ) + ( NE1L42 ) + ( !VCC );
AF1L23 = CARRY(AF1L23_adder_eqn);


--CF1_out_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1] at FF_X46_Y50_N16
--register power-up is low

CF1_out_addr_reg[1] = DFFEAS(CF1L167, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L61,  ,  , CF1_new_burst_reg);


--CF1_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] at FF_X46_Y50_N19
--register power-up is low

CF1_int_nxt_addr_reg_dly[1] = DFFEAS(CF1_int_nxt_addr_with_offset[1], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, AF2_out_data[1],  ,  , CF1_new_burst_reg);


--CF1L10 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 at LABCELL_X46_Y50_N30
CF1L10_adder_eqn = ( CF1_int_nxt_addr_reg_dly[0] ) + ( CF1_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF1L10 = SUM(CF1L10_adder_eqn);

--CF1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 at LABCELL_X46_Y50_N30
CF1L11_adder_eqn = ( CF1_int_nxt_addr_reg_dly[0] ) + ( CF1_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF1L11 = CARRY(CF1L11_adder_eqn);


--NE1L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~9 at MLABCELL_X47_Y50_N0
NE1L19_adder_eqn = ( NE1L42 ) + ( VCC ) + ( !VCC );
NE1L19 = SUM(NE1L19_adder_eqn);

--NE1L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add4~10 at MLABCELL_X47_Y50_N0
NE1L20_adder_eqn = ( NE1L42 ) + ( VCC ) + ( !VCC );
NE1L20 = CARRY(NE1L20_adder_eqn);


--NE1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~9 at LABCELL_X48_Y49_N0
NE1L31_adder_eqn = ( NE1L45 ) + ( VCC ) + ( !VCC );
NE1L31 = SUM(NE1L31_adder_eqn);

--NE1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add5~10 at LABCELL_X48_Y49_N0
NE1L32_adder_eqn = ( NE1L45 ) + ( VCC ) + ( !VCC );
NE1L32 = CARRY(NE1L32_adder_eqn);


--A1L3719 is Mult8~mac at DSP_X32_Y49_N0
A1L3719 = EQUATION NOT SUPPORTED;

--A1L3704 is Mult8~325 at DSP_X32_Y49_N0
A1L3704 = EQUATION NOT SUPPORTED;

--A1L3705 is Mult8~326 at DSP_X32_Y49_N0
A1L3705 = EQUATION NOT SUPPORTED;

--A1L3706 is Mult8~327 at DSP_X32_Y49_N0
A1L3706 = EQUATION NOT SUPPORTED;

--A1L3707 is Mult8~328 at DSP_X32_Y49_N0
A1L3707 = EQUATION NOT SUPPORTED;

--A1L3708 is Mult8~329 at DSP_X32_Y49_N0
A1L3708 = EQUATION NOT SUPPORTED;

--A1L3709 is Mult8~330 at DSP_X32_Y49_N0
A1L3709 = EQUATION NOT SUPPORTED;

--A1L3710 is Mult8~331 at DSP_X32_Y49_N0
A1L3710 = EQUATION NOT SUPPORTED;

--A1L3711 is Mult8~332 at DSP_X32_Y49_N0
A1L3711 = EQUATION NOT SUPPORTED;

--A1L3712 is Mult8~333 at DSP_X32_Y49_N0
A1L3712 = EQUATION NOT SUPPORTED;

--A1L3713 is Mult8~334 at DSP_X32_Y49_N0
A1L3713 = EQUATION NOT SUPPORTED;

--A1L3714 is Mult8~335 at DSP_X32_Y49_N0
A1L3714 = EQUATION NOT SUPPORTED;

--A1L3715 is Mult8~336 at DSP_X32_Y49_N0
A1L3715 = EQUATION NOT SUPPORTED;

--A1L3716 is Mult8~337 at DSP_X32_Y49_N0
A1L3716 = EQUATION NOT SUPPORTED;

--A1L3717 is Mult8~338 at DSP_X32_Y49_N0
A1L3717 = EQUATION NOT SUPPORTED;

--A1L3718 is Mult8~339 at DSP_X32_Y49_N0
A1L3718 = EQUATION NOT SUPPORTED;


--A1L175 is Add14~46 at LABCELL_X31_Y45_N36
A1L175_adder_eqn = ( A1L5047 ) + ( A1L5404 ) + ( A1L179 );
A1L175 = CARRY(A1L175_adder_eqn);


--A1L4718 is Mult11~mac at DSP_X32_Y39_N0
A1L4718 = EQUATION NOT SUPPORTED;

--A1L4703 is Mult11~325 at DSP_X32_Y39_N0
A1L4703 = EQUATION NOT SUPPORTED;

--A1L4704 is Mult11~326 at DSP_X32_Y39_N0
A1L4704 = EQUATION NOT SUPPORTED;

--A1L4705 is Mult11~327 at DSP_X32_Y39_N0
A1L4705 = EQUATION NOT SUPPORTED;

--A1L4706 is Mult11~328 at DSP_X32_Y39_N0
A1L4706 = EQUATION NOT SUPPORTED;

--A1L4707 is Mult11~329 at DSP_X32_Y39_N0
A1L4707 = EQUATION NOT SUPPORTED;

--A1L4708 is Mult11~330 at DSP_X32_Y39_N0
A1L4708 = EQUATION NOT SUPPORTED;

--A1L4709 is Mult11~331 at DSP_X32_Y39_N0
A1L4709 = EQUATION NOT SUPPORTED;

--A1L4710 is Mult11~332 at DSP_X32_Y39_N0
A1L4710 = EQUATION NOT SUPPORTED;

--A1L4711 is Mult11~333 at DSP_X32_Y39_N0
A1L4711 = EQUATION NOT SUPPORTED;

--A1L4712 is Mult11~334 at DSP_X32_Y39_N0
A1L4712 = EQUATION NOT SUPPORTED;

--A1L4713 is Mult11~335 at DSP_X32_Y39_N0
A1L4713 = EQUATION NOT SUPPORTED;

--A1L4714 is Mult11~336 at DSP_X32_Y39_N0
A1L4714 = EQUATION NOT SUPPORTED;

--A1L4715 is Mult11~337 at DSP_X32_Y39_N0
A1L4715 = EQUATION NOT SUPPORTED;

--A1L4716 is Mult11~338 at DSP_X32_Y39_N0
A1L4716 = EQUATION NOT SUPPORTED;

--A1L4717 is Mult11~339 at DSP_X32_Y39_N0
A1L4717 = EQUATION NOT SUPPORTED;


--A1L235 is Add15~42 at LABCELL_X31_Y41_N39
A1L235_adder_eqn = ( A1L5404 ) + ( A1L5381 ) + ( A1L239 );
A1L235 = CARRY(A1L235_adder_eqn);


--MD10_mem[4][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][69] at FF_X46_Y44_N49
--register power-up is low

MD10_mem[4][69] = DFFEAS(MD10L746, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][69],  ,  , MD10_mem_used[5]);


--MD10_mem[4][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][65] at FF_X46_Y44_N10
--register power-up is low

MD10_mem[4][65] = DFFEAS(MD10L738, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][65],  ,  , MD10_mem_used[5]);


--MD10_mem[4][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][70] at FF_X40_Y46_N49
--register power-up is low

MD10_mem[4][70] = DFFEAS(MD10L748, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][70],  ,  , MD10_mem_used[5]);


--MD10_mem[4][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][66] at FF_X43_Y44_N40
--register power-up is low

MD10_mem[4][66] = DFFEAS(MD10L740, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][66],  ,  , MD10_mem_used[5]);


--MD10_mem[4][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][71] at FF_X46_Y44_N16
--register power-up is low

MD10_mem[4][71] = DFFEAS(MD10L750, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][71],  ,  , MD10_mem_used[5]);


--MD10_mem[4][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][67] at FF_X34_Y46_N40
--register power-up is low

MD10_mem[4][67] = DFFEAS(MD10L742, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][67],  ,  , MD10_mem_used[5]);


--MD10_mem[4][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][68] at FF_X35_Y46_N52
--register power-up is low

MD10_mem[4][68] = DFFEAS(MD10L744, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][68],  ,  , MD10_mem_used[5]);


--MD10_mem[4][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][64] at FF_X46_Y44_N22
--register power-up is low

MD10_mem[4][64] = DFFEAS(MD10L736, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][64],  ,  , MD10_mem_used[5]);


--MD11_mem[4][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][68] at FF_X29_Y43_N25
--register power-up is low

MD11_mem[4][68] = DFFEAS(MD11L102, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][68],  ,  , MD11_mem_used[5]);


--MD11_mem[4][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][64] at FF_X29_Y43_N22
--register power-up is low

MD11_mem[4][64] = DFFEAS(MD11L94, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][64],  ,  , MD11_mem_used[5]);


--MD11_mem[4][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][69] at FF_X29_Y43_N49
--register power-up is low

MD11_mem[4][69] = DFFEAS(MD11L104, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][69],  ,  , MD11_mem_used[5]);


--MD11_mem[4][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][65] at FF_X29_Y43_N58
--register power-up is low

MD11_mem[4][65] = DFFEAS(MD11L96, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][65],  ,  , MD11_mem_used[5]);


--MD11_mem[4][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][66] at FF_X29_Y43_N13
--register power-up is low

MD11_mem[4][66] = DFFEAS(MD11L98, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][66],  ,  , MD11_mem_used[5]);


--MD11_mem[4][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][71] at FF_X29_Y43_N34
--register power-up is low

MD11_mem[4][71] = DFFEAS(MD11L108, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][71],  ,  , MD11_mem_used[5]);


--MD11_mem[4][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][67] at FF_X29_Y43_N37
--register power-up is low

MD11_mem[4][67] = DFFEAS(MD11L100, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][67],  ,  , MD11_mem_used[5]);


--MD11_mem[4][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][70] at FF_X29_Y43_N10
--register power-up is low

MD11_mem[4][70] = DFFEAS(MD11L106, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][70],  ,  , MD11_mem_used[5]);


--MD10_mem[4][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][106] at FF_X46_Y44_N1
--register power-up is low

MD10_mem[4][106] = DFFEAS(MD10L752, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][106],  ,  , MD10_mem_used[5]);


--MD11_mem[4][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][106] at FF_X29_Y43_N1
--register power-up is low

MD11_mem[4][106] = DFFEAS(MD11L110, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L5, MD11_mem[5][106],  ,  , MD11_mem_used[5]);


--MD10_mem[2][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][15] at FF_X34_Y48_N4
--register power-up is low

MD10_mem[2][15] = DFFEAS(MD10L340, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][15],  ,  , MD10_mem_used[3]);


--MD10_mem[2][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][47] at FF_X46_Y47_N1
--register power-up is low

MD10_mem[2][47] = DFFEAS(MD10L404, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][47],  ,  , MD10_mem_used[3]);


--MD10_mem[2][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][23] at FF_X30_Y45_N10
--register power-up is low

MD10_mem[2][23] = DFFEAS(MD10L356, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][23],  ,  , MD10_mem_used[3]);


--MD10_mem[2][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][55] at FF_X36_Y48_N16
--register power-up is low

MD10_mem[2][55] = DFFEAS(MD10L420, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][55],  ,  , MD10_mem_used[3]);


--MD10_mem[2][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][31] at FF_X37_Y48_N7
--register power-up is low

MD10_mem[2][31] = DFFEAS(MD10L372, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][31],  ,  , MD10_mem_used[3]);


--MD10_mem[2][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][63] at FF_X46_Y47_N10
--register power-up is low

MD10_mem[2][63] = DFFEAS(MD10L436, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][63],  ,  , MD10_mem_used[3]);


--MD10_mem[3][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][7] at FF_X46_Y46_N2
--register power-up is low

MD10_mem[3][7] = DFFEAS(MD10L473, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][7],  ,  , MD10_mem_used[4]);


--MD10_mem[3][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][39] at FF_X36_Y44_N40
--register power-up is low

MD10_mem[3][39] = DFFEAS(MD10L537, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][39],  ,  , MD10_mem_used[4]);


--MD10_mem[2][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][14] at FF_X36_Y48_N10
--register power-up is low

MD10_mem[2][14] = DFFEAS(MD10L338, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][14],  ,  , MD10_mem_used[3]);


--MD10_mem[2][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][46] at FF_X30_Y47_N29
--register power-up is low

MD10_mem[2][46] = DFFEAS(MD10L402, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][46],  ,  , MD10_mem_used[3]);


--MD10_mem[2][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][30] at FF_X34_Y48_N7
--register power-up is low

MD10_mem[2][30] = DFFEAS(MD10L370, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][30],  ,  , MD10_mem_used[3]);


--MD10_mem[2][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][62] at FF_X36_Y48_N25
--register power-up is low

MD10_mem[2][62] = DFFEAS(MD10L434, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][62],  ,  , MD10_mem_used[3]);


--MD10_mem[2][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][22] at FF_X30_Y47_N31
--register power-up is low

MD10_mem[2][22] = DFFEAS(MD10L354, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][22],  ,  , MD10_mem_used[3]);


--MD10_mem[2][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][54] at FF_X30_Y45_N17
--register power-up is low

MD10_mem[2][54] = DFFEAS(MD10L418, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][54],  ,  , MD10_mem_used[3]);


--MD10_mem[3][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][6] at FF_X46_Y46_N47
--register power-up is low

MD10_mem[3][6] = DFFEAS(MD10L471, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][6],  ,  , MD10_mem_used[4]);


--MD10_mem[3][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][38] at FF_X35_Y47_N7
--register power-up is low

MD10_mem[3][38] = DFFEAS(MD10L535, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][38],  ,  , MD10_mem_used[4]);


--MD10_mem[2][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][13] at FF_X30_Y47_N37
--register power-up is low

MD10_mem[2][13] = DFFEAS(MD10L336, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][13],  ,  , MD10_mem_used[3]);


--MD10_mem[2][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][45] at FF_X37_Y48_N49
--register power-up is low

MD10_mem[2][45] = DFFEAS(MD10L400, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][45],  ,  , MD10_mem_used[3]);


--MD10_mem[2][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][29] at FF_X30_Y47_N22
--register power-up is low

MD10_mem[2][29] = DFFEAS(MD10L368, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][29],  ,  , MD10_mem_used[3]);


--MD10_mem[2][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][61] at FF_X30_Y45_N43
--register power-up is low

MD10_mem[2][61] = DFFEAS(MD10L432, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][61],  ,  , MD10_mem_used[3]);


--MD10_mem[2][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][21] at FF_X34_Y48_N13
--register power-up is low

MD10_mem[2][21] = DFFEAS(MD10L352, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][21],  ,  , MD10_mem_used[3]);


--MD10_mem[2][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][53] at FF_X30_Y47_N52
--register power-up is low

MD10_mem[2][53] = DFFEAS(MD10L416, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][53],  ,  , MD10_mem_used[3]);


--MD10_mem[3][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][5] at FF_X46_Y46_N13
--register power-up is low

MD10_mem[3][5] = DFFEAS(MD10L469, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][5],  ,  , MD10_mem_used[4]);


--MD10_mem[3][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][37] at FF_X42_Y44_N28
--register power-up is low

MD10_mem[3][37] = DFFEAS(MD10L533, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][37],  ,  , MD10_mem_used[4]);


--MD10_mem[2][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][12] at FF_X34_Y48_N46
--register power-up is low

MD10_mem[2][12] = DFFEAS(MD10L334, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][12],  ,  , MD10_mem_used[3]);


--MD10_mem[2][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][44] at FF_X37_Y48_N22
--register power-up is low

MD10_mem[2][44] = DFFEAS(MD10L398, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][44],  ,  , MD10_mem_used[3]);


--MD10_mem[2][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][28] at FF_X30_Y47_N7
--register power-up is low

MD10_mem[2][28] = DFFEAS(MD10L366, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][28],  ,  , MD10_mem_used[3]);


--MD10_mem[2][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][60] at FF_X37_Y48_N28
--register power-up is low

MD10_mem[2][60] = DFFEAS(MD10L430, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][60],  ,  , MD10_mem_used[3]);


--MD10_mem[2][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][20] at FF_X30_Y45_N49
--register power-up is low

MD10_mem[2][20] = DFFEAS(MD10L350, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][20],  ,  , MD10_mem_used[3]);


--MD10_mem[2][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][52] at FF_X36_Y48_N46
--register power-up is low

MD10_mem[2][52] = DFFEAS(MD10L414, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][52],  ,  , MD10_mem_used[3]);


--MD10_mem[3][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][4] at FF_X46_Y46_N58
--register power-up is low

MD10_mem[3][4] = DFFEAS(MD10L467, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][4],  ,  , MD10_mem_used[4]);


--MD10_mem[3][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][36] at FF_X36_Y44_N31
--register power-up is low

MD10_mem[3][36] = DFFEAS(MD10L531, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][36],  ,  , MD10_mem_used[4]);


--MD10_mem[2][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][11] at FF_X34_Y48_N26
--register power-up is low

MD10_mem[2][11] = DFFEAS(MD10L332, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][11],  ,  , MD10_mem_used[3]);


--MD10_mem[2][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][43] at FF_X37_Y48_N58
--register power-up is low

MD10_mem[2][43] = DFFEAS(MD10L396, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][43],  ,  , MD10_mem_used[3]);


--MD10_mem[2][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][27] at FF_X30_Y47_N13
--register power-up is low

MD10_mem[2][27] = DFFEAS(MD10L364, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][27],  ,  , MD10_mem_used[3]);


--MD10_mem[2][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][59] at FF_X34_Y48_N43
--register power-up is low

MD10_mem[2][59] = DFFEAS(MD10L428, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][59],  ,  , MD10_mem_used[3]);


--MD10_mem[2][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][19] at FF_X30_Y47_N46
--register power-up is low

MD10_mem[2][19] = DFFEAS(MD10L348, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][19],  ,  , MD10_mem_used[3]);


--MD10_mem[2][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][51] at FF_X30_Y45_N19
--register power-up is low

MD10_mem[2][51] = DFFEAS(MD10L412, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][51],  ,  , MD10_mem_used[3]);


--MD10_mem[3][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][3] at FF_X42_Y44_N31
--register power-up is low

MD10_mem[3][3] = DFFEAS(MD10L465, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][3],  ,  , MD10_mem_used[4]);


--MD10_mem[3][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][35] at FF_X42_Y44_N34
--register power-up is low

MD10_mem[3][35] = DFFEAS(MD10L529, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][35],  ,  , MD10_mem_used[4]);


--MD10_mem[2][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][10] at FF_X34_Y48_N34
--register power-up is low

MD10_mem[2][10] = DFFEAS(MD10L330, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][10],  ,  , MD10_mem_used[3]);


--MD10_mem[2][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][42] at FF_X36_Y48_N52
--register power-up is low

MD10_mem[2][42] = DFFEAS(MD10L394, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][42],  ,  , MD10_mem_used[3]);


--MD10_mem[2][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][26] at FF_X30_Y45_N25
--register power-up is low

MD10_mem[2][26] = DFFEAS(MD10L362, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][26],  ,  , MD10_mem_used[3]);


--MD10_mem[2][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][58] at FF_X37_Y48_N16
--register power-up is low

MD10_mem[2][58] = DFFEAS(MD10L426, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][58],  ,  , MD10_mem_used[3]);


--MD10_mem[2][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][18] at FF_X30_Y47_N4
--register power-up is low

MD10_mem[2][18] = DFFEAS(MD10L346, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][18],  ,  , MD10_mem_used[3]);


--MD10_mem[2][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][50] at FF_X30_Y45_N31
--register power-up is low

MD10_mem[2][50] = DFFEAS(MD10L410, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][50],  ,  , MD10_mem_used[3]);


--MD10_mem[3][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][2] at FF_X42_Y44_N17
--register power-up is low

MD10_mem[3][2] = DFFEAS(MD10L463, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][2],  ,  , MD10_mem_used[4]);


--MD10_mem[3][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][34] at FF_X42_Y44_N19
--register power-up is low

MD10_mem[3][34] = DFFEAS(MD10L527, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][34],  ,  , MD10_mem_used[4]);


--MD10_mem[2][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][9] at FF_X46_Y47_N13
--register power-up is low

MD10_mem[2][9] = DFFEAS(MD10L328, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][9],  ,  , MD10_mem_used[3]);


--MD10_mem[2][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][41] at FF_X46_Y47_N47
--register power-up is low

MD10_mem[2][41] = DFFEAS(MD10L392, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][41],  ,  , MD10_mem_used[3]);


--MD10_mem[2][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][25] at FF_X34_Y48_N40
--register power-up is low

MD10_mem[2][25] = DFFEAS(MD10L360, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][25],  ,  , MD10_mem_used[3]);


--MD10_mem[2][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][57] at FF_X36_Y48_N58
--register power-up is low

MD10_mem[2][57] = DFFEAS(MD10L424, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][57],  ,  , MD10_mem_used[3]);


--MD10_mem[2][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][17] at FF_X30_Y45_N37
--register power-up is low

MD10_mem[2][17] = DFFEAS(MD10L344, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][17],  ,  , MD10_mem_used[3]);


--MD10_mem[2][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][49] at FF_X37_Y48_N31
--register power-up is low

MD10_mem[2][49] = DFFEAS(MD10L408, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][49],  ,  , MD10_mem_used[3]);


--MD10_mem[3][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][1] at FF_X33_Y46_N28
--register power-up is low

MD10_mem[3][1] = DFFEAS(MD10L461, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][1],  ,  , MD10_mem_used[4]);


--MD10_mem[3][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][33] at FF_X42_Y44_N13
--register power-up is low

MD10_mem[3][33] = DFFEAS(MD10L525, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][33],  ,  , MD10_mem_used[4]);


--AF4L98 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~21 at LABCELL_X40_Y42_N0
AF4L98_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[0]))) # (NE2_sop_enable & (AF4_address_burst[0])) ) + ( AF4L108 ) + ( !VCC );
AF4L98 = SUM(AF4L98_adder_eqn);

--AF4L99 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add1~22 at LABCELL_X40_Y42_N0
AF4L99_adder_eqn = ( (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[0]))) # (NE2_sop_enable & (AF4_address_burst[0])) ) + ( AF4L108 ) + ( !VCC );
AF4L99 = CARRY(AF4L99_adder_eqn);


--AF4L74 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~73 at LABCELL_X40_Y42_N30
AF4L74_adder_eqn = ( (!NE2_sop_enable & (((NC1_h2f_lw_AWADDR[0] & AF4L108)))) # (NE2_sop_enable & (AF4_address_burst[0])) ) + ( AF4L108 ) + ( !VCC );
AF4L74 = SUM(AF4L74_adder_eqn);

--AF4L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Add0~74 at LABCELL_X40_Y42_N30
AF4L75_adder_eqn = ( (!NE2_sop_enable & (((NC1_h2f_lw_AWADDR[0] & AF4L108)))) # (NE2_sop_enable & (AF4_address_burst[0])) ) + ( AF4L108 ) + ( !VCC );
AF4L75 = CARRY(AF4L75_adder_eqn);


--CF4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 at LABCELL_X43_Y39_N0
CF4L14_adder_eqn = ( CF4_int_nxt_addr_reg_dly[0] ) + ( CF4_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF4L14 = SUM(CF4L14_adder_eqn);

--CF4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 at LABCELL_X43_Y39_N0
CF4L15_adder_eqn = ( CF4_int_nxt_addr_reg_dly[0] ) + ( CF4_int_byte_cnt_narrow_reg[0] ) + ( !VCC );
CF4L15 = CARRY(CF4L15_adder_eqn);


--CF1_out_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] at FF_X46_Y50_N46
--register power-up is low

CF1_out_burstwrap_reg[1] = DFFEAS(CF1L172, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1L81, ME1L29,  ,  , CF1_new_burst_reg);


--CF1_out_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] at FF_X43_Y50_N52
--register power-up is low

CF1_out_addr_reg[0] = DFFEAS(CF1L165, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, RE2L59,  ,  , CF1_new_burst_reg);


--CF1_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] at FF_X43_Y50_N20
--register power-up is low

CF1_int_nxt_addr_reg_dly[0] = DFFEAS(CF1_int_nxt_addr_with_offset[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd, AF2_out_data[0],  ,  , CF1_new_burst_reg);


--A1L6426Q is line_buffer[1][2][0]~_Duplicate_2 at FF_X25_Y37_N16
--register power-up is low

A1L6426Q = DFFEAS(A1L6427, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6431Q is line_buffer[1][2][1]~_Duplicate_2 at FF_X22_Y39_N25
--register power-up is low

A1L6431Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6429,  ,  , VCC);


--A1L6435Q is line_buffer[1][2][2]~_Duplicate_2 at FF_X31_Y43_N52
--register power-up is low

A1L6435Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6433,  ,  , VCC);


--A1L6439Q is line_buffer[1][2][3]~_Duplicate_2 at FF_X25_Y43_N13
--register power-up is low

A1L6439Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6437,  ,  , VCC);


--A1L6443Q is line_buffer[1][2][4]~_Duplicate_2 at FF_X27_Y45_N37
--register power-up is low

A1L6443Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6441,  ,  , VCC);


--A1L6447Q is line_buffer[1][2][5]~_Duplicate_2 at FF_X25_Y43_N22
--register power-up is low

A1L6447Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6445,  ,  , VCC);


--A1L6451Q is line_buffer[1][2][6]~_Duplicate_2 at FF_X25_Y42_N1
--register power-up is low

A1L6451Q = DFFEAS(A1L6452, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6456Q is line_buffer[1][2][7]~_Duplicate_2 at FF_X34_Y40_N49
--register power-up is low

A1L6456Q = DFFEAS(A1L6457, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L2 is Add6~1 at LABCELL_X31_Y49_N0
A1L2_adder_eqn = ( A1L2720 ) + ( A1L3062 ) + ( !VCC );
A1L2 = SUM(A1L2_adder_eqn);

--A1L3 is Add6~2 at LABCELL_X31_Y49_N0
A1L3_adder_eqn = ( A1L2720 ) + ( A1L3062 ) + ( !VCC );
A1L3 = CARRY(A1L3_adder_eqn);


--A1L6 is Add6~5 at LABCELL_X31_Y49_N3
A1L6_adder_eqn = ( A1L2705 ) + ( A1L3063 ) + ( A1L3 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add6~6 at LABCELL_X31_Y49_N3
A1L7_adder_eqn = ( A1L2705 ) + ( A1L3063 ) + ( A1L3 );
A1L7 = CARRY(A1L7_adder_eqn);


--A1L10 is Add6~9 at LABCELL_X31_Y49_N6
A1L10_adder_eqn = ( A1L2706 ) + ( A1L3064 ) + ( A1L7 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add6~10 at LABCELL_X31_Y49_N6
A1L11_adder_eqn = ( A1L2706 ) + ( A1L3064 ) + ( A1L7 );
A1L11 = CARRY(A1L11_adder_eqn);


--A1L14 is Add6~13 at LABCELL_X31_Y49_N9
A1L14_adder_eqn = ( A1L2707 ) + ( A1L3065 ) + ( A1L11 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add6~14 at LABCELL_X31_Y49_N9
A1L15_adder_eqn = ( A1L2707 ) + ( A1L3065 ) + ( A1L11 );
A1L15 = CARRY(A1L15_adder_eqn);


--A1L18 is Add6~17 at LABCELL_X31_Y49_N12
A1L18_adder_eqn = ( A1L3066 ) + ( A1L2708 ) + ( A1L15 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add6~18 at LABCELL_X31_Y49_N12
A1L19_adder_eqn = ( A1L3066 ) + ( A1L2708 ) + ( A1L15 );
A1L19 = CARRY(A1L19_adder_eqn);


--A1L22 is Add6~21 at LABCELL_X31_Y49_N15
A1L22_adder_eqn = ( A1L2709 ) + ( A1L3067 ) + ( A1L19 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add6~22 at LABCELL_X31_Y49_N15
A1L23_adder_eqn = ( A1L2709 ) + ( A1L3067 ) + ( A1L19 );
A1L23 = CARRY(A1L23_adder_eqn);


--A1L26 is Add6~25 at LABCELL_X31_Y49_N18
A1L26_adder_eqn = ( A1L2710 ) + ( A1L3068 ) + ( A1L23 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add6~26 at LABCELL_X31_Y49_N18
A1L27_adder_eqn = ( A1L2710 ) + ( A1L3068 ) + ( A1L23 );
A1L27 = CARRY(A1L27_adder_eqn);


--A1L30 is Add6~29 at LABCELL_X31_Y49_N21
A1L30_adder_eqn = ( A1L2711 ) + ( A1L3069 ) + ( A1L27 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add6~30 at LABCELL_X31_Y49_N21
A1L31_adder_eqn = ( A1L2711 ) + ( A1L3069 ) + ( A1L27 );
A1L31 = CARRY(A1L31_adder_eqn);


--A1L34 is Add6~33 at LABCELL_X31_Y49_N24
A1L34_adder_eqn = ( A1L3070 ) + ( A1L2712 ) + ( A1L31 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add6~34 at LABCELL_X31_Y49_N24
A1L35_adder_eqn = ( A1L3070 ) + ( A1L2712 ) + ( A1L31 );
A1L35 = CARRY(A1L35_adder_eqn);


--A1L38 is Add6~37 at LABCELL_X31_Y49_N27
A1L38_adder_eqn = ( A1L2713 ) + ( A1L3071 ) + ( A1L35 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add6~38 at LABCELL_X31_Y49_N27
A1L39_adder_eqn = ( A1L2713 ) + ( A1L3071 ) + ( A1L35 );
A1L39 = CARRY(A1L39_adder_eqn);


--A1L42 is Add6~41 at LABCELL_X31_Y49_N30
A1L42_adder_eqn = ( A1L3072 ) + ( A1L2714 ) + ( A1L39 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add6~42 at LABCELL_X31_Y49_N30
A1L43_adder_eqn = ( A1L3072 ) + ( A1L2714 ) + ( A1L39 );
A1L43 = CARRY(A1L43_adder_eqn);


--A1L46 is Add6~45 at LABCELL_X31_Y49_N33
A1L46_adder_eqn = ( A1L2715 ) + ( GND ) + ( A1L43 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add6~46 at LABCELL_X31_Y49_N33
A1L47_adder_eqn = ( A1L2715 ) + ( GND ) + ( A1L43 );
A1L47 = CARRY(A1L47_adder_eqn);


--A1L50 is Add6~49 at LABCELL_X31_Y49_N36
A1L50_adder_eqn = ( A1L2716 ) + ( GND ) + ( A1L47 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add6~50 at LABCELL_X31_Y49_N36
A1L51_adder_eqn = ( A1L2716 ) + ( GND ) + ( A1L47 );
A1L51 = CARRY(A1L51_adder_eqn);


--A1L54 is Add6~53 at LABCELL_X31_Y49_N39
A1L54_adder_eqn = ( GND ) + ( A1L2717 ) + ( A1L51 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add6~54 at LABCELL_X31_Y49_N39
A1L55_adder_eqn = ( GND ) + ( A1L2717 ) + ( A1L51 );
A1L55 = CARRY(A1L55_adder_eqn);


--A1L58 is Add6~57 at LABCELL_X31_Y49_N42
A1L58_adder_eqn = ( A1L2718 ) + ( GND ) + ( A1L55 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add6~58 at LABCELL_X31_Y49_N42
A1L59_adder_eqn = ( A1L2718 ) + ( GND ) + ( A1L55 );
A1L59 = CARRY(A1L59_adder_eqn);


--A1L62 is Add6~61 at LABCELL_X31_Y49_N45
A1L62_adder_eqn = ( A1L2719 ) + ( GND ) + ( A1L59 );
A1L62 = SUM(A1L62_adder_eqn);


--A1L179 is Add14~50 at LABCELL_X31_Y45_N33
A1L179_adder_eqn = ( A1L5404 ) + ( A1L5046 ) + ( A1L183 );
A1L179 = CARRY(A1L179_adder_eqn);


--A1L4052 is Mult9~mac at DSP_X32_Y37_N0
A1L4052 = EQUATION NOT SUPPORTED;

--A1L4037 is Mult9~325 at DSP_X32_Y37_N0
A1L4037 = EQUATION NOT SUPPORTED;

--A1L4038 is Mult9~326 at DSP_X32_Y37_N0
A1L4038 = EQUATION NOT SUPPORTED;

--A1L4039 is Mult9~327 at DSP_X32_Y37_N0
A1L4039 = EQUATION NOT SUPPORTED;

--A1L4040 is Mult9~328 at DSP_X32_Y37_N0
A1L4040 = EQUATION NOT SUPPORTED;

--A1L4041 is Mult9~329 at DSP_X32_Y37_N0
A1L4041 = EQUATION NOT SUPPORTED;

--A1L4042 is Mult9~330 at DSP_X32_Y37_N0
A1L4042 = EQUATION NOT SUPPORTED;

--A1L4043 is Mult9~331 at DSP_X32_Y37_N0
A1L4043 = EQUATION NOT SUPPORTED;

--A1L4044 is Mult9~332 at DSP_X32_Y37_N0
A1L4044 = EQUATION NOT SUPPORTED;

--A1L4045 is Mult9~333 at DSP_X32_Y37_N0
A1L4045 = EQUATION NOT SUPPORTED;

--A1L4046 is Mult9~334 at DSP_X32_Y37_N0
A1L4046 = EQUATION NOT SUPPORTED;

--A1L4047 is Mult9~335 at DSP_X32_Y37_N0
A1L4047 = EQUATION NOT SUPPORTED;

--A1L4048 is Mult9~336 at DSP_X32_Y37_N0
A1L4048 = EQUATION NOT SUPPORTED;

--A1L4049 is Mult9~337 at DSP_X32_Y37_N0
A1L4049 = EQUATION NOT SUPPORTED;

--A1L4050 is Mult9~338 at DSP_X32_Y37_N0
A1L4050 = EQUATION NOT SUPPORTED;

--A1L4051 is Mult9~339 at DSP_X32_Y37_N0
A1L4051 = EQUATION NOT SUPPORTED;


--A1L239 is Add15~46 at LABCELL_X31_Y41_N36
A1L239_adder_eqn = ( A1L5380 ) + ( A1L5404 ) + ( A1L243 );
A1L239 = CARRY(A1L239_adder_eqn);


--MD10_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0] at FF_X40_Y47_N35
--register power-up is low

MD10_mem[0][0] = DFFEAS(MD10L10, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][0],  ,  , MD10_mem_used[1]);


--MD10_mem[0][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][32] at FF_X36_Y47_N40
--register power-up is low

MD10_mem[0][32] = DFFEAS(MD10L74, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][32],  ,  , MD10_mem_used[1]);


--MD10_mem[5][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][69] at FF_X47_Y46_N1
--register power-up is low

MD10_mem[5][69] = DFFEAS(MD10L849, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][69],  ,  , MD10_mem_used[6]);


--MD10_mem[5][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][65] at FF_X47_Y46_N4
--register power-up is low

MD10_mem[5][65] = DFFEAS(MD10L841, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][65],  ,  , MD10_mem_used[6]);


--MD10_mem[5][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][70] at FF_X47_Y46_N32
--register power-up is low

MD10_mem[5][70] = DFFEAS(MD10L851, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][70],  ,  , MD10_mem_used[6]);


--MD10_mem[5][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][66] at FF_X47_Y46_N34
--register power-up is low

MD10_mem[5][66] = DFFEAS(MD10L843, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][66],  ,  , MD10_mem_used[6]);


--MD10_mem[5][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][71] at FF_X47_Y46_N13
--register power-up is low

MD10_mem[5][71] = DFFEAS(MD10L853, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][71],  ,  , MD10_mem_used[6]);


--MD10_mem[5][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][67] at FF_X47_Y46_N17
--register power-up is low

MD10_mem[5][67] = DFFEAS(MD10L845, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][67],  ,  , MD10_mem_used[6]);


--MD10_mem[5][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][68] at FF_X47_Y44_N5
--register power-up is low

MD10_mem[5][68] = DFFEAS(MD10L847, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][68],  ,  , MD10_mem_used[6]);


--MD10_mem[5][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][64] at FF_X47_Y44_N8
--register power-up is low

MD10_mem[5][64] = DFFEAS(MD10L839, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][64],  ,  , MD10_mem_used[6]);


--MD11_mem[5][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][68] at FF_X34_Y43_N40
--register power-up is low

MD11_mem[5][68] = DFFEAS(RE3L5, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][68],  ,  , MD11_mem_used[6]);


--MD11_mem[5][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][64] at FF_X34_Y43_N37
--register power-up is low

MD11_mem[5][64] = DFFEAS(MD11L115, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][64],  ,  , MD11_mem_used[6]);


--MD11_mem[5][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][69] at FF_X34_Y43_N7
--register power-up is low

MD11_mem[5][69] = DFFEAS(RE3L6, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][69],  ,  , MD11_mem_used[6]);


--MD11_mem[5][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][65] at FF_X34_Y43_N10
--register power-up is low

MD11_mem[5][65] = DFFEAS(RE3L2, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][65],  ,  , MD11_mem_used[6]);


--MD11_mem[5][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][66] at FF_X34_Y43_N2
--register power-up is low

MD11_mem[5][66] = DFFEAS(RE3L3, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][66],  ,  , MD11_mem_used[6]);


--MD11_mem[5][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][71] at FF_X34_Y43_N31
--register power-up is low

MD11_mem[5][71] = DFFEAS(RE3L8, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][71],  ,  , MD11_mem_used[6]);


--MD11_mem[5][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][67] at FF_X34_Y43_N34
--register power-up is low

MD11_mem[5][67] = DFFEAS(RE3L4, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][67],  ,  , MD11_mem_used[6]);


--MD11_mem[5][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][70] at FF_X34_Y43_N4
--register power-up is low

MD11_mem[5][70] = DFFEAS(RE3L7, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][70],  ,  , MD11_mem_used[6]);


--MD10_mem[5][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][106] at FF_X47_Y44_N1
--register power-up is low

MD10_mem[5][106] = DFFEAS(MD10L855, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][106],  ,  , MD10_mem_used[6]);


--MD11_mem[5][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][106] at FF_X34_Y43_N49
--register power-up is low

MD11_mem[5][106] = DFFEAS(MD11L124, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L6, MD11_mem[6][106],  ,  , MD11_mem_used[6]);


--MD10_mem[3][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][15] at FF_X35_Y48_N13
--register power-up is low

MD10_mem[3][15] = DFFEAS(MD10L489, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][15],  ,  , MD10_mem_used[4]);


--MD10_mem[3][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][47] at FF_X46_Y46_N26
--register power-up is low

MD10_mem[3][47] = DFFEAS(MD10L553, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][47],  ,  , MD10_mem_used[4]);


--MD10_mem[3][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][23] at FF_X33_Y46_N46
--register power-up is low

MD10_mem[3][23] = DFFEAS(MD10L505, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][23],  ,  , MD10_mem_used[4]);


--MD10_mem[3][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][55] at FF_X40_Y48_N16
--register power-up is low

MD10_mem[3][55] = DFFEAS(MD10L569, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][55],  ,  , MD10_mem_used[4]);


--MD10_mem[3][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][31] at FF_X33_Y46_N52
--register power-up is low

MD10_mem[3][31] = DFFEAS(MD10L521, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][31],  ,  , MD10_mem_used[4]);


--MD10_mem[3][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][63] at FF_X46_Y46_N22
--register power-up is low

MD10_mem[3][63] = DFFEAS(MD10L585, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][63],  ,  , MD10_mem_used[4]);


--MD10_mem[4][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][7] at FF_X45_Y46_N49
--register power-up is low

MD10_mem[4][7] = DFFEAS(MD10L622, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][7],  ,  , MD10_mem_used[5]);


--MD10_mem[4][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][39] at FF_X36_Y46_N4
--register power-up is low

MD10_mem[4][39] = DFFEAS(MD10L686, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][39],  ,  , MD10_mem_used[5]);


--MD10_mem[3][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][14] at FF_X37_Y46_N49
--register power-up is low

MD10_mem[3][14] = DFFEAS(MD10L487, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][14],  ,  , MD10_mem_used[4]);


--MD10_mem[3][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][46] at FF_X36_Y44_N17
--register power-up is low

MD10_mem[3][46] = DFFEAS(MD10L551, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][46],  ,  , MD10_mem_used[4]);


--MD10_mem[3][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][30] at FF_X37_Y46_N58
--register power-up is low

MD10_mem[3][30] = DFFEAS(MD10L519, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][30],  ,  , MD10_mem_used[4]);


--MD10_mem[3][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][62] at FF_X40_Y48_N34
--register power-up is low

MD10_mem[3][62] = DFFEAS(MD10L583, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][62],  ,  , MD10_mem_used[4]);


--MD10_mem[3][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][22] at FF_X37_Y46_N37
--register power-up is low

MD10_mem[3][22] = DFFEAS(MD10L503, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][22],  ,  , MD10_mem_used[4]);


--MD10_mem[3][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][54] at FF_X42_Y44_N37
--register power-up is low

MD10_mem[3][54] = DFFEAS(MD10L567, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][54],  ,  , MD10_mem_used[4]);


--MD10_mem[4][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][6] at FF_X45_Y46_N31
--register power-up is low

MD10_mem[4][6] = DFFEAS(MD10L620, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][6],  ,  , MD10_mem_used[5]);


--MD10_mem[4][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][38] at FF_X40_Y46_N58
--register power-up is low

MD10_mem[4][38] = DFFEAS(MD10L684, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][38],  ,  , MD10_mem_used[5]);


--MD10_mem[3][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][13] at FF_X35_Y47_N40
--register power-up is low

MD10_mem[3][13] = DFFEAS(MD10L485, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][13],  ,  , MD10_mem_used[4]);


--MD10_mem[3][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][45] at FF_X33_Y46_N19
--register power-up is low

MD10_mem[3][45] = DFFEAS(MD10L549, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][45],  ,  , MD10_mem_used[4]);


--MD10_mem[3][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][29] at FF_X33_Y46_N13
--register power-up is low

MD10_mem[3][29] = DFFEAS(MD10L517, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][29],  ,  , MD10_mem_used[4]);


--MD10_mem[3][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][61] at FF_X33_Y46_N7
--register power-up is low

MD10_mem[3][61] = DFFEAS(MD10L581, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][61],  ,  , MD10_mem_used[4]);


--MD10_mem[3][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][21] at FF_X35_Y48_N11
--register power-up is low

MD10_mem[3][21] = DFFEAS(MD10L501, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][21],  ,  , MD10_mem_used[4]);


--MD10_mem[3][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][53] at FF_X35_Y48_N25
--register power-up is low

MD10_mem[3][53] = DFFEAS(MD10L565, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][53],  ,  , MD10_mem_used[4]);


--MD10_mem[4][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][5] at FF_X45_Y46_N37
--register power-up is low

MD10_mem[4][5] = DFFEAS(MD10L618, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][5],  ,  , MD10_mem_used[5]);


--MD10_mem[4][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][37] at FF_X46_Y44_N14
--register power-up is low

MD10_mem[4][37] = DFFEAS(MD10L682, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][37],  ,  , MD10_mem_used[5]);


--MD10_mem[3][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][12] at FF_X42_Y44_N40
--register power-up is low

MD10_mem[3][12] = DFFEAS(MD10L483, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][12],  ,  , MD10_mem_used[4]);


--MD10_mem[3][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][44] at FF_X35_Y48_N22
--register power-up is low

MD10_mem[3][44] = DFFEAS(MD10L547, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][44],  ,  , MD10_mem_used[4]);


--MD10_mem[3][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][28] at FF_X37_Y46_N43
--register power-up is low

MD10_mem[3][28] = DFFEAS(MD10L515, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][28],  ,  , MD10_mem_used[4]);


--MD10_mem[3][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][60] at FF_X37_Y46_N25
--register power-up is low

MD10_mem[3][60] = DFFEAS(MD10L579, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][60],  ,  , MD10_mem_used[4]);


--MD10_mem[3][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][20] at FF_X33_Y46_N37
--register power-up is low

MD10_mem[3][20] = DFFEAS(MD10L499, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][20],  ,  , MD10_mem_used[4]);


--MD10_mem[3][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][52] at FF_X36_Y44_N46
--register power-up is low

MD10_mem[3][52] = DFFEAS(MD10L563, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][52],  ,  , MD10_mem_used[4]);


--MD10_mem[4][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][4] at FF_X45_Y46_N43
--register power-up is low

MD10_mem[4][4] = DFFEAS(MD10L616, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][4],  ,  , MD10_mem_used[5]);


--MD10_mem[4][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][36] at FF_X36_Y46_N20
--register power-up is low

MD10_mem[4][36] = DFFEAS(MD10L680, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][36],  ,  , MD10_mem_used[5]);


--MD10_mem[3][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][11] at FF_X33_Y46_N55
--register power-up is low

MD10_mem[3][11] = DFFEAS(MD10L481, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][11],  ,  , MD10_mem_used[4]);


--MD10_mem[3][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][43] at FF_X35_Y48_N52
--register power-up is low

MD10_mem[3][43] = DFFEAS(MD10L545, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][43],  ,  , MD10_mem_used[4]);


--MD10_mem[3][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][27] at FF_X37_Y46_N20
--register power-up is low

MD10_mem[3][27] = DFFEAS(MD10L513, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][27],  ,  , MD10_mem_used[4]);


--MD10_mem[3][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][59] at FF_X33_Y46_N4
--register power-up is low

MD10_mem[3][59] = DFFEAS(MD10L577, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][59],  ,  , MD10_mem_used[4]);


--MD10_mem[3][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][19] at FF_X35_Y47_N34
--register power-up is low

MD10_mem[3][19] = DFFEAS(MD10L497, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][19],  ,  , MD10_mem_used[4]);


--MD10_mem[3][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][51] at FF_X33_Y46_N32
--register power-up is low

MD10_mem[3][51] = DFFEAS(MD10L561, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][51],  ,  , MD10_mem_used[4]);


--MD10_mem[4][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][3] at FF_X43_Y44_N8
--register power-up is low

MD10_mem[4][3] = DFFEAS(MD10L614, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][3],  ,  , MD10_mem_used[5]);


--MD10_mem[4][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][35] at FF_X43_Y44_N28
--register power-up is low

MD10_mem[4][35] = DFFEAS(MD10L678, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][35],  ,  , MD10_mem_used[5]);


--MD10_mem[3][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][10] at FF_X42_Y44_N44
--register power-up is low

MD10_mem[3][10] = DFFEAS(MD10L479, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][10],  ,  , MD10_mem_used[4]);


--MD10_mem[3][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][42] at FF_X40_Y48_N25
--register power-up is low

MD10_mem[3][42] = DFFEAS(MD10L543, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][42],  ,  , MD10_mem_used[4]);


--MD10_mem[3][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][26] at FF_X35_Y48_N46
--register power-up is low

MD10_mem[3][26] = DFFEAS(MD10L511, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][26],  ,  , MD10_mem_used[4]);


--MD10_mem[3][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][58] at FF_X37_Y46_N16
--register power-up is low

MD10_mem[3][58] = DFFEAS(MD10L575, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][58],  ,  , MD10_mem_used[4]);


--MD10_mem[3][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][18] at FF_X35_Y47_N13
--register power-up is low

MD10_mem[3][18] = DFFEAS(MD10L495, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][18],  ,  , MD10_mem_used[4]);


--MD10_mem[3][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][50] at FF_X36_Y44_N2
--register power-up is low

MD10_mem[3][50] = DFFEAS(MD10L559, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][50],  ,  , MD10_mem_used[4]);


--MD10_mem[4][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][2] at FF_X46_Y44_N58
--register power-up is low

MD10_mem[4][2] = DFFEAS(MD10L612, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][2],  ,  , MD10_mem_used[5]);


--MD10_mem[4][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][34] at FF_X46_Y44_N7
--register power-up is low

MD10_mem[4][34] = DFFEAS(MD10L676, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][34],  ,  , MD10_mem_used[5]);


--MD10_mem[3][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][9] at FF_X46_Y46_N49
--register power-up is low

MD10_mem[3][9] = DFFEAS(MD10L477, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][9],  ,  , MD10_mem_used[4]);


--MD10_mem[3][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][41] at FF_X46_Y46_N10
--register power-up is low

MD10_mem[3][41] = DFFEAS(MD10L541, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][41],  ,  , MD10_mem_used[4]);


--MD10_mem[3][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][25] at FF_X35_Y48_N37
--register power-up is low

MD10_mem[3][25] = DFFEAS(MD10L509, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][25],  ,  , MD10_mem_used[4]);


--MD10_mem[3][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][57] at FF_X35_Y47_N19
--register power-up is low

MD10_mem[3][57] = DFFEAS(MD10L573, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][57],  ,  , MD10_mem_used[4]);


--MD10_mem[3][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][17] at FF_X35_Y48_N58
--register power-up is low

MD10_mem[3][17] = DFFEAS(MD10L493, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][17],  ,  , MD10_mem_used[4]);


--MD10_mem[3][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][49] at FF_X35_Y48_N4
--register power-up is low

MD10_mem[3][49] = DFFEAS(MD10L557, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][49],  ,  , MD10_mem_used[4]);


--MD10_mem[4][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][1] at FF_X30_Y46_N13
--register power-up is low

MD10_mem[4][1] = DFFEAS(MD10L610, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][1],  ,  , MD10_mem_used[5]);


--MD10_mem[4][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][33] at FF_X43_Y43_N4
--register power-up is low

MD10_mem[4][33] = DFFEAS(MD10L674, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][33],  ,  , MD10_mem_used[5]);


--CF1_out_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] at FF_X43_Y49_N25
--register power-up is low

CF1_out_burstwrap_reg[0] = DFFEAS(CF1L170, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1L81, ME1L24,  ,  , CF1_new_burst_reg);


--A1L3062 is Mult7~8 at DSP_X32_Y43_N0
A1L3062 = EQUATION NOT SUPPORTED;

--A1L3063 is Mult7~9 at DSP_X32_Y43_N0
A1L3063 = EQUATION NOT SUPPORTED;

--A1L3064 is Mult7~10 at DSP_X32_Y43_N0
A1L3064 = EQUATION NOT SUPPORTED;

--A1L3065 is Mult7~11 at DSP_X32_Y43_N0
A1L3065 = EQUATION NOT SUPPORTED;

--A1L3066 is Mult7~12 at DSP_X32_Y43_N0
A1L3066 = EQUATION NOT SUPPORTED;

--A1L3067 is Mult7~13 at DSP_X32_Y43_N0
A1L3067 = EQUATION NOT SUPPORTED;

--A1L3068 is Mult7~14 at DSP_X32_Y43_N0
A1L3068 = EQUATION NOT SUPPORTED;

--A1L3069 is Mult7~15 at DSP_X32_Y43_N0
A1L3069 = EQUATION NOT SUPPORTED;

--A1L3070 is Mult7~16 at DSP_X32_Y43_N0
A1L3070 = EQUATION NOT SUPPORTED;

--A1L3071 is Mult7~17 at DSP_X32_Y43_N0
A1L3071 = EQUATION NOT SUPPORTED;

--A1L3072 is Mult7~18 at DSP_X32_Y43_N0
A1L3072 = EQUATION NOT SUPPORTED;


--A1L2720 is Mult5~mac at DSP_X20_Y49_N0
A1L2720 = EQUATION NOT SUPPORTED;

--A1L2705 is Mult5~325 at DSP_X20_Y49_N0
A1L2705 = EQUATION NOT SUPPORTED;

--A1L2706 is Mult5~326 at DSP_X20_Y49_N0
A1L2706 = EQUATION NOT SUPPORTED;

--A1L2707 is Mult5~327 at DSP_X20_Y49_N0
A1L2707 = EQUATION NOT SUPPORTED;

--A1L2708 is Mult5~328 at DSP_X20_Y49_N0
A1L2708 = EQUATION NOT SUPPORTED;

--A1L2709 is Mult5~329 at DSP_X20_Y49_N0
A1L2709 = EQUATION NOT SUPPORTED;

--A1L2710 is Mult5~330 at DSP_X20_Y49_N0
A1L2710 = EQUATION NOT SUPPORTED;

--A1L2711 is Mult5~331 at DSP_X20_Y49_N0
A1L2711 = EQUATION NOT SUPPORTED;

--A1L2712 is Mult5~332 at DSP_X20_Y49_N0
A1L2712 = EQUATION NOT SUPPORTED;

--A1L2713 is Mult5~333 at DSP_X20_Y49_N0
A1L2713 = EQUATION NOT SUPPORTED;

--A1L2714 is Mult5~334 at DSP_X20_Y49_N0
A1L2714 = EQUATION NOT SUPPORTED;

--A1L2715 is Mult5~335 at DSP_X20_Y49_N0
A1L2715 = EQUATION NOT SUPPORTED;

--A1L2716 is Mult5~336 at DSP_X20_Y49_N0
A1L2716 = EQUATION NOT SUPPORTED;

--A1L2717 is Mult5~337 at DSP_X20_Y49_N0
A1L2717 = EQUATION NOT SUPPORTED;

--A1L2718 is Mult5~338 at DSP_X20_Y49_N0
A1L2718 = EQUATION NOT SUPPORTED;

--A1L2719 is Mult5~339 at DSP_X20_Y49_N0
A1L2719 = EQUATION NOT SUPPORTED;


--A1L183 is Add14~54 at LABCELL_X31_Y45_N30
A1L183_adder_eqn = ( A1L5403 ) + ( A1L5045 ) + ( A1L187 );
A1L183 = CARRY(A1L183_adder_eqn);


--A1L66 is Add7~1 at LABCELL_X31_Y37_N0
A1L66_adder_eqn = ( A1L3062 ) + ( A1L3053 ) + ( !VCC );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add7~2 at LABCELL_X31_Y37_N0
A1L67_adder_eqn = ( A1L3062 ) + ( A1L3053 ) + ( !VCC );
A1L67 = CARRY(A1L67_adder_eqn);


--A1L70 is Add7~5 at LABCELL_X31_Y37_N3
A1L70_adder_eqn = ( A1L3038 ) + ( A1L3063 ) + ( A1L67 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add7~6 at LABCELL_X31_Y37_N3
A1L71_adder_eqn = ( A1L3038 ) + ( A1L3063 ) + ( A1L67 );
A1L71 = CARRY(A1L71_adder_eqn);


--A1L74 is Add7~9 at LABCELL_X31_Y37_N6
A1L74_adder_eqn = ( A1L3039 ) + ( A1L3064 ) + ( A1L71 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add7~10 at LABCELL_X31_Y37_N6
A1L75_adder_eqn = ( A1L3039 ) + ( A1L3064 ) + ( A1L71 );
A1L75 = CARRY(A1L75_adder_eqn);


--A1L78 is Add7~13 at LABCELL_X31_Y37_N9
A1L78_adder_eqn = ( A1L3065 ) + ( A1L3040 ) + ( A1L75 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add7~14 at LABCELL_X31_Y37_N9
A1L79_adder_eqn = ( A1L3065 ) + ( A1L3040 ) + ( A1L75 );
A1L79 = CARRY(A1L79_adder_eqn);


--A1L82 is Add7~17 at LABCELL_X31_Y37_N12
A1L82_adder_eqn = ( A1L3066 ) + ( A1L3041 ) + ( A1L79 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add7~18 at LABCELL_X31_Y37_N12
A1L83_adder_eqn = ( A1L3066 ) + ( A1L3041 ) + ( A1L79 );
A1L83 = CARRY(A1L83_adder_eqn);


--A1L86 is Add7~21 at LABCELL_X31_Y37_N15
A1L86_adder_eqn = ( A1L3042 ) + ( A1L3067 ) + ( A1L83 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add7~22 at LABCELL_X31_Y37_N15
A1L87_adder_eqn = ( A1L3042 ) + ( A1L3067 ) + ( A1L83 );
A1L87 = CARRY(A1L87_adder_eqn);


--A1L90 is Add7~25 at LABCELL_X31_Y37_N18
A1L90_adder_eqn = ( A1L3043 ) + ( A1L3068 ) + ( A1L87 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add7~26 at LABCELL_X31_Y37_N18
A1L91_adder_eqn = ( A1L3043 ) + ( A1L3068 ) + ( A1L87 );
A1L91 = CARRY(A1L91_adder_eqn);


--A1L94 is Add7~29 at LABCELL_X31_Y37_N21
A1L94_adder_eqn = ( A1L3044 ) + ( A1L3069 ) + ( A1L91 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add7~30 at LABCELL_X31_Y37_N21
A1L95_adder_eqn = ( A1L3044 ) + ( A1L3069 ) + ( A1L91 );
A1L95 = CARRY(A1L95_adder_eqn);


--A1L98 is Add7~33 at LABCELL_X31_Y37_N24
A1L98_adder_eqn = ( A1L3070 ) + ( A1L3045 ) + ( A1L95 );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add7~34 at LABCELL_X31_Y37_N24
A1L99_adder_eqn = ( A1L3070 ) + ( A1L3045 ) + ( A1L95 );
A1L99 = CARRY(A1L99_adder_eqn);


--A1L102 is Add7~37 at LABCELL_X31_Y37_N27
A1L102_adder_eqn = ( A1L3046 ) + ( A1L3071 ) + ( A1L99 );
A1L102 = SUM(A1L102_adder_eqn);

--A1L103 is Add7~38 at LABCELL_X31_Y37_N27
A1L103_adder_eqn = ( A1L3046 ) + ( A1L3071 ) + ( A1L99 );
A1L103 = CARRY(A1L103_adder_eqn);


--A1L106 is Add7~41 at LABCELL_X31_Y37_N30
A1L106_adder_eqn = ( A1L3047 ) + ( A1L3072 ) + ( A1L103 );
A1L106 = SUM(A1L106_adder_eqn);

--A1L107 is Add7~42 at LABCELL_X31_Y37_N30
A1L107_adder_eqn = ( A1L3047 ) + ( A1L3072 ) + ( A1L103 );
A1L107 = CARRY(A1L107_adder_eqn);


--A1L110 is Add7~45 at LABCELL_X31_Y37_N33
A1L110_adder_eqn = ( A1L3048 ) + ( GND ) + ( A1L107 );
A1L110 = SUM(A1L110_adder_eqn);

--A1L111 is Add7~46 at LABCELL_X31_Y37_N33
A1L111_adder_eqn = ( A1L3048 ) + ( GND ) + ( A1L107 );
A1L111 = CARRY(A1L111_adder_eqn);


--A1L114 is Add7~49 at LABCELL_X31_Y37_N36
A1L114_adder_eqn = ( A1L3049 ) + ( GND ) + ( A1L111 );
A1L114 = SUM(A1L114_adder_eqn);

--A1L115 is Add7~50 at LABCELL_X31_Y37_N36
A1L115_adder_eqn = ( A1L3049 ) + ( GND ) + ( A1L111 );
A1L115 = CARRY(A1L115_adder_eqn);


--A1L118 is Add7~53 at LABCELL_X31_Y37_N39
A1L118_adder_eqn = ( A1L3050 ) + ( GND ) + ( A1L115 );
A1L118 = SUM(A1L118_adder_eqn);

--A1L119 is Add7~54 at LABCELL_X31_Y37_N39
A1L119_adder_eqn = ( A1L3050 ) + ( GND ) + ( A1L115 );
A1L119 = CARRY(A1L119_adder_eqn);


--A1L122 is Add7~57 at LABCELL_X31_Y37_N42
A1L122_adder_eqn = ( GND ) + ( A1L3051 ) + ( A1L119 );
A1L122 = SUM(A1L122_adder_eqn);

--A1L123 is Add7~58 at LABCELL_X31_Y37_N42
A1L123_adder_eqn = ( GND ) + ( A1L3051 ) + ( A1L119 );
A1L123 = CARRY(A1L123_adder_eqn);


--A1L126 is Add7~61 at LABCELL_X31_Y37_N45
A1L126_adder_eqn = ( GND ) + ( A1L3052 ) + ( A1L123 );
A1L126 = SUM(A1L126_adder_eqn);


--A1L243 is Add15~50 at LABCELL_X31_Y41_N33
A1L243_adder_eqn = ( A1L5404 ) + ( A1L5379 ) + ( A1L247 );
A1L243 = CARRY(A1L243_adder_eqn);


--MD10_mem[0][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][8] at FF_X42_Y47_N49
--register power-up is low

MD10_mem[0][8] = DFFEAS(MD10L26, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][8],  ,  , MD10_mem_used[1]);


--MD10_mem[0][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][40] at FF_X42_Y47_N53
--register power-up is low

MD10_mem[0][40] = DFFEAS(MD10L90, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][40],  ,  , MD10_mem_used[1]);


--MD10_mem[0][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][24] at FF_X34_Y45_N17
--register power-up is low

MD10_mem[0][24] = DFFEAS(MD10L58, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][24],  ,  , MD10_mem_used[1]);


--MD10_mem[0][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][56] at FF_X34_Y45_N14
--register power-up is low

MD10_mem[0][56] = DFFEAS(MD10L122, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][56],  ,  , MD10_mem_used[1]);


--MD10_mem[0][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][16] at FF_X36_Y47_N8
--register power-up is low

MD10_mem[0][16] = DFFEAS(MD10L42, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][16],  ,  , MD10_mem_used[1]);


--MD10_mem[0][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][48] at FF_X36_Y47_N11
--register power-up is low

MD10_mem[0][48] = DFFEAS(MD10L106, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][48],  ,  , MD10_mem_used[1]);


--MD10_mem[1][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0] at FF_X37_Y47_N55
--register power-up is low

MD10_mem[1][0] = DFFEAS(MD10L161, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][0],  ,  , MD10_mem_used[2]);


--MD10_mem[1][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][32] at FF_X37_Y47_N49
--register power-up is low

MD10_mem[1][32] = DFFEAS(MD10L225, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][32],  ,  , MD10_mem_used[2]);


--YD1_valid_write_data_length_byte_counter[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17] at FF_X6_Y4_N52
--register power-up is low

YD1_valid_write_data_length_byte_counter[17] = DFFEAS(YD1L660, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8] at FF_X6_Y4_N19
--register power-up is low

YD1_valid_write_data_length_byte_counter[8] = DFFEAS(YD1L661, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9] at FF_X6_Y4_N38
--register power-up is low

YD1_valid_write_data_length_byte_counter[9] = DFFEAS(YD1L668, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10] at FF_X6_Y4_N50
--register power-up is low

YD1_valid_write_data_length_byte_counter[10] = DFFEAS(YD1L669, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7] at FF_X8_Y4_N37
--register power-up is low

YD1_valid_write_data_length_byte_counter[7] = DFFEAS(YD1L670, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] at FF_X6_Y4_N8
--register power-up is low

YD1_valid_write_data_length_byte_counter[18] = DFFEAS(YD1L671, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16] at FF_X6_Y4_N10
--register power-up is low

YD1_valid_write_data_length_byte_counter[16] = DFFEAS(YD1L672, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11] at FF_X6_Y4_N16
--register power-up is low

YD1_valid_write_data_length_byte_counter[11] = DFFEAS(YD1L673, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12] at FF_X6_Y4_N43
--register power-up is low

YD1_valid_write_data_length_byte_counter[12] = DFFEAS(YD1L674, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13] at FF_X6_Y4_N25
--register power-up is low

YD1_valid_write_data_length_byte_counter[13] = DFFEAS(YD1L675, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14] at FF_X6_Y4_N56
--register power-up is low

YD1_valid_write_data_length_byte_counter[14] = DFFEAS(YD1L676, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1_valid_write_data_length_byte_counter[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15] at FF_X6_Y4_N58
--register power-up is low

YD1_valid_write_data_length_byte_counter[15] = DFFEAS(YD1L677, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--MD10_mem[4][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][15] at FF_X40_Y46_N1
--register power-up is low

MD10_mem[4][15] = DFFEAS(MD10L638, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][15],  ,  , MD10_mem_used[5]);


--MD10_mem[4][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][47] at FF_X45_Y46_N1
--register power-up is low

MD10_mem[4][47] = DFFEAS(MD10L702, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][47],  ,  , MD10_mem_used[5]);


--MD10_mem[4][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][23] at FF_X34_Y46_N19
--register power-up is low

MD10_mem[4][23] = DFFEAS(MD10L654, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][23],  ,  , MD10_mem_used[5]);


--MD10_mem[4][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][55] at FF_X40_Y46_N11
--register power-up is low

MD10_mem[4][55] = DFFEAS(MD10L718, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][55],  ,  , MD10_mem_used[5]);


--MD10_mem[4][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][31] at FF_X30_Y46_N7
--register power-up is low

MD10_mem[4][31] = DFFEAS(MD10L670, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][31],  ,  , MD10_mem_used[5]);


--MD10_mem[4][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][63] at FF_X45_Y46_N22
--register power-up is low

MD10_mem[4][63] = DFFEAS(MD10L734, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][63],  ,  , MD10_mem_used[5]);


--MD10_mem[5][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][7] at FF_X45_Y47_N53
--register power-up is low

MD10_mem[5][7] = DFFEAS(MD10L765, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][7],  ,  , MD10_mem_used[6]);


--MD10_mem[5][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][39] at FF_X45_Y47_N31
--register power-up is low

MD10_mem[5][39] = DFFEAS(MD10L807, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][39],  ,  , MD10_mem_used[6]);


--MD10_mem[4][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][14] at FF_X43_Y44_N43
--register power-up is low

MD10_mem[4][14] = DFFEAS(MD10L636, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][14],  ,  , MD10_mem_used[5]);


--MD10_mem[4][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][46] at FF_X36_Y46_N37
--register power-up is low

MD10_mem[4][46] = DFFEAS(MD10L700, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][46],  ,  , MD10_mem_used[5]);


--MD10_mem[4][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][30] at FF_X43_Y44_N4
--register power-up is low

MD10_mem[4][30] = DFFEAS(MD10L668, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][30],  ,  , MD10_mem_used[5]);


--MD10_mem[4][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][62] at FF_X40_Y46_N28
--register power-up is low

MD10_mem[4][62] = DFFEAS(MD10L732, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][62],  ,  , MD10_mem_used[5]);


--MD10_mem[4][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][22] at FF_X46_Y44_N25
--register power-up is low

MD10_mem[4][22] = DFFEAS(MD10L652, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][22],  ,  , MD10_mem_used[5]);


--MD10_mem[4][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][54] at FF_X43_Y44_N19
--register power-up is low

MD10_mem[4][54] = DFFEAS(MD10L716, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][54],  ,  , MD10_mem_used[5]);


--MD10_mem[5][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][6] at FF_X45_Y47_N41
--register power-up is low

MD10_mem[5][6] = DFFEAS(RE3L15, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][6],  ,  , MD10_mem_used[6]);


--MD10_mem[5][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][38] at FF_X45_Y47_N37
--register power-up is low

MD10_mem[5][38] = DFFEAS(MD10L805, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][38],  ,  , MD10_mem_used[6]);


--MD10_mem[4][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][13] at FF_X43_Y44_N13
--register power-up is low

MD10_mem[4][13] = DFFEAS(MD10L634, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][13],  ,  , MD10_mem_used[5]);


--MD10_mem[4][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][45] at FF_X36_Y46_N43
--register power-up is low

MD10_mem[4][45] = DFFEAS(MD10L698, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][45],  ,  , MD10_mem_used[5]);


--MD10_mem[4][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][29] at FF_X34_Y46_N16
--register power-up is low

MD10_mem[4][29] = DFFEAS(MD10L666, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][29],  ,  , MD10_mem_used[5]);


--MD10_mem[4][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][61] at FF_X36_Y46_N16
--register power-up is low

MD10_mem[4][61] = DFFEAS(MD10L730, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][61],  ,  , MD10_mem_used[5]);


--MD10_mem[4][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][21] at FF_X43_Y44_N34
--register power-up is low

MD10_mem[4][21] = DFFEAS(MD10L650, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][21],  ,  , MD10_mem_used[5]);


--MD10_mem[4][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][53] at FF_X35_Y46_N34
--register power-up is low

MD10_mem[4][53] = DFFEAS(MD10L714, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][53],  ,  , MD10_mem_used[5]);


--MD10_mem[5][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][5] at FF_X45_Y47_N10
--register power-up is low

MD10_mem[5][5] = DFFEAS(RE3L14, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][5],  ,  , MD10_mem_used[6]);


--MD10_mem[5][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][37] at FF_X45_Y47_N7
--register power-up is low

MD10_mem[5][37] = DFFEAS(RE3L46, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][37],  ,  , MD10_mem_used[6]);


--MD10_mem[4][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][12] at FF_X46_Y44_N55
--register power-up is low

MD10_mem[4][12] = DFFEAS(MD10L632, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][12],  ,  , MD10_mem_used[5]);


--MD10_mem[4][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][44] at FF_X36_Y46_N31
--register power-up is low

MD10_mem[4][44] = DFFEAS(MD10L696, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][44],  ,  , MD10_mem_used[5]);


--MD10_mem[4][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][28] at FF_X34_Y46_N43
--register power-up is low

MD10_mem[4][28] = DFFEAS(MD10L664, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][28],  ,  , MD10_mem_used[5]);


--MD10_mem[4][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][60] at FF_X36_Y46_N52
--register power-up is low

MD10_mem[4][60] = DFFEAS(MD10L728, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][60],  ,  , MD10_mem_used[5]);


--MD10_mem[4][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][20] at FF_X34_Y46_N50
--register power-up is low

MD10_mem[4][20] = DFFEAS(MD10L648, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][20],  ,  , MD10_mem_used[5]);


--MD10_mem[4][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][52] at FF_X36_Y46_N58
--register power-up is low

MD10_mem[4][52] = DFFEAS(MD10L712, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][52],  ,  , MD10_mem_used[5]);


--MD10_mem[5][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][4] at FF_X29_Y46_N37
--register power-up is low

MD10_mem[5][4] = DFFEAS(MD10L761, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][4],  ,  , MD10_mem_used[6]);


--MD10_mem[5][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][36] at FF_X29_Y46_N55
--register power-up is low

MD10_mem[5][36] = DFFEAS(MD10L802, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][36],  ,  , MD10_mem_used[6]);


--MD10_mem[4][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][11] at FF_X35_Y46_N31
--register power-up is low

MD10_mem[4][11] = DFFEAS(MD10L630, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][11],  ,  , MD10_mem_used[5]);


--MD10_mem[4][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][43] at FF_X40_Y46_N35
--register power-up is low

MD10_mem[4][43] = DFFEAS(MD10L694, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][43],  ,  , MD10_mem_used[5]);


--MD10_mem[4][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][27] at FF_X36_Y46_N28
--register power-up is low

MD10_mem[4][27] = DFFEAS(MD10L662, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][27],  ,  , MD10_mem_used[5]);


--MD10_mem[4][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][59] at FF_X36_Y46_N10
--register power-up is low

MD10_mem[4][59] = DFFEAS(MD10L726, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][59],  ,  , MD10_mem_used[5]);


--MD10_mem[4][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][19] at FF_X43_Y44_N50
--register power-up is low

MD10_mem[4][19] = DFFEAS(MD10L646, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][19],  ,  , MD10_mem_used[5]);


--MD10_mem[4][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][51] at FF_X43_Y44_N55
--register power-up is low

MD10_mem[4][51] = DFFEAS(MD10L710, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][51],  ,  , MD10_mem_used[5]);


--MD10_mem[5][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][3] at FF_X47_Y44_N11
--register power-up is low

MD10_mem[5][3] = DFFEAS(RE3L12, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][3],  ,  , MD10_mem_used[6]);


--MD10_mem[5][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][35] at FF_X47_Y44_N38
--register power-up is low

MD10_mem[5][35] = DFFEAS(RE3L44, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][35],  ,  , MD10_mem_used[6]);


--MD10_mem[4][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][10] at FF_X43_Y44_N46
--register power-up is low

MD10_mem[4][10] = DFFEAS(MD10L628, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][10],  ,  , MD10_mem_used[5]);


--MD10_mem[4][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][42] at FF_X40_Y46_N40
--register power-up is low

MD10_mem[4][42] = DFFEAS(MD10L692, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][42],  ,  , MD10_mem_used[5]);


--MD10_mem[4][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][26] at FF_X35_Y46_N1
--register power-up is low

MD10_mem[4][26] = DFFEAS(MD10L660, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][26],  ,  , MD10_mem_used[5]);


--MD10_mem[4][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][58] at FF_X35_Y46_N4
--register power-up is low

MD10_mem[4][58] = DFFEAS(MD10L724, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][58],  ,  , MD10_mem_used[5]);


--MD10_mem[4][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][18] at FF_X43_Y44_N52
--register power-up is low

MD10_mem[4][18] = DFFEAS(MD10L644, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][18],  ,  , MD10_mem_used[5]);


--MD10_mem[4][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][50] at FF_X34_Y46_N34
--register power-up is low

MD10_mem[4][50] = DFFEAS(MD10L708, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][50],  ,  , MD10_mem_used[5]);


--MD10_mem[5][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][2] at FF_X47_Y44_N40
--register power-up is low

MD10_mem[5][2] = DFFEAS(RE3L11, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][2],  ,  , MD10_mem_used[6]);


--MD10_mem[5][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][34] at FF_X47_Y44_N32
--register power-up is low

MD10_mem[5][34] = DFFEAS(RE3L43, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][34],  ,  , MD10_mem_used[6]);


--MD10_mem[4][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][9] at FF_X45_Y46_N28
--register power-up is low

MD10_mem[4][9] = DFFEAS(MD10L626, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][9],  ,  , MD10_mem_used[5]);


--MD10_mem[4][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][41] at FF_X45_Y46_N4
--register power-up is low

MD10_mem[4][41] = DFFEAS(MD10L690, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][41],  ,  , MD10_mem_used[5]);


--MD10_mem[4][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][25] at FF_X30_Y46_N40
--register power-up is low

MD10_mem[4][25] = DFFEAS(MD10L658, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][25],  ,  , MD10_mem_used[5]);


--MD10_mem[4][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][57] at FF_X40_Y46_N46
--register power-up is low

MD10_mem[4][57] = DFFEAS(MD10L722, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][57],  ,  , MD10_mem_used[5]);


--MD10_mem[4][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][17] at FF_X34_Y46_N1
--register power-up is low

MD10_mem[4][17] = DFFEAS(MD10L642, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][17],  ,  , MD10_mem_used[5]);


--MD10_mem[4][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][49] at FF_X35_Y46_N49
--register power-up is low

MD10_mem[4][49] = DFFEAS(MD10L706, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][49],  ,  , MD10_mem_used[5]);


--MD10_mem[5][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][1] at FF_X47_Y44_N34
--register power-up is low

MD10_mem[5][1] = DFFEAS(RE3L10, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][1],  ,  , MD10_mem_used[6]);


--MD10_mem[5][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][33] at FF_X39_Y44_N25
--register power-up is low

MD10_mem[5][33] = DFFEAS(MD10L798, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][33],  ,  , MD10_mem_used[6]);


--A1L6401Q is line_buffer[1][1][0]~_Duplicate_1 at FF_X25_Y43_N50
--register power-up is low

A1L6401Q = DFFEAS(A1L6400, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6404Q is line_buffer[1][1][1]~_Duplicate_1 at FF_X22_Y39_N29
--register power-up is low

A1L6404Q = DFFEAS(A1L6403, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6407Q is line_buffer[1][1][2]~_Duplicate_1 at FF_X31_Y43_N50
--register power-up is low

A1L6407Q = DFFEAS(A1L6406, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6410Q is line_buffer[1][1][3]~_Duplicate_1 at FF_X25_Y43_N17
--register power-up is low

A1L6410Q = DFFEAS(A1L6409, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6413Q is line_buffer[1][1][4]~_Duplicate_1 at FF_X25_Y43_N59
--register power-up is low

A1L6413Q = DFFEAS(A1L6412, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6416Q is line_buffer[1][1][5]~_Duplicate_1 at FF_X25_Y43_N20
--register power-up is low

A1L6416Q = DFFEAS(A1L6415, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6419Q is line_buffer[1][1][6]~_Duplicate_1 at FF_X25_Y43_N41
--register power-up is low

A1L6419Q = DFFEAS(A1L6418, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L6422Q is line_buffer[1][1][7]~_Duplicate_1 at FF_X25_Y43_N47
--register power-up is low

A1L6422Q = DFFEAS(A1L6421, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--A1L2054 is Mult3~mac at DSP_X20_Y47_N0
A1L2054 = EQUATION NOT SUPPORTED;

--A1L2039 is Mult3~325 at DSP_X20_Y47_N0
A1L2039 = EQUATION NOT SUPPORTED;

--A1L2040 is Mult3~326 at DSP_X20_Y47_N0
A1L2040 = EQUATION NOT SUPPORTED;

--A1L2041 is Mult3~327 at DSP_X20_Y47_N0
A1L2041 = EQUATION NOT SUPPORTED;

--A1L2042 is Mult3~328 at DSP_X20_Y47_N0
A1L2042 = EQUATION NOT SUPPORTED;

--A1L2043 is Mult3~329 at DSP_X20_Y47_N0
A1L2043 = EQUATION NOT SUPPORTED;

--A1L2044 is Mult3~330 at DSP_X20_Y47_N0
A1L2044 = EQUATION NOT SUPPORTED;

--A1L2045 is Mult3~331 at DSP_X20_Y47_N0
A1L2045 = EQUATION NOT SUPPORTED;

--A1L2046 is Mult3~332 at DSP_X20_Y47_N0
A1L2046 = EQUATION NOT SUPPORTED;

--A1L2047 is Mult3~333 at DSP_X20_Y47_N0
A1L2047 = EQUATION NOT SUPPORTED;

--A1L2048 is Mult3~334 at DSP_X20_Y47_N0
A1L2048 = EQUATION NOT SUPPORTED;

--A1L2049 is Mult3~335 at DSP_X20_Y47_N0
A1L2049 = EQUATION NOT SUPPORTED;

--A1L2050 is Mult3~336 at DSP_X20_Y47_N0
A1L2050 = EQUATION NOT SUPPORTED;

--A1L2051 is Mult3~337 at DSP_X20_Y47_N0
A1L2051 = EQUATION NOT SUPPORTED;

--A1L2052 is Mult3~338 at DSP_X20_Y47_N0
A1L2052 = EQUATION NOT SUPPORTED;

--A1L2053 is Mult3~339 at DSP_X20_Y47_N0
A1L2053 = EQUATION NOT SUPPORTED;


--A1L187 is Add14~58 at LABCELL_X31_Y45_N27
A1L187_adder_eqn = ( A1L5044 ) + ( A1L5402 ) + ( A1L191 );
A1L187 = CARRY(A1L187_adder_eqn);


--A1L3053 is Mult6~mac at DSP_X20_Y37_N0
A1L3053 = EQUATION NOT SUPPORTED;

--A1L3038 is Mult6~325 at DSP_X20_Y37_N0
A1L3038 = EQUATION NOT SUPPORTED;

--A1L3039 is Mult6~326 at DSP_X20_Y37_N0
A1L3039 = EQUATION NOT SUPPORTED;

--A1L3040 is Mult6~327 at DSP_X20_Y37_N0
A1L3040 = EQUATION NOT SUPPORTED;

--A1L3041 is Mult6~328 at DSP_X20_Y37_N0
A1L3041 = EQUATION NOT SUPPORTED;

--A1L3042 is Mult6~329 at DSP_X20_Y37_N0
A1L3042 = EQUATION NOT SUPPORTED;

--A1L3043 is Mult6~330 at DSP_X20_Y37_N0
A1L3043 = EQUATION NOT SUPPORTED;

--A1L3044 is Mult6~331 at DSP_X20_Y37_N0
A1L3044 = EQUATION NOT SUPPORTED;

--A1L3045 is Mult6~332 at DSP_X20_Y37_N0
A1L3045 = EQUATION NOT SUPPORTED;

--A1L3046 is Mult6~333 at DSP_X20_Y37_N0
A1L3046 = EQUATION NOT SUPPORTED;

--A1L3047 is Mult6~334 at DSP_X20_Y37_N0
A1L3047 = EQUATION NOT SUPPORTED;

--A1L3048 is Mult6~335 at DSP_X20_Y37_N0
A1L3048 = EQUATION NOT SUPPORTED;

--A1L3049 is Mult6~336 at DSP_X20_Y37_N0
A1L3049 = EQUATION NOT SUPPORTED;

--A1L3050 is Mult6~337 at DSP_X20_Y37_N0
A1L3050 = EQUATION NOT SUPPORTED;

--A1L3051 is Mult6~338 at DSP_X20_Y37_N0
A1L3051 = EQUATION NOT SUPPORTED;

--A1L3052 is Mult6~339 at DSP_X20_Y37_N0
A1L3052 = EQUATION NOT SUPPORTED;


--A1L247 is Add15~54 at LABCELL_X31_Y41_N30
A1L247_adder_eqn = ( A1L5378 ) + ( A1L5403 ) + ( A1L251 );
A1L247 = CARRY(A1L247_adder_eqn);


--MD10_mem[1][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][8] at FF_X43_Y47_N13
--register power-up is low

MD10_mem[1][8] = DFFEAS(MD10L177, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][8],  ,  , MD10_mem_used[2]);


--MD10_mem[1][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][40] at FF_X37_Y47_N34
--register power-up is low

MD10_mem[1][40] = DFFEAS(MD10L241, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][40],  ,  , MD10_mem_used[2]);


--MD10_mem[1][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][24] at FF_X34_Y47_N35
--register power-up is low

MD10_mem[1][24] = DFFEAS(MD10L209, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][24],  ,  , MD10_mem_used[2]);


--MD10_mem[1][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][56] at FF_X43_Y47_N19
--register power-up is low

MD10_mem[1][56] = DFFEAS(MD10L273, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][56],  ,  , MD10_mem_used[2]);


--MD10_mem[1][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][16] at FF_X34_Y47_N46
--register power-up is low

MD10_mem[1][16] = DFFEAS(MD10L193, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][16],  ,  , MD10_mem_used[2]);


--MD10_mem[1][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][48] at FF_X43_Y47_N35
--register power-up is low

MD10_mem[1][48] = DFFEAS(MD10L257, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L2, MD10_mem[2][48],  ,  , MD10_mem_used[2]);


--MD10_mem[2][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0] at FF_X39_Y45_N19
--register power-up is low

MD10_mem[2][0] = DFFEAS(MD10L310, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][0],  ,  , MD10_mem_used[3]);


--MD10_mem[2][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][32] at FF_X39_Y45_N40
--register power-up is low

MD10_mem[2][32] = DFFEAS(MD10L374, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][32],  ,  , MD10_mem_used[3]);


--YD1L77 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~1 at LABCELL_X7_Y4_N15
YD1L77_adder_eqn = ( YD1_valid_write_data_length_byte_counter[5] ) + ( VCC ) + ( YD1L106 );
YD1L77 = SUM(YD1L77_adder_eqn);

--YD1L78 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~2 at LABCELL_X7_Y4_N15
YD1L78_adder_eqn = ( YD1_valid_write_data_length_byte_counter[5] ) + ( VCC ) + ( YD1L106 );
YD1L78 = CARRY(YD1L78_adder_eqn);


--YD1L81 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~5 at LABCELL_X7_Y4_N51
YD1L81_adder_eqn = ( YD1_valid_write_data_length_byte_counter[17] ) + ( VCC ) + ( YD1L130 );
YD1L81 = SUM(YD1L81_adder_eqn);

--YD1L82 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~6 at LABCELL_X7_Y4_N51
YD1L82_adder_eqn = ( YD1_valid_write_data_length_byte_counter[17] ) + ( VCC ) + ( YD1L130 );
YD1L82 = CARRY(YD1L82_adder_eqn);


--YD1L36 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~1 at LABCELL_X1_Y4_N24
YD1L36_adder_eqn = ( YD1_scan_length[9] ) + ( GND ) + ( YD1L53 );
YD1L36 = SUM(YD1L36_adder_eqn);

--YD1L37 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~2 at LABCELL_X1_Y4_N24
YD1L37_adder_eqn = ( YD1_scan_length[9] ) + ( GND ) + ( YD1L53 );
YD1L37 = CARRY(YD1L37_adder_eqn);


--YD1L85 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~9 at LABCELL_X7_Y4_N24
YD1L85_adder_eqn = ( YD1_valid_write_data_length_byte_counter[8] ) + ( VCC ) + ( YD1L122 );
YD1L85 = SUM(YD1L85_adder_eqn);

--YD1L86 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~10 at LABCELL_X7_Y4_N24
YD1L86_adder_eqn = ( YD1_valid_write_data_length_byte_counter[8] ) + ( VCC ) + ( YD1L122 );
YD1L86 = CARRY(YD1L86_adder_eqn);


--YD1L89 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~13 at LABCELL_X7_Y4_N0
YD1L89_adder_eqn = ( YD1_valid_write_data_length_byte_counter[0] ) + ( VCC ) + ( !VCC );
YD1L89 = SUM(YD1L89_adder_eqn);

--YD1L90 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~14 at LABCELL_X7_Y4_N0
YD1L90_adder_eqn = ( YD1_valid_write_data_length_byte_counter[0] ) + ( VCC ) + ( !VCC );
YD1L90 = CARRY(YD1L90_adder_eqn);


--YD1L93 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~17 at LABCELL_X7_Y4_N3
YD1L93_adder_eqn = ( YD1_valid_write_data_length_byte_counter[1] ) + ( VCC ) + ( YD1L90 );
YD1L93 = SUM(YD1L93_adder_eqn);

--YD1L94 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~18 at LABCELL_X7_Y4_N3
YD1L94_adder_eqn = ( YD1_valid_write_data_length_byte_counter[1] ) + ( VCC ) + ( YD1L90 );
YD1L94 = CARRY(YD1L94_adder_eqn);


--YD1L97 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~21 at LABCELL_X7_Y4_N6
YD1L97_adder_eqn = ( YD1_valid_write_data_length_byte_counter[2] ) + ( VCC ) + ( YD1L94 );
YD1L97 = SUM(YD1L97_adder_eqn);

--YD1L98 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~22 at LABCELL_X7_Y4_N6
YD1L98_adder_eqn = ( YD1_valid_write_data_length_byte_counter[2] ) + ( VCC ) + ( YD1L94 );
YD1L98 = CARRY(YD1L98_adder_eqn);


--YD1L101 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~25 at LABCELL_X7_Y4_N9
YD1L101_adder_eqn = ( YD1_valid_write_data_length_byte_counter[3] ) + ( VCC ) + ( YD1L98 );
YD1L101 = SUM(YD1L101_adder_eqn);

--YD1L102 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~26 at LABCELL_X7_Y4_N9
YD1L102_adder_eqn = ( YD1_valid_write_data_length_byte_counter[3] ) + ( VCC ) + ( YD1L98 );
YD1L102 = CARRY(YD1L102_adder_eqn);


--YD1L105 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~29 at LABCELL_X7_Y4_N12
YD1L105_adder_eqn = ( YD1_valid_write_data_length_byte_counter[4] ) + ( VCC ) + ( YD1L102 );
YD1L105 = SUM(YD1L105_adder_eqn);

--YD1L106 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~30 at LABCELL_X7_Y4_N12
YD1L106_adder_eqn = ( YD1_valid_write_data_length_byte_counter[4] ) + ( VCC ) + ( YD1L102 );
YD1L106 = CARRY(YD1L106_adder_eqn);


--YD1L109 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~33 at LABCELL_X7_Y4_N18
YD1L109_adder_eqn = ( YD1_valid_write_data_length_byte_counter[6] ) + ( VCC ) + ( YD1L78 );
YD1L109 = SUM(YD1L109_adder_eqn);

--YD1L110 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~34 at LABCELL_X7_Y4_N18
YD1L110_adder_eqn = ( YD1_valid_write_data_length_byte_counter[6] ) + ( VCC ) + ( YD1L78 );
YD1L110 = CARRY(YD1L110_adder_eqn);


--YD1L113 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~37 at LABCELL_X7_Y4_N27
YD1L113_adder_eqn = ( YD1L646Q ) + ( VCC ) + ( YD1L86 );
YD1L113 = SUM(YD1L113_adder_eqn);

--YD1L114 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~38 at LABCELL_X7_Y4_N27
YD1L114_adder_eqn = ( YD1L646Q ) + ( VCC ) + ( YD1L86 );
YD1L114 = CARRY(YD1L114_adder_eqn);


--YD1L40 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~5 at LABCELL_X1_Y4_N0
YD1L40_adder_eqn = ( YD1_scan_length[0] ) + ( YD1_scan_length[1] ) + ( !VCC );
YD1L40 = SUM(YD1L40_adder_eqn);

--YD1L41 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~6 at LABCELL_X1_Y4_N0
YD1L41_adder_eqn = ( YD1_scan_length[0] ) + ( YD1_scan_length[1] ) + ( !VCC );
YD1L41 = CARRY(YD1L41_adder_eqn);


--YD1L117 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~41 at LABCELL_X7_Y4_N30
YD1L117_adder_eqn = ( YD1_valid_write_data_length_byte_counter[10] ) + ( VCC ) + ( YD1L114 );
YD1L117 = SUM(YD1L117_adder_eqn);

--YD1L118 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~42 at LABCELL_X7_Y4_N30
YD1L118_adder_eqn = ( YD1_valid_write_data_length_byte_counter[10] ) + ( VCC ) + ( YD1L114 );
YD1L118 = CARRY(YD1L118_adder_eqn);


--YD1L44 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~9 at LABCELL_X1_Y4_N3
YD1L44_adder_eqn = ( YD1_scan_length[2] ) + ( GND ) + ( YD1L41 );
YD1L44 = SUM(YD1L44_adder_eqn);

--YD1L45 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~10 at LABCELL_X1_Y4_N3
YD1L45_adder_eqn = ( YD1_scan_length[2] ) + ( GND ) + ( YD1L41 );
YD1L45 = CARRY(YD1L45_adder_eqn);


--YD1L121 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~45 at LABCELL_X7_Y4_N21
YD1L121_adder_eqn = ( YD1_valid_write_data_length_byte_counter[7] ) + ( VCC ) + ( YD1L110 );
YD1L121 = SUM(YD1L121_adder_eqn);

--YD1L122 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~46 at LABCELL_X7_Y4_N21
YD1L122_adder_eqn = ( YD1_valid_write_data_length_byte_counter[7] ) + ( VCC ) + ( YD1L110 );
YD1L122 = CARRY(YD1L122_adder_eqn);


--YD1L125 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~49 at LABCELL_X7_Y4_N54
YD1L125_adder_eqn = ( YD1L657Q ) + ( VCC ) + ( YD1L82 );
YD1L125 = SUM(YD1L125_adder_eqn);


--YD1L48 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~13 at LABCELL_X1_Y4_N27
YD1L48_adder_eqn = ( GND ) + ( GND ) + ( YD1L37 );
YD1L48 = SUM(YD1L48_adder_eqn);


--YD1L129 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~53 at LABCELL_X7_Y4_N48
YD1L129_adder_eqn = ( YD1_valid_write_data_length_byte_counter[16] ) + ( VCC ) + ( YD1L150 );
YD1L129 = SUM(YD1L129_adder_eqn);

--YD1L130 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~54 at LABCELL_X7_Y4_N48
YD1L130_adder_eqn = ( YD1_valid_write_data_length_byte_counter[16] ) + ( VCC ) + ( YD1L150 );
YD1L130 = CARRY(YD1L130_adder_eqn);


--YD1L52 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~17 at LABCELL_X1_Y4_N21
YD1L52_adder_eqn = ( YD1_scan_length[8] ) + ( GND ) + ( YD1L73 );
YD1L52 = SUM(YD1L52_adder_eqn);

--YD1L53 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~18 at LABCELL_X1_Y4_N21
YD1L53_adder_eqn = ( YD1_scan_length[8] ) + ( GND ) + ( YD1L73 );
YD1L53 = CARRY(YD1L53_adder_eqn);


--YD1L133 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~57 at LABCELL_X7_Y4_N33
YD1L133_adder_eqn = ( YD1_valid_write_data_length_byte_counter[11] ) + ( VCC ) + ( YD1L118 );
YD1L133 = SUM(YD1L133_adder_eqn);

--YD1L134 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~58 at LABCELL_X7_Y4_N33
YD1L134_adder_eqn = ( YD1_valid_write_data_length_byte_counter[11] ) + ( VCC ) + ( YD1L118 );
YD1L134 = CARRY(YD1L134_adder_eqn);


--YD1L56 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~21 at LABCELL_X1_Y4_N6
YD1L56_adder_eqn = ( YD1_scan_length[3] ) + ( GND ) + ( YD1L45 );
YD1L56 = SUM(YD1L56_adder_eqn);

--YD1L57 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~22 at LABCELL_X1_Y4_N6
YD1L57_adder_eqn = ( YD1_scan_length[3] ) + ( GND ) + ( YD1L45 );
YD1L57 = CARRY(YD1L57_adder_eqn);


--YD1L137 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~61 at LABCELL_X7_Y4_N36
YD1L137_adder_eqn = ( YD1_valid_write_data_length_byte_counter[12] ) + ( VCC ) + ( YD1L134 );
YD1L137 = SUM(YD1L137_adder_eqn);

--YD1L138 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~62 at LABCELL_X7_Y4_N36
YD1L138_adder_eqn = ( YD1_valid_write_data_length_byte_counter[12] ) + ( VCC ) + ( YD1L134 );
YD1L138 = CARRY(YD1L138_adder_eqn);


--YD1L60 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~25 at LABCELL_X1_Y4_N9
YD1L60_adder_eqn = ( YD1_scan_length[4] ) + ( GND ) + ( YD1L57 );
YD1L60 = SUM(YD1L60_adder_eqn);

--YD1L61 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~26 at LABCELL_X1_Y4_N9
YD1L61_adder_eqn = ( YD1_scan_length[4] ) + ( GND ) + ( YD1L57 );
YD1L61 = CARRY(YD1L61_adder_eqn);


--YD1L141 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~65 at LABCELL_X7_Y4_N39
YD1L141_adder_eqn = ( YD1_valid_write_data_length_byte_counter[13] ) + ( VCC ) + ( YD1L138 );
YD1L141 = SUM(YD1L141_adder_eqn);

--YD1L142 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~66 at LABCELL_X7_Y4_N39
YD1L142_adder_eqn = ( YD1_valid_write_data_length_byte_counter[13] ) + ( VCC ) + ( YD1L138 );
YD1L142 = CARRY(YD1L142_adder_eqn);


--YD1L64 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~29 at LABCELL_X1_Y4_N12
YD1L64_adder_eqn = ( YD1_scan_length[5] ) + ( GND ) + ( YD1L61 );
YD1L64 = SUM(YD1L64_adder_eqn);

--YD1L65 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~30 at LABCELL_X1_Y4_N12
YD1L65_adder_eqn = ( YD1_scan_length[5] ) + ( GND ) + ( YD1L61 );
YD1L65 = CARRY(YD1L65_adder_eqn);


--YD1L145 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~69 at LABCELL_X7_Y4_N42
YD1L145_adder_eqn = ( YD1L652Q ) + ( VCC ) + ( YD1L142 );
YD1L145 = SUM(YD1L145_adder_eqn);

--YD1L146 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~70 at LABCELL_X7_Y4_N42
YD1L146_adder_eqn = ( YD1L652Q ) + ( VCC ) + ( YD1L142 );
YD1L146 = CARRY(YD1L146_adder_eqn);


--YD1L68 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~33 at LABCELL_X1_Y4_N15
YD1L68_adder_eqn = ( YD1_scan_length[6] ) + ( GND ) + ( YD1L65 );
YD1L68 = SUM(YD1L68_adder_eqn);

--YD1L69 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~34 at LABCELL_X1_Y4_N15
YD1L69_adder_eqn = ( YD1_scan_length[6] ) + ( GND ) + ( YD1L65 );
YD1L69 = CARRY(YD1L69_adder_eqn);


--YD1L149 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~73 at LABCELL_X7_Y4_N45
YD1L149_adder_eqn = ( YD1_valid_write_data_length_byte_counter[15] ) + ( VCC ) + ( YD1L146 );
YD1L149 = SUM(YD1L149_adder_eqn);

--YD1L150 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~74 at LABCELL_X7_Y4_N45
YD1L150_adder_eqn = ( YD1_valid_write_data_length_byte_counter[15] ) + ( VCC ) + ( YD1L146 );
YD1L150 = CARRY(YD1L150_adder_eqn);


--YD1L72 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~37 at LABCELL_X1_Y4_N18
YD1L72_adder_eqn = ( YD1_scan_length[7] ) + ( GND ) + ( YD1L69 );
YD1L72 = SUM(YD1L72_adder_eqn);

--YD1L73 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~38 at LABCELL_X1_Y4_N18
YD1L73_adder_eqn = ( YD1_scan_length[7] ) + ( GND ) + ( YD1L69 );
YD1L73 = CARRY(YD1L73_adder_eqn);


--MD10_mem[5][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][15] at FF_X43_Y46_N16
--register power-up is low

MD10_mem[5][15] = DFFEAS(MD10L774, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][15],  ,  , MD10_mem_used[6]);


--MD10_mem[5][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][47] at FF_X43_Y46_N22
--register power-up is low

MD10_mem[5][47] = DFFEAS(MD10L817, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][47],  ,  , MD10_mem_used[6]);


--MD10_mem[5][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][23] at FF_X39_Y44_N22
--register power-up is low

MD10_mem[5][23] = DFFEAS(RE3L32, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][23],  ,  , MD10_mem_used[6]);


--MD10_mem[5][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][55] at FF_X39_Y44_N20
--register power-up is low

MD10_mem[5][55] = DFFEAS(RE3L64, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][55],  ,  , MD10_mem_used[6]);


--MD10_mem[5][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][31] at FF_X29_Y46_N52
--register power-up is low

MD10_mem[5][31] = DFFEAS(MD10L795, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][31],  ,  , MD10_mem_used[6]);


--MD10_mem[5][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][63] at FF_X29_Y46_N43
--register power-up is low

MD10_mem[5][63] = DFFEAS(RE3L72, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][63],  ,  , MD10_mem_used[6]);


--MD10_mem[5][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][14] at FF_X39_Y44_N4
--register power-up is low

MD10_mem[5][14] = DFFEAS(RE3L23, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][14],  ,  , MD10_mem_used[6]);


--MD10_mem[5][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][46] at FF_X39_Y44_N2
--register power-up is low

MD10_mem[5][46] = DFFEAS(RE3L55, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][46],  ,  , MD10_mem_used[6]);


--MD10_mem[5][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][30] at FF_X43_Y46_N37
--register power-up is low

MD10_mem[5][30] = DFFEAS(MD10L793, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][30],  ,  , MD10_mem_used[6]);


--MD10_mem[5][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][62] at FF_X43_Y46_N31
--register power-up is low

MD10_mem[5][62] = DFFEAS(MD10L836, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][62],  ,  , MD10_mem_used[6]);


--MD10_mem[5][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][22] at FF_X48_Y46_N37
--register power-up is low

MD10_mem[5][22] = DFFEAS(MD10L782, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][22],  ,  , MD10_mem_used[6]);


--MD10_mem[5][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][54] at FF_X48_Y46_N40
--register power-up is low

MD10_mem[5][54] = DFFEAS(MD10L826, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][54],  ,  , MD10_mem_used[6]);


--MD10_mem[5][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][13] at FF_X48_Y46_N8
--register power-up is low

MD10_mem[5][13] = DFFEAS(RE3L22, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][13],  ,  , MD10_mem_used[6]);


--MD10_mem[5][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][45] at FF_X48_Y46_N11
--register power-up is low

MD10_mem[5][45] = DFFEAS(RE3L54, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][45],  ,  , MD10_mem_used[6]);


--MD10_mem[5][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][29] at FF_X31_Y46_N13
--register power-up is low

MD10_mem[5][29] = DFFEAS(RE3L38, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][29],  ,  , MD10_mem_used[6]);


--MD10_mem[5][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][61] at FF_X31_Y46_N16
--register power-up is low

MD10_mem[5][61] = DFFEAS(RE3L70, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][61],  ,  , MD10_mem_used[6]);


--MD10_mem[5][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][21] at FF_X31_Y46_N8
--register power-up is low

MD10_mem[5][21] = DFFEAS(RE3L30, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][21],  ,  , MD10_mem_used[6]);


--MD10_mem[5][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][53] at FF_X31_Y46_N10
--register power-up is low

MD10_mem[5][53] = DFFEAS(RE3L62, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][53],  ,  , MD10_mem_used[6]);


--MD10_mem[5][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][12] at FF_X48_Y46_N13
--register power-up is low

MD10_mem[5][12] = DFFEAS(RE3L21, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][12],  ,  , MD10_mem_used[6]);


--MD10_mem[5][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][44] at FF_X48_Y46_N17
--register power-up is low

MD10_mem[5][44] = DFFEAS(RE3L53, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][44],  ,  , MD10_mem_used[6]);


--MD10_mem[5][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][28] at FF_X31_Y46_N49
--register power-up is low

MD10_mem[5][28] = DFFEAS(RE3L37, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][28],  ,  , MD10_mem_used[6]);


--MD10_mem[5][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][60] at FF_X31_Y46_N53
--register power-up is low

MD10_mem[5][60] = DFFEAS(RE3L69, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][60],  ,  , MD10_mem_used[6]);


--MD10_mem[5][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][20] at FF_X37_Y44_N38
--register power-up is low

MD10_mem[5][20] = DFFEAS(RE3L29, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][20],  ,  , MD10_mem_used[6]);


--MD10_mem[5][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][52] at FF_X37_Y44_N40
--register power-up is low

MD10_mem[5][52] = DFFEAS(RE3L61, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][52],  ,  , MD10_mem_used[6]);


--MD10_mem[5][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][11] at FF_X42_Y46_N52
--register power-up is low

MD10_mem[5][11] = DFFEAS(RE3L20, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][11],  ,  , MD10_mem_used[6]);


--MD10_mem[5][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][43] at FF_X37_Y44_N7
--register power-up is low

MD10_mem[5][43] = DFFEAS(RE3L52, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][43],  ,  , MD10_mem_used[6]);


--MD10_mem[5][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][27] at FF_X37_Y44_N10
--register power-up is low

MD10_mem[5][27] = DFFEAS(RE3L36, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][27],  ,  , MD10_mem_used[6]);


--MD10_mem[5][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][59] at FF_X37_Y44_N14
--register power-up is low

MD10_mem[5][59] = DFFEAS(RE3L68, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][59],  ,  , MD10_mem_used[6]);


--MD10_mem[5][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][19] at FF_X37_Y44_N59
--register power-up is low

MD10_mem[5][19] = DFFEAS(RE3L28, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][19],  ,  , MD10_mem_used[6]);


--MD10_mem[5][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][51] at FF_X35_Y43_N1
--register power-up is low

MD10_mem[5][51] = DFFEAS(MD10L822, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][51],  ,  , MD10_mem_used[6]);


--MD10_mem[5][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][10] at FF_X42_Y46_N19
--register power-up is low

MD10_mem[5][10] = DFFEAS(RE3L19, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][10],  ,  , MD10_mem_used[6]);


--MD10_mem[5][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][42] at FF_X42_Y46_N16
--register power-up is low

MD10_mem[5][42] = DFFEAS(RE3L51, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][42],  ,  , MD10_mem_used[6]);


--MD10_mem[5][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][26] at FF_X33_Y43_N37
--register power-up is low

MD10_mem[5][26] = DFFEAS(MD10L788, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][26],  ,  , MD10_mem_used[6]);


--MD10_mem[5][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][58] at FF_X33_Y43_N22
--register power-up is low

MD10_mem[5][58] = DFFEAS(MD10L831, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][58],  ,  , MD10_mem_used[6]);


--MD10_mem[5][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][18] at FF_X37_Y44_N16
--register power-up is low

MD10_mem[5][18] = DFFEAS(RE3L27, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][18],  ,  , MD10_mem_used[6]);


--MD10_mem[5][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][50] at FF_X37_Y44_N55
--register power-up is low

MD10_mem[5][50] = DFFEAS(RE3L59, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][50],  ,  , MD10_mem_used[6]);


--MD10_mem[5][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][9] at FF_X42_Y46_N13
--register power-up is low

MD10_mem[5][9] = DFFEAS(RE3L18, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][9],  ,  , MD10_mem_used[6]);


--MD10_mem[5][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][41] at FF_X42_Y46_N58
--register power-up is low

MD10_mem[5][41] = DFFEAS(RE3L50, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][41],  ,  , MD10_mem_used[6]);


--MD10_mem[5][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][25] at FF_X29_Y46_N58
--register power-up is low

MD10_mem[5][25] = DFFEAS(MD10L786, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][25],  ,  , MD10_mem_used[6]);


--MD10_mem[5][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][57] at FF_X29_Y46_N46
--register power-up is low

MD10_mem[5][57] = DFFEAS(RE3L66, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][57],  ,  , MD10_mem_used[6]);


--MD10_mem[5][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][17] at FF_X31_Y46_N43
--register power-up is low

MD10_mem[5][17] = DFFEAS(RE3L26, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][17],  ,  , MD10_mem_used[6]);


--MD10_mem[5][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][49] at FF_X31_Y46_N46
--register power-up is low

MD10_mem[5][49] = DFFEAS(RE3L58, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][49],  ,  , MD10_mem_used[6]);


--A1L6346Q is line_buffer[0][2][0]~_Duplicate_2 at FF_X22_Y39_N11
--register power-up is low

A1L6346Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6344,  ,  , VCC);


--A1L6350Q is line_buffer[0][2][1]~_Duplicate_2 at FF_X21_Y43_N50
--register power-up is low

A1L6350Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6348,  ,  , VCC);


--A1L6354Q is line_buffer[0][2][2]~_Duplicate_2 at FF_X21_Y43_N44
--register power-up is low

A1L6354Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6352,  ,  , VCC);


--A1L6358Q is line_buffer[0][2][3]~_Duplicate_2 at FF_X21_Y43_N47
--register power-up is low

A1L6358Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6356,  ,  , VCC);


--A1L6362Q is line_buffer[0][2][4]~_Duplicate_2 at FF_X25_Y43_N29
--register power-up is low

A1L6362Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6360,  ,  , VCC);


--A1L6366Q is line_buffer[0][2][5]~_Duplicate_2 at FF_X21_Y43_N38
--register power-up is low

A1L6366Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6364,  ,  , VCC);


--A1L6370Q is line_buffer[0][2][6]~_Duplicate_2 at FF_X21_Y43_N23
--register power-up is low

A1L6370Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6368,  ,  , VCC);


--A1L6374Q is line_buffer[0][2][7]~_Duplicate_2 at FF_X25_Y43_N8
--register power-up is low

A1L6374Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6372,  ,  , VCC);


--A1L1388 is Mult1~mac at DSP_X20_Y45_N0
A1L1388 = EQUATION NOT SUPPORTED;

--A1L1373 is Mult1~325 at DSP_X20_Y45_N0
A1L1373 = EQUATION NOT SUPPORTED;

--A1L1374 is Mult1~326 at DSP_X20_Y45_N0
A1L1374 = EQUATION NOT SUPPORTED;

--A1L1375 is Mult1~327 at DSP_X20_Y45_N0
A1L1375 = EQUATION NOT SUPPORTED;

--A1L1376 is Mult1~328 at DSP_X20_Y45_N0
A1L1376 = EQUATION NOT SUPPORTED;

--A1L1377 is Mult1~329 at DSP_X20_Y45_N0
A1L1377 = EQUATION NOT SUPPORTED;

--A1L1378 is Mult1~330 at DSP_X20_Y45_N0
A1L1378 = EQUATION NOT SUPPORTED;

--A1L1379 is Mult1~331 at DSP_X20_Y45_N0
A1L1379 = EQUATION NOT SUPPORTED;

--A1L1380 is Mult1~332 at DSP_X20_Y45_N0
A1L1380 = EQUATION NOT SUPPORTED;

--A1L1381 is Mult1~333 at DSP_X20_Y45_N0
A1L1381 = EQUATION NOT SUPPORTED;

--A1L1382 is Mult1~334 at DSP_X20_Y45_N0
A1L1382 = EQUATION NOT SUPPORTED;

--A1L1383 is Mult1~335 at DSP_X20_Y45_N0
A1L1383 = EQUATION NOT SUPPORTED;

--A1L1384 is Mult1~336 at DSP_X20_Y45_N0
A1L1384 = EQUATION NOT SUPPORTED;

--A1L1385 is Mult1~337 at DSP_X20_Y45_N0
A1L1385 = EQUATION NOT SUPPORTED;

--A1L1386 is Mult1~338 at DSP_X20_Y45_N0
A1L1386 = EQUATION NOT SUPPORTED;

--A1L1387 is Mult1~339 at DSP_X20_Y45_N0
A1L1387 = EQUATION NOT SUPPORTED;


--A1L191 is Add14~62 at LABCELL_X31_Y45_N24
A1L191_adder_eqn = ( A1L5043 ) + ( A1L5401 ) + ( A1L163 );
A1L191 = CARRY(A1L191_adder_eqn);


--A1L2387 is Mult4~mac at DSP_X20_Y39_N0
A1L2387 = EQUATION NOT SUPPORTED;

--A1L2372 is Mult4~325 at DSP_X20_Y39_N0
A1L2372 = EQUATION NOT SUPPORTED;

--A1L2373 is Mult4~326 at DSP_X20_Y39_N0
A1L2373 = EQUATION NOT SUPPORTED;

--A1L2374 is Mult4~327 at DSP_X20_Y39_N0
A1L2374 = EQUATION NOT SUPPORTED;

--A1L2375 is Mult4~328 at DSP_X20_Y39_N0
A1L2375 = EQUATION NOT SUPPORTED;

--A1L2376 is Mult4~329 at DSP_X20_Y39_N0
A1L2376 = EQUATION NOT SUPPORTED;

--A1L2377 is Mult4~330 at DSP_X20_Y39_N0
A1L2377 = EQUATION NOT SUPPORTED;

--A1L2378 is Mult4~331 at DSP_X20_Y39_N0
A1L2378 = EQUATION NOT SUPPORTED;

--A1L2379 is Mult4~332 at DSP_X20_Y39_N0
A1L2379 = EQUATION NOT SUPPORTED;

--A1L2380 is Mult4~333 at DSP_X20_Y39_N0
A1L2380 = EQUATION NOT SUPPORTED;

--A1L2381 is Mult4~334 at DSP_X20_Y39_N0
A1L2381 = EQUATION NOT SUPPORTED;

--A1L2382 is Mult4~335 at DSP_X20_Y39_N0
A1L2382 = EQUATION NOT SUPPORTED;

--A1L2383 is Mult4~336 at DSP_X20_Y39_N0
A1L2383 = EQUATION NOT SUPPORTED;

--A1L2384 is Mult4~337 at DSP_X20_Y39_N0
A1L2384 = EQUATION NOT SUPPORTED;

--A1L2385 is Mult4~338 at DSP_X20_Y39_N0
A1L2385 = EQUATION NOT SUPPORTED;

--A1L2386 is Mult4~339 at DSP_X20_Y39_N0
A1L2386 = EQUATION NOT SUPPORTED;


--A1L251 is Add15~58 at LABCELL_X31_Y41_N27
A1L251_adder_eqn = ( A1L5402 ) + ( A1L5377 ) + ( A1L255 );
A1L251 = CARRY(A1L251_adder_eqn);


--MD10_mem[2][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][8] at FF_X46_Y47_N49
--register power-up is low

MD10_mem[2][8] = DFFEAS(MD10L326, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][8],  ,  , MD10_mem_used[3]);


--MD10_mem[2][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][40] at FF_X36_Y48_N37
--register power-up is low

MD10_mem[2][40] = DFFEAS(MD10L390, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][40],  ,  , MD10_mem_used[3]);


--MD10_mem[2][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][24] at FF_X34_Y48_N55
--register power-up is low

MD10_mem[2][24] = DFFEAS(MD10L358, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][24],  ,  , MD10_mem_used[3]);


--MD10_mem[2][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][56] at FF_X36_Y48_N31
--register power-up is low

MD10_mem[2][56] = DFFEAS(MD10L422, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][56],  ,  , MD10_mem_used[3]);


--MD10_mem[2][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][16] at FF_X34_Y48_N50
--register power-up is low

MD10_mem[2][16] = DFFEAS(MD10L342, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][16],  ,  , MD10_mem_used[3]);


--MD10_mem[2][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][48] at FF_X46_Y47_N58
--register power-up is low

MD10_mem[2][48] = DFFEAS(MD10L406, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L3, MD10_mem[3][48],  ,  , MD10_mem_used[3]);


--MD10_mem[3][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0] at FF_X42_Y44_N5
--register power-up is low

MD10_mem[3][0] = DFFEAS(MD10L459, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][0],  ,  , MD10_mem_used[4]);


--MD10_mem[3][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][32] at FF_X42_Y44_N7
--register power-up is low

MD10_mem[3][32] = DFFEAS(MD10L523, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][32],  ,  , MD10_mem_used[4]);


--A1L6314Q is line_buffer[0][1][0]~_Duplicate_2 at FF_X22_Y39_N17
--register power-up is low

A1L6314Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6312,  ,  , VCC);


--A1L6318Q is line_buffer[0][1][1]~_Duplicate_2 at FF_X21_Y43_N29
--register power-up is low

A1L6318Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6316,  ,  , VCC);


--A1L6322Q is line_buffer[0][1][2]~_Duplicate_2 at FF_X21_Y43_N32
--register power-up is low

A1L6322Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6320,  ,  , VCC);


--A1L6326Q is line_buffer[0][1][3]~_Duplicate_2 at FF_X21_Y43_N35
--register power-up is low

A1L6326Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6324,  ,  , VCC);


--A1L6330Q is line_buffer[0][1][4]~_Duplicate_2 at FF_X25_Y43_N4
--register power-up is low

A1L6330Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6328,  ,  , VCC);


--A1L6334Q is line_buffer[0][1][5]~_Duplicate_2 at FF_X21_Y43_N41
--register power-up is low

A1L6334Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6332,  ,  , VCC);


--A1L6338Q is line_buffer[0][1][6]~_Duplicate_2 at FF_X21_Y43_N20
--register power-up is low

A1L6338Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6336,  ,  , VCC);


--A1L6342Q is line_buffer[0][1][7]~_Duplicate_2 at FF_X25_Y43_N2
--register power-up is low

A1L6342Q = DFFEAS( , GLOBAL(A1L335),  ,  ,  , A1L6340,  ,  , VCC);


--A1L731 is Mult0~8 at DSP_X20_Y43_N0
A1L731 = EQUATION NOT SUPPORTED;

--A1L732 is Mult0~9 at DSP_X20_Y43_N0
A1L732 = EQUATION NOT SUPPORTED;

--A1L733 is Mult0~10 at DSP_X20_Y43_N0
A1L733 = EQUATION NOT SUPPORTED;

--A1L734 is Mult0~11 at DSP_X20_Y43_N0
A1L734 = EQUATION NOT SUPPORTED;

--A1L735 is Mult0~12 at DSP_X20_Y43_N0
A1L735 = EQUATION NOT SUPPORTED;

--A1L736 is Mult0~13 at DSP_X20_Y43_N0
A1L736 = EQUATION NOT SUPPORTED;

--A1L737 is Mult0~14 at DSP_X20_Y43_N0
A1L737 = EQUATION NOT SUPPORTED;

--A1L738 is Mult0~15 at DSP_X20_Y43_N0
A1L738 = EQUATION NOT SUPPORTED;

--A1L739 is Mult0~16 at DSP_X20_Y43_N0
A1L739 = EQUATION NOT SUPPORTED;

--A1L740 is Mult0~17 at DSP_X20_Y43_N0
A1L740 = EQUATION NOT SUPPORTED;

--A1L741 is Mult0~18 at DSP_X20_Y43_N0
A1L741 = EQUATION NOT SUPPORTED;


--A1L1721 is Mult2~mac at DSP_X20_Y41_N0
A1L1721 = EQUATION NOT SUPPORTED;

--A1L1706 is Mult2~325 at DSP_X20_Y41_N0
A1L1706 = EQUATION NOT SUPPORTED;

--A1L1707 is Mult2~326 at DSP_X20_Y41_N0
A1L1707 = EQUATION NOT SUPPORTED;

--A1L1708 is Mult2~327 at DSP_X20_Y41_N0
A1L1708 = EQUATION NOT SUPPORTED;

--A1L1709 is Mult2~328 at DSP_X20_Y41_N0
A1L1709 = EQUATION NOT SUPPORTED;

--A1L1710 is Mult2~329 at DSP_X20_Y41_N0
A1L1710 = EQUATION NOT SUPPORTED;

--A1L1711 is Mult2~330 at DSP_X20_Y41_N0
A1L1711 = EQUATION NOT SUPPORTED;

--A1L1712 is Mult2~331 at DSP_X20_Y41_N0
A1L1712 = EQUATION NOT SUPPORTED;

--A1L1713 is Mult2~332 at DSP_X20_Y41_N0
A1L1713 = EQUATION NOT SUPPORTED;

--A1L1714 is Mult2~333 at DSP_X20_Y41_N0
A1L1714 = EQUATION NOT SUPPORTED;

--A1L1715 is Mult2~334 at DSP_X20_Y41_N0
A1L1715 = EQUATION NOT SUPPORTED;

--A1L1716 is Mult2~335 at DSP_X20_Y41_N0
A1L1716 = EQUATION NOT SUPPORTED;

--A1L1717 is Mult2~336 at DSP_X20_Y41_N0
A1L1717 = EQUATION NOT SUPPORTED;

--A1L1718 is Mult2~337 at DSP_X20_Y41_N0
A1L1718 = EQUATION NOT SUPPORTED;

--A1L1719 is Mult2~338 at DSP_X20_Y41_N0
A1L1719 = EQUATION NOT SUPPORTED;

--A1L1720 is Mult2~339 at DSP_X20_Y41_N0
A1L1720 = EQUATION NOT SUPPORTED;


--A1L255 is Add15~62 at LABCELL_X31_Y41_N24
A1L255_adder_eqn = ( A1L5376 ) + ( A1L5401 ) + ( A1L227 );
A1L255 = CARRY(A1L255_adder_eqn);


--MD10_mem[3][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][8] at FF_X46_Y46_N37
--register power-up is low

MD10_mem[3][8] = DFFEAS(MD10L475, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][8],  ,  , MD10_mem_used[4]);


--MD10_mem[3][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][40] at FF_X35_Y47_N4
--register power-up is low

MD10_mem[3][40] = DFFEAS(MD10L539, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][40],  ,  , MD10_mem_used[4]);


--MD10_mem[3][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][24] at FF_X35_Y47_N58
--register power-up is low

MD10_mem[3][24] = DFFEAS(MD10L507, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][24],  ,  , MD10_mem_used[4]);


--MD10_mem[3][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][56] at FF_X35_Y48_N34
--register power-up is low

MD10_mem[3][56] = DFFEAS(MD10L571, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][56],  ,  , MD10_mem_used[4]);


--MD10_mem[3][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][16] at FF_X37_Y46_N34
--register power-up is low

MD10_mem[3][16] = DFFEAS(MD10L491, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][16],  ,  , MD10_mem_used[4]);


--MD10_mem[3][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][48] at FF_X46_Y46_N34
--register power-up is low

MD10_mem[3][48] = DFFEAS(MD10L555, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L4, MD10_mem[4][48],  ,  , MD10_mem_used[4]);


--MD10_mem[4][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0] at FF_X46_Y44_N34
--register power-up is low

MD10_mem[4][0] = DFFEAS(MD10L608, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][0],  ,  , MD10_mem_used[5]);


--MD10_mem[4][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][32] at FF_X46_Y44_N19
--register power-up is low

MD10_mem[4][32] = DFFEAS(MD10L672, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][32],  ,  , MD10_mem_used[5]);


--MD10_mem[4][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][8] at FF_X45_Y46_N58
--register power-up is low

MD10_mem[4][8] = DFFEAS(MD10L624, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][8],  ,  , MD10_mem_used[5]);


--MD10_mem[4][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][40] at FF_X40_Y46_N13
--register power-up is low

MD10_mem[4][40] = DFFEAS(MD10L688, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][40],  ,  , MD10_mem_used[5]);


--MD10_mem[4][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][24] at FF_X34_Y46_N58
--register power-up is low

MD10_mem[4][24] = DFFEAS(MD10L656, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][24],  ,  , MD10_mem_used[5]);


--MD10_mem[4][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][56] at FF_X40_Y46_N19
--register power-up is low

MD10_mem[4][56] = DFFEAS(MD10L720, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][56],  ,  , MD10_mem_used[5]);


--MD10_mem[4][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][16] at FF_X34_Y46_N25
--register power-up is low

MD10_mem[4][16] = DFFEAS(MD10L640, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][16],  ,  , MD10_mem_used[5]);


--MD10_mem[4][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][48] at FF_X46_Y44_N37
--register power-up is low

MD10_mem[4][48] = DFFEAS(MD10L704, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L5, MD10_mem[5][48],  ,  , MD10_mem_used[5]);


--MD10_mem[5][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0] at FF_X47_Y46_N44
--register power-up is low

MD10_mem[5][0] = DFFEAS(RE3L9, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][0],  ,  , MD10_mem_used[6]);


--MD10_mem[5][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][32] at FF_X47_Y46_N46
--register power-up is low

MD10_mem[5][32] = DFFEAS(RE3L41, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][32],  ,  , MD10_mem_used[6]);


--MD10_mem[5][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][8] at FF_X42_Y46_N55
--register power-up is low

MD10_mem[5][8] = DFFEAS(RE3L17, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][8],  ,  , MD10_mem_used[6]);


--MD10_mem[5][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][40] at FF_X43_Y46_N34
--register power-up is low

MD10_mem[5][40] = DFFEAS(MD10L809, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][40],  ,  , MD10_mem_used[6]);


--MD10_mem[5][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][24] at FF_X29_Y46_N29
--register power-up is low

MD10_mem[5][24] = DFFEAS(RE3L33, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][24],  ,  , MD10_mem_used[6]);


--MD10_mem[5][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][56] at FF_X29_Y46_N25
--register power-up is low

MD10_mem[5][56] = DFFEAS(RE3L65, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][56],  ,  , MD10_mem_used[6]);


--MD10_mem[5][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][16] at FF_X42_Y46_N22
--register power-up is low

MD10_mem[5][16] = DFFEAS(RE3L25, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][16],  ,  , MD10_mem_used[6]);


--MD10_mem[5][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][48] at FF_X42_Y46_N49
--register power-up is low

MD10_mem[5][48] = DFFEAS(RE3L57, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L6, MD10_mem[6][48],  ,  , MD10_mem_used[6]);


--CF4L129 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 at LABCELL_X42_Y39_N36
CF4L129 = ( !CF4L128Q & ( (CF4L62 & (((!CF4_in_burstwrap_reg[0])))) ) ) # ( CF4L128Q & ( (CF4L62 & ((!LF3_saved_grant[0] & ((!LF3_saved_grant[1]) # ((!NE2L63)))) # (LF3_saved_grant[0] & (!NE2L56 & ((!LF3_saved_grant[1]) # (!NE2L63)))))) ) );


--CF3L158 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 at LABCELL_X40_Y39_N48
CF3L158 = ( !CF3L157Q & ( (((!CF3_in_burstwrap_reg[0] & ((CF3L57))))) ) ) # ( CF3L157Q & ( (CF3L57 & ((!LF2_saved_grant[0] & ((!NE2L63) # ((!LF2_saved_grant[1])))) # (LF2_saved_grant[0] & (!NE2L56 & ((!NE2L63) # (!LF2_saved_grant[1])))))) ) );


--AF7L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0 at LABCELL_X43_Y39_N24
AF7L1 = ( !CF4L128Q & ( ((((CF4_in_size_reg[1])) # (CF4_in_size_reg[2])) # (CF4_in_size_reg[0])) ) ) # ( CF4L128Q & ( ((((LF3_src_data[77])) # (LF3_src_data[79]))) # (LF3_src_data[78]) ) );


--CF4L133 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 at LABCELL_X43_Y39_N54
CF4L133 = ( !CF4L128Q & ( (((!CF4_in_burstwrap_reg[1] & (CF4L63)))) ) ) # ( CF4L128Q & ( (CF4L63 & ((!NE2L61 & ((!NE2L55) # ((!LF3_saved_grant[0])))) # (NE2L61 & (!LF3_saved_grant[1] & ((!NE2L55) # (!LF3_saved_grant[0])))))) ) );


--AF4L116 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector20~0 at LABCELL_X37_Y40_N48
AF4L116 = ( !NC1_h2f_lw_AWBURST[0] & ( (!NC1_h2f_lw_AWBURST[1] & ((((AF4L154))))) # (NC1_h2f_lw_AWBURST[1] & ((!NE2L2 & ((!NE2L54 & (AF4L98)) # (NE2L54 & ((AF4L154))))) # (NE2L2 & (AF4L98)))) ) ) # ( NC1_h2f_lw_AWBURST[0] & ( (((AF4L74))) ) );


--YD1L394 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~27 at LABCELL_X9_Y6_N0
YD1L394 = ( !YD1L370 & ( (T1_state[4] & (L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & ((!YD1L393) # (YD1_dr_data_out[7]))))) ) ) # ( YD1L370 & ( (T1_state[4] & (L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & ((!YD1L393) # (FE1_data1[6]))))) ) );


--AF6L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0 at MLABCELL_X39_Y39_N36
AF6L1 = ( !CF3_new_burst_reg & ( ((((CF3_in_size_reg[2])) # (CF3_in_size_reg[1]))) # (CF3L128Q) ) ) # ( CF3_new_burst_reg & ( ((((LF2_src_data[77])) # (LF2_src_data[79])) # (LF2_src_data[78])) ) );


--CF3L162 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4 at LABCELL_X40_Y39_N6
CF3L162 = ( !CF3L157Q & ( (((!CF3L67Q & ((CF3L58))))) ) ) # ( CF3L157Q & ( (CF3L58 & ((!NE2L55 & ((!LF2_saved_grant[1]) # ((!NE2L61)))) # (NE2L55 & (!LF2_saved_grant[0] & ((!LF2_saved_grant[1]) # (!NE2L61)))))) ) );


--LF1L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~15 at LABCELL_X37_Y37_N0
LF1L25 = ( !NC1_h2f_lw_ARBURST[1] & ( (LF1_saved_grant[1] & (((NE2L34)) # (NC1_h2f_lw_ARBURST[0]))) ) ) # ( NC1_h2f_lw_ARBURST[1] & ( (LF1_saved_grant[1] & ((((NE2L7) # (NE2L8)) # (NE2L6)) # (NC1_h2f_lw_ARBURST[0]))) ) );


--CF2L98 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~3 at LABCELL_X37_Y37_N18
CF2L98 = ( !NC1_h2f_lw_ARBURST[1] & ( (CF2L97 & (CF2L41 & ((!CF2_new_burst_reg) # ((!NE2L34) # (!LF1_saved_grant[1]))))) ) ) # ( NC1_h2f_lw_ARBURST[1] & ( (CF2L97 & (CF2L41 & ((!CF2_new_burst_reg) # ((!LF1_saved_grant[1]) # (NE2L57))))) ) );


--AF1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector28~1 at LABCELL_X50_Y50_N48
AF1L28 = ( !NE1_sop_enable & ( (!NC1_h2f_AWBURST[0] & (((!AF1L27 & (NC1_h2f_AWADDR[1])) # (AF1L27 & ((AF1L18)))))) # (NC1_h2f_AWBURST[0] & (AF1L6)) ) ) # ( NE1_sop_enable & ( (!NC1_h2f_AWBURST[0] & (((!AF1L27 & (AF1L36Q)) # (AF1L27 & ((AF1L18)))))) # (NC1_h2f_AWBURST[0] & (AF1L6)) ) );


--CF2L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 at LABCELL_X36_Y37_N48
CF2L25 = ( !CF2_new_burst_reg & ( ((!CF2_in_size_reg[1] & (!CF2_in_size_reg[2] & ((CF2_in_size_reg[0]))))) ) ) # ( CF2_new_burst_reg & ( (!LF1L22 & (((!LF1L23 & (LF1L24))))) ) );


--CF2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 at LABCELL_X37_Y37_N48
CF2L41 = ( !CF2_new_burst_reg & ( ((((CF2_in_burstwrap_reg[1] & CF2L6)) # (CF2_int_nxt_addr_reg[1]))) ) ) # ( CF2_new_burst_reg & ( (NC1_h2f_lw_ARADDR[1] & (NE2L45 & (LF1_saved_grant[1]))) ) );


--YD1L398 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~31 at LABCELL_X9_Y6_N42
YD1L398 = ( !YD1L370 & ( (T1_state[4] & (YD1L393 & (YD1_dr_data_out[5] & (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg)))) ) ) # ( YD1L370 & ( (T1_state[4] & (YD1L393 & (FE1L26Q & (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg)))) ) );


--CF4L137 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 at LABCELL_X40_Y40_N24
CF4L137 = ( !CF4L128Q & ( ((CF4L65 & (!CF4_in_burstwrap_reg[2]))) ) ) # ( CF4L128Q & ( (CF4L65 & ((!NE2L53 & ((!LF3_saved_grant[1]) # ((!NE2L60)))) # (NE2L53 & (!LF3_saved_grant[0] & ((!LF3_saved_grant[1]) # (!NE2L60)))))) ) );


--CF4L141 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 at LABCELL_X40_Y40_N6
CF4L141 = ( !CF4L128Q & ( (CF4L67 & (((!CF4_in_burstwrap_reg[3])))) ) ) # ( CF4L128Q & ( (CF4L67 & ((!NE2L58 & (((!LF3_saved_grant[0]) # (!NE2L52)))) # (NE2L58 & (!LF3_saved_grant[1] & ((!LF3_saved_grant[0]) # (!NE2L52)))))) ) );


--YD1L402 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~35 at LABCELL_X9_Y6_N12
YD1L402 = ( !YD1L370 & ( (T1_state[4] & (L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & ((!YD1L393) # (YD1_dr_data_out[4]))))) ) ) # ( YD1L370 & ( (T1_state[4] & (L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & ((!YD1L393) # (FE1_data1[3]))))) ) );


--CF3L166 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8 at MLABCELL_X39_Y37_N48
CF3L166 = ( !CF3L157Q & ( (((!CF3_in_burstwrap_reg[2] & ((CF3L60))))) ) ) # ( CF3L157Q & ( (CF3L60 & ((!NE2L60 & ((!LF2_saved_grant[0]) # ((!NE2L53)))) # (NE2L60 & (!LF2_saved_grant[1] & ((!LF2_saved_grant[0]) # (!NE2L53)))))) ) );


--CF3L170 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12 at MLABCELL_X39_Y37_N30
CF3L170 = ( !CF3L157Q & ( (CF3L62 & (((!CF3_in_burstwrap_reg[3])))) ) ) # ( CF3L157Q & ( (CF3L62 & ((!NE2L52 & ((!LF2_saved_grant[1]) # ((!NE2L58)))) # (NE2L52 & (!LF2_saved_grant[0] & ((!LF2_saved_grant[1]) # (!NE2L58)))))) ) );


--CF2L109 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~1 at LABCELL_X37_Y37_N6
CF2L109 = ( !NC1_h2f_lw_ARBURST[1] & ( (LF1_saved_grant[1] & (((NE2L30)) # (NC1_h2f_lw_ARBURST[0]))) ) ) # ( NC1_h2f_lw_ARBURST[1] & ( (LF1_saved_grant[1] & ((((NE2L7) # (NE2L59)) # (NE2L6)) # (NC1_h2f_lw_ARBURST[0]))) ) );


--CF4L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 at LABCELL_X40_Y40_N36
CF4L23 = ( !CF4_state.ST_IDLE & ( (CF1_in_ready_hold & ((!LF3L33 & (LF3L34 & ((LF3_saved_grant[0]) # (LF3_saved_grant[1])))) # (LF3L33 & (((LF3_saved_grant[0]) # (LF3_saved_grant[1])))))) ) ) # ( CF4_state.ST_IDLE & ( (!CF4L148) # (((CF1_in_ready_hold & ((LF3L34) # (LF3L33))))) ) );


--JE1L544 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~77 at LABCELL_X36_Y42_N24
JE1L544 = ( !JE1_enable & ( (JE1L535 & (((!JE1L533) # ((!JE1L492Q) # (JE1L502Q))) # (JE1L534))) ) ) # ( JE1_enable & ( (((JE1L535 & ((!JE1L492Q) # (JE1L502Q)))) # (KD1L25Q)) ) );


--JE1L454 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~2 at LABCELL_X33_Y41_N24
JE1L454 = ( !JE1L511Q & ( (!JE1L508Q & (((JE1L344 & ((JE1L459)))))) # (JE1L508Q & (!JE1_current_byte[1] & (((!JE1_current_byte[0]))))) ) ) # ( JE1L511Q & ( (!PD1_in_ready) # ((!JE1_current_byte[1] & (JE1L508Q & (!JE1_current_byte[0]))) # (JE1_current_byte[1] & (((JE1_current_byte[0]))))) ) );


--JE1L298 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~5 at LABCELL_X33_Y41_N6
JE1L298 = ( !JE1L511Q & ( ((!JE1L344) # ((!JE1L508Q & ((JE1L459))))) ) ) # ( JE1L511Q & ( (!PD1_in_ready) # ((!JE1L344) # ((JE1_current_byte[1] & (JE1_current_byte[0])))) ) );


--JE1L339 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector82~0 at LABCELL_X37_Y42_N48
JE1L339 = ( !JE1_state.READ_SEND_ISSUE & ( (!PD1_in_ready & ((((JE1_out_endofpacket))))) # (PD1_in_ready & (!JE1_current_byte[0] & (JE1_current_byte[1] & ((JE1_state.RETURN_PACKET))))) ) ) # ( JE1_state.READ_SEND_ISSUE & ( (((JE1L252))) ) );


--JE1L548 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~81 at LABCELL_X37_Y43_N24
JE1L548 = ( !JE1_state.READ_ASSERT & ( (JE1L522 & (JE1L521 & ((!JE1L492Q) # ((!JE1L519 & !JE1L520))))) ) ) # ( JE1_state.READ_ASSERT & ( (JE1L522 & (((!JE1_state.READ_CMD_WAIT) # ((JE1L521))))) ) );


--MD2L109 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~32 at LABCELL_X46_Y48_N24
MD2L109 = ( !MD2L76Q & ( (CF1L186Q & ((!CF1L154 & (CF1_in_data_reg[69] & (!PE1L1))) # (CF1L154 & (((CF1_in_data_reg[69] & !PE1L1)) # (CF1_in_data_reg[68]))))) ) ) # ( MD2L76Q & ( (((MD2_mem[1][123]))) ) );


--RE2L62 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[74]~19 at LABCELL_X45_Y49_N24
RE2L62 = ( !RE2_use_reg & ( (!ME1_src_data[126] & (((RE2L67 & ((RE2L25) # (RE2L26)))) # (RE2L28))) ) ) # ( RE2_use_reg & ( (((RE2_byte_cnt_reg[2]))) ) );


--RE2L73 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~23 at LABCELL_X45_Y49_N42
RE2L73 = ( !RE2_use_reg & ( (!ME1_src_data[126] & ((((RE2L70 & RE2L67)) # (RE2L71)) # (RE2L72))) # (ME1_src_data[126] & (((RE2L70 & (RE2L67))))) ) ) # ( RE2_use_reg & ( (((RE2_byte_cnt_reg[5]))) ) );


--RE2L29 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4 at LABCELL_X45_Y49_N12
RE2L29 = ( !RE2L67 & ( (!ME1_src_data[124] & ((((ME1L15))))) # (ME1_src_data[124] & (((!RE2L19 & (ME1_src_data[111])) # (RE2L19 & ((ME1L15)))))) ) ) # ( RE2L67 & ( (!ME1_src_data[124] & (ME1_src_data[114])) # (ME1_src_data[124] & (((!RE2L19 & ((ME1_src_data[113]))) # (RE2L19 & (ME1_src_data[114]))))) ) );


--ME1L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[112]~16 at LABCELL_X50_Y49_N36
ME1L15 = ( !NE1_sop_enable & ( (!NE1L6 & (ME1_saved_grant[0] & (!NC1_h2f_AWLEN[0] $ ((!NC1_h2f_AWLEN[1]))))) # (NE1L6 & (((ME1_saved_grant[0] & (!NC1_h2f_AWLEN[0] $ (!NC1_h2f_AWLEN[1])))) # (ME1_saved_grant[1]))) ) ) # ( NE1_sop_enable & ( (!NE1L6 & (((NE1L53Q & (ME1_saved_grant[0]))))) # (NE1L6 & ((((NE1L53Q & ME1_saved_grant[0])) # (ME1_saved_grant[1])))) ) );


--CF1L64 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 at LABCELL_X43_Y50_N24
CF1L64 = ( !CF1_state.ST_COMP_TRANS & ( (ME1_saved_grant[1] & (CF1_in_valid & ((!CF1_state.ST_IDLE) # ((!CF1L150 & CF1L154))))) ) ) # ( CF1_state.ST_COMP_TRANS & ( ((!CF1L154) # ((CF1_in_valid & ((!ME1_saved_grant[0]) # (ME1_saved_grant[1]))))) ) );


--MD8L73 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~20 at LABCELL_X43_Y40_N48
MD8L73 = ( !MD8L52Q & ( (CF4_out_valid_reg & ((!CF4_in_data_reg[59] & (!PE4L1 & (CF4_in_data_reg[60]))) # (CF4_in_data_reg[59] & (((!PE4L1 & CF4_in_data_reg[60])) # (CF4L148))))) ) ) # ( MD8L52Q & ( (((MD8_mem[1][114]))) ) );


--MD6L82 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~20 at LABCELL_X42_Y37_N36
MD6L82 = ( !MD6L61Q & ( (CF3_out_valid_reg & ((!PE3L1 & (((CF3L180 & CF3_in_data_reg[59])) # (CF3_in_data_reg[60]))) # (PE3L1 & (CF3L180 & ((CF3_in_data_reg[59])))))) ) ) # ( MD6L61Q & ( (((MD6_mem[1][114]))) ) );


--CF3L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 at LABCELL_X43_Y41_N36
CF3L27 = ( !CF3_state.ST_COMP_TRANS & ( (CF3_in_valid & (LF2_saved_grant[1] & ((!CF3_state.ST_IDLE) # ((!CF3L174 & CF3L180))))) ) ) # ( CF3_state.ST_COMP_TRANS & ( ((!CF3L180) # ((CF3_in_valid & ((!LF2_saved_grant[0]) # (LF2_saved_grant[1]))))) ) );


--CF4L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 at LABCELL_X43_Y40_N42
CF4L37 = ( !CF4_state.ST_UNCOMP_TRANS & ( (!LF3_saved_grant[1] & (((CF4L174Q & (!CF4_WideOr0 & !CF4L148))) # (CF4L36))) # (LF3_saved_grant[1] & (((CF4L174Q & (!CF4_WideOr0 & !CF4L148))))) ) ) # ( CF4_state.ST_UNCOMP_TRANS & ( (!LF3_saved_grant[1] & (((!CF4L148 & ((!CF4_WideOr0))) # (CF4L148 & (CF4_in_valid))) # (CF4L36))) # (LF3_saved_grant[1] & ((((!CF4_WideOr0 & !CF4L148))))) ) );


--CF4L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 at LABCELL_X43_Y40_N36
CF4L31 = ( !CF4_state.ST_COMP_TRANS & ( (CF4_in_valid & (LF3_saved_grant[1] & ((!CF4L171Q) # ((CF4L27))))) ) ) # ( CF4_state.ST_COMP_TRANS & ( ((!CF4L148) # ((CF4_in_valid & ((!LF3_saved_grant[0]) # (LF3_saved_grant[1]))))) ) );


--CF2L32 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4 at LABCELL_X37_Y38_N36
CF2L32 = ( !CF2_new_burst_reg & ( ((!CF2_int_bytes_remaining_reg[3] $ (((!CF2_out_byte_cnt_reg[2]) # (CF2_int_bytes_remaining_reg[2]))))) ) ) # ( CF2_new_burst_reg & ( ((LF1_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0] $ ((!NC1_h2f_lw_ARLEN[1]))))) ) );


--CF3L176 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 at LABCELL_X43_Y41_N30
CF3L176 = ( !CF3_state.ST_COMP_TRANS & ( ((!CF3L206Q & (!CF3L208Q & ((CF1_in_ready_hold))))) ) ) # ( CF3_state.ST_COMP_TRANS & ( ((!CF3_out_valid_reg) # ((MD6L87 & (CF3L157Q)))) ) );


--KF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~3 at LABCELL_X43_Y40_N6
KF2L4 = ( !MD8L78 & ( (KF2L3 & ((!CF4_out_valid_reg) # ((!CF4_state.ST_COMP_TRANS & (!CF4_state.ST_UNCOMP_TRANS & !CF4L174Q))))) ) ) # ( MD8L78 & ( ((KF2L3 & ((!CF4_state.ST_COMP_TRANS) # ((!CF4_out_valid_reg) # (CF4L128Q))))) ) );


--AC1L31 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|tdo~0 at LABCELL_X7_Y3_N24
AC1L31 = ( !R1_irf_reg[2][0] & ( (!R1_irf_reg[2][3] & ((!R1_irf_reg[2][1] & ((!R1_irf_reg[2][2] & (AC1_bypass_reg)) # (R1_irf_reg[2][2] & ((AC1_shift_reg[0]))))) # (R1_irf_reg[2][1] & (((AC1_shift_reg[0])))))) # (R1_irf_reg[2][3] & ((((AC1_shift_reg[0]))))) ) ) # ( R1_irf_reg[2][0] & ( (!R1_irf_reg[2][3] & ((!R1_irf_reg[2][1] & ((!R1_irf_reg[2][2] & (S1_WORD_SR[0])) # (R1_irf_reg[2][2] & ((AC1_shift_reg[0]))))) # (R1_irf_reg[2][1] & (((AC1_shift_reg[0])))))) # (R1_irf_reg[2][3] & ((((AC1_shift_reg[0]))))) ) );


--A1L379 is DRAM_DQ[0]~output at IOOBUF_X36_Y81_N36
A1L379 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L382 is DRAM_DQ[1]~output at IOOBUF_X2_Y81_N42
A1L382 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L385 is DRAM_DQ[2]~output at IOOBUF_X2_Y81_N76
A1L385 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L388 is DRAM_DQ[3]~output at IOOBUF_X38_Y81_N53
A1L388 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L391 is DRAM_DQ[4]~output at IOOBUF_X50_Y0_N59
A1L391 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L394 is DRAM_DQ[5]~output at IOOBUF_X64_Y0_N19
A1L394 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L397 is DRAM_DQ[6]~output at IOOBUF_X88_Y0_N37
A1L397 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L400 is DRAM_DQ[7]~output at IOOBUF_X60_Y0_N36
A1L400 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L403 is DRAM_DQ[8]~output at IOOBUF_X6_Y81_N2
A1L403 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L406 is DRAM_DQ[9]~output at IOOBUF_X50_Y0_N42
A1L406 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L409 is DRAM_DQ[10]~output at IOOBUF_X24_Y0_N19
A1L409 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L412 is DRAM_DQ[11]~output at IOOBUF_X88_Y0_N54
A1L412 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L415 is DRAM_DQ[12]~output at IOOBUF_X76_Y0_N19
A1L415 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L418 is DRAM_DQ[13]~output at IOOBUF_X80_Y0_N36
A1L418 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L421 is DRAM_DQ[14]~output at IOOBUF_X89_Y16_N5
A1L421 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L424 is DRAM_DQ[15]~output at IOOBUF_X26_Y0_N93
A1L424 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L435 is HPS_CONV_USB_N~output at IOOBUF_X18_Y0_N59
A1L435 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--YD1_dr_control[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0] at FF_X7_Y6_N26
--register power-up is low

YD1_dr_control[0] = DFFEAS(YD1L337, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1_dr_data_out[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0] at FF_X9_Y6_N20
--register power-up is low

YD1_dr_data_out[0] = DFFEAS( , A1L5722,  ,  , YD1L365, YD1L364,  ,  , VCC);


--YD1_dr_loopback is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback at FF_X1_Y7_N37
--register power-up is low

YD1_dr_loopback = DFFEAS( , A1L5722,  ,  ,  , YD1L437,  ,  , VCC);


--YD1_dr_debug[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0] at FF_X4_Y7_N52
--register power-up is low

YD1_dr_debug[0] = DFFEAS(YD1L411, A1L5722,  ,  , YD1L408,  ,  ,  ,  );


--YD1_dr_info[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0] at FF_X1_Y7_N44
--register power-up is low

YD1_dr_info[0] = DFFEAS(YD1L427, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L289 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Mux0~0 at LABCELL_X1_Y7_N36
YD1L289 = ( YD1_dr_loopback & ( YD1_dr_data_out[0] & ( (!R1_irf_reg[1][1]) # ((!R1_irf_reg[1][0] & ((YD1_dr_debug[0]))) # (R1_irf_reg[1][0] & (YD1_dr_info[0]))) ) ) ) # ( !YD1_dr_loopback & ( YD1_dr_data_out[0] & ( (!R1_irf_reg[1][1] & (((!R1_irf_reg[1][0])))) # (R1_irf_reg[1][1] & ((!R1_irf_reg[1][0] & ((YD1_dr_debug[0]))) # (R1_irf_reg[1][0] & (YD1_dr_info[0])))) ) ) ) # ( YD1_dr_loopback & ( !YD1_dr_data_out[0] & ( (!R1_irf_reg[1][1] & (((R1_irf_reg[1][0])))) # (R1_irf_reg[1][1] & ((!R1_irf_reg[1][0] & ((YD1_dr_debug[0]))) # (R1_irf_reg[1][0] & (YD1_dr_info[0])))) ) ) ) # ( !YD1_dr_loopback & ( !YD1_dr_data_out[0] & ( (R1_irf_reg[1][1] & ((!R1_irf_reg[1][0] & ((YD1_dr_debug[0]))) # (R1_irf_reg[1][0] & (YD1_dr_info[0])))) ) ) );


--WD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0 at MLABCELL_X6_Y2_N15
WD1L3 = ( L1_splitter_nodes_receive_0[3] & ( (T1_state[4] & !R1_virtual_ir_scan_reg) ) );


--YD1L632 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|tdo~0 at LABCELL_X1_Y7_N24
YD1L632 = ( YD1L289 & ( WD1L3 & ( (!R1_irf_reg[1][2]) # ((!R1_irf_reg[1][1] & (!R1_irf_reg[1][0] & YD1_dr_control[0]))) ) ) ) # ( !YD1L289 & ( WD1L3 & ( (!R1_irf_reg[1][1] & (R1_irf_reg[1][2] & (!R1_irf_reg[1][0] & YD1_dr_control[0]))) ) ) );


--S1_WORD_SR[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0] at FF_X6_Y2_N7
--register power-up is low

S1_WORD_SR[0] = AMPP_FUNCTION(A1L5722, S1L19, !S1L16);


--AC1_bypass_reg is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg at FF_X7_Y3_N25
--register power-up is low

AC1_bypass_reg = DFFEAS( , A1L5722, !T1L3,  ,  , A1L5723,  ,  , VCC);


--AC1_shift_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0] at FF_X6_Y2_N5
--register power-up is low

AC1_shift_reg[0] = DFFEAS( , A1L5722, !T1L3,  ,  , AC1L28,  ,  , VCC);


--F1_pulse_extend.extend_pulse[5] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[5] at FF_X23_Y64_N49
--register power-up is low

F1_pulse_extend.extend_pulse[5] = DFFEAS( , GLOBAL(A1L335), !F1_reset_qual_n,  ,  , F1_pulse_extend.extend_pulse[4],  ,  , VCC);


--F1_pulse_extend.extend_pulse[4] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[4] at FF_X23_Y64_N59
--register power-up is low

F1_pulse_extend.extend_pulse[4] = DFFEAS( , GLOBAL(A1L335), !F1_reset_qual_n,  ,  , F1_pulse_extend.extend_pulse[3],  ,  , VCC);


--F1_pulse_extend.extend_pulse[3] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[3] at FF_X23_Y64_N56
--register power-up is low

F1_pulse_extend.extend_pulse[3] = DFFEAS(F1L8, GLOBAL(A1L335), !F1_reset_qual_n,  ,  ,  ,  ,  ,  );


--F1_pulse_extend.extend_pulse[2] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[2] at FF_X23_Y64_N53
--register power-up is low

F1_pulse_extend.extend_pulse[2] = DFFEAS( , GLOBAL(A1L335), !F1_reset_qual_n,  ,  , F1_pulse_extend.extend_pulse[1],  ,  , VCC);


--F1_pulse_extend.extend_pulse[1] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[1] at FF_X23_Y64_N40
--register power-up is low

F1_pulse_extend.extend_pulse[1] = DFFEAS( , GLOBAL(A1L335), !F1_reset_qual_n,  ,  , F1_pulse_extend.extend_pulse[0],  ,  , VCC);


--F1_pulse_extend.extend_pulse[0] is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[0] at FF_X23_Y64_N38
--register power-up is low

F1_pulse_extend.extend_pulse[0] = DFFEAS(F1L4, GLOBAL(A1L335), !F1_reset_qual_n,  ,  ,  ,  ,  ,  );


--F1_WideOr0 is altera_edge_detector:pulse_cold_reset|WideOr0 at LABCELL_X23_Y64_N48
F1_WideOr0 = ( !F1_pulse_extend.extend_pulse[4] & ( !F1_pulse_extend.extend_pulse[2] & ( (!F1_pulse_extend.extend_pulse[0] & (!F1_pulse_extend.extend_pulse[5] & (!F1_pulse_extend.extend_pulse[3] & !F1_pulse_extend.extend_pulse[1]))) ) ) );


--F3_pulse_extend.extend_pulse[1] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[1] at FF_X24_Y39_N17
--register power-up is low

F3_pulse_extend.extend_pulse[1] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[0],  ,  , VCC);


--F3_pulse_extend.extend_pulse[0] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[0] at FF_X24_Y39_N14
--register power-up is low

F3_pulse_extend.extend_pulse[0] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_state.CAPT,  ,  , VCC);


--F3L2 is altera_edge_detector:pulse_debug_reset|WideOr0~0 at LABCELL_X24_Y39_N12
F3L2 = ( !F3_pulse_extend.extend_pulse[0] & ( !F3_pulse_extend.extend_pulse[1] ) );


--F3_pulse_extend.extend_pulse[7] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[7] at FF_X24_Y39_N47
--register power-up is low

F3_pulse_extend.extend_pulse[7] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[6],  ,  , VCC);


--F3_pulse_extend.extend_pulse[6] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[6] at FF_X24_Y39_N44
--register power-up is low

F3_pulse_extend.extend_pulse[6] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[5],  ,  , VCC);


--F3_pulse_extend.extend_pulse[5] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[5] at FF_X24_Y39_N41
--register power-up is low

F3_pulse_extend.extend_pulse[5] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[4],  ,  , VCC);


--F3_pulse_extend.extend_pulse[4] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[4] at FF_X24_Y39_N38
--register power-up is low

F3_pulse_extend.extend_pulse[4] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[3],  ,  , VCC);


--F3_pulse_extend.extend_pulse[3] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[3] at FF_X24_Y39_N58
--register power-up is low

F3_pulse_extend.extend_pulse[3] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[2],  ,  , VCC);


--F3_pulse_extend.extend_pulse[2] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[2] at FF_X24_Y39_N56
--register power-up is low

F3_pulse_extend.extend_pulse[2] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[1],  ,  , VCC);


--F3L3 is altera_edge_detector:pulse_debug_reset|WideOr0~1 at LABCELL_X24_Y39_N54
F3L3 = ( !F3_pulse_extend.extend_pulse[2] & ( !F3_pulse_extend.extend_pulse[6] & ( (!F3_pulse_extend.extend_pulse[3] & (!F3_pulse_extend.extend_pulse[5] & (!F3_pulse_extend.extend_pulse[4] & !F3_pulse_extend.extend_pulse[7]))) ) ) );


--F3_pulse_extend.extend_pulse[13] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[13] at FF_X24_Y39_N52
--register power-up is low

F3_pulse_extend.extend_pulse[13] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[12],  ,  , VCC);


--F3_pulse_extend.extend_pulse[12] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[12] at FF_X24_Y39_N50
--register power-up is low

F3_pulse_extend.extend_pulse[12] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[11],  ,  , VCC);


--F3_pulse_extend.extend_pulse[11] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[11] at FF_X24_Y39_N35
--register power-up is low

F3_pulse_extend.extend_pulse[11] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[10],  ,  , VCC);


--F3_pulse_extend.extend_pulse[10] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[10] at FF_X24_Y39_N32
--register power-up is low

F3_pulse_extend.extend_pulse[10] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[9],  ,  , VCC);


--F3_pulse_extend.extend_pulse[9] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[9] at FF_X24_Y39_N29
--register power-up is low

F3_pulse_extend.extend_pulse[9] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[8],  ,  , VCC);


--F3_pulse_extend.extend_pulse[8] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[8] at FF_X24_Y39_N25
--register power-up is low

F3_pulse_extend.extend_pulse[8] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[7],  ,  , VCC);


--F3L4 is altera_edge_detector:pulse_debug_reset|WideOr0~2 at LABCELL_X24_Y39_N24
F3L4 = ( !F3_pulse_extend.extend_pulse[8] & ( !F3_pulse_extend.extend_pulse[12] & ( (!F3_pulse_extend.extend_pulse[9] & (!F3_pulse_extend.extend_pulse[13] & (!F3_pulse_extend.extend_pulse[11] & !F3_pulse_extend.extend_pulse[10]))) ) ) );


--F3_pulse_extend.extend_pulse[19] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[19] at FF_X24_Y40_N41
--register power-up is low

F3_pulse_extend.extend_pulse[19] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[18],  ,  , VCC);


--F3_pulse_extend.extend_pulse[18] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[18] at FF_X24_Y40_N43
--register power-up is low

F3_pulse_extend.extend_pulse[18] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[17],  ,  , VCC);


--F3_pulse_extend.extend_pulse[17] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[17] at FF_X24_Y40_N14
--register power-up is low

F3_pulse_extend.extend_pulse[17] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3L27Q,  ,  , VCC);


--F3_pulse_extend.extend_pulse[16] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[16] at FF_X24_Y40_N56
--register power-up is low

F3_pulse_extend.extend_pulse[16] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[15],  ,  , VCC);


--F3_pulse_extend.extend_pulse[15] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[15] at FF_X24_Y40_N17
--register power-up is low

F3_pulse_extend.extend_pulse[15] = DFFEAS(F3L25, GLOBAL(A1L335), !F3_reset_qual_n,  ,  ,  ,  ,  ,  );


--F3_pulse_extend.extend_pulse[14] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[14] at FF_X24_Y40_N46
--register power-up is low

F3_pulse_extend.extend_pulse[14] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[13],  ,  , VCC);


--F3L5 is altera_edge_detector:pulse_debug_reset|WideOr0~3 at LABCELL_X24_Y40_N45
F3L5 = ( !F3_pulse_extend.extend_pulse[14] & ( !F3_pulse_extend.extend_pulse[17] & ( (!F3_pulse_extend.extend_pulse[18] & (!F3_pulse_extend.extend_pulse[15] & (!F3_pulse_extend.extend_pulse[19] & !F3_pulse_extend.extend_pulse[16]))) ) ) );


--F3_pulse_extend.extend_pulse[31] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[31] at FF_X24_Y40_N25
--register power-up is low

F3_pulse_extend.extend_pulse[31] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[30],  ,  , VCC);


--F3_pulse_extend.extend_pulse[30] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[30] at FF_X24_Y40_N22
--register power-up is low

F3_pulse_extend.extend_pulse[30] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[29],  ,  , VCC);


--F3_pulse_extend.extend_pulse[29] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[29] at FF_X24_Y40_N53
--register power-up is low

F3_pulse_extend.extend_pulse[29] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[28],  ,  , VCC);


--F3_pulse_extend.extend_pulse[28] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[28] at FF_X24_Y40_N29
--register power-up is low

F3_pulse_extend.extend_pulse[28] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[27],  ,  , VCC);


--F3_pulse_extend.extend_pulse[27] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[27] at FF_X24_Y40_N59
--register power-up is low

F3_pulse_extend.extend_pulse[27] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[26],  ,  , VCC);


--F3_pulse_extend.extend_pulse[26] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[26] at FF_X24_Y40_N32
--register power-up is low

F3_pulse_extend.extend_pulse[26] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[25],  ,  , VCC);


--F3L6 is altera_edge_detector:pulse_debug_reset|WideOr0~4 at LABCELL_X24_Y40_N24
F3L6 = ( !F3_pulse_extend.extend_pulse[27] & ( !F3_pulse_extend.extend_pulse[30] & ( (!F3_pulse_extend.extend_pulse[29] & (!F3_pulse_extend.extend_pulse[31] & (!F3_pulse_extend.extend_pulse[28] & !F3_pulse_extend.extend_pulse[26]))) ) ) );


--F3_pulse_extend.extend_pulse[25] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[25] at FF_X24_Y40_N35
--register power-up is low

F3_pulse_extend.extend_pulse[25] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[24],  ,  , VCC);


--F3_pulse_extend.extend_pulse[24] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[24] at FF_X24_Y40_N2
--register power-up is low

F3_pulse_extend.extend_pulse[24] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[23],  ,  , VCC);


--F3_pulse_extend.extend_pulse[23] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[23] at FF_X24_Y40_N4
--register power-up is low

F3_pulse_extend.extend_pulse[23] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[22],  ,  , VCC);


--F3_pulse_extend.extend_pulse[22] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[22] at FF_X24_Y40_N8
--register power-up is low

F3_pulse_extend.extend_pulse[22] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[21],  ,  , VCC);


--F3_pulse_extend.extend_pulse[21] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[21] at FF_X24_Y40_N11
--register power-up is low

F3_pulse_extend.extend_pulse[21] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[20],  ,  , VCC);


--F3_pulse_extend.extend_pulse[20] is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[20] at FF_X24_Y40_N49
--register power-up is low

F3_pulse_extend.extend_pulse[20] = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[19],  ,  , VCC);


--F3L7 is altera_edge_detector:pulse_debug_reset|WideOr0~5 at LABCELL_X24_Y40_N48
F3L7 = ( !F3_pulse_extend.extend_pulse[20] & ( !F3_pulse_extend.extend_pulse[25] & ( (!F3_pulse_extend.extend_pulse[24] & (!F3_pulse_extend.extend_pulse[21] & (!F3_pulse_extend.extend_pulse[23] & !F3_pulse_extend.extend_pulse[22]))) ) ) );


--F3_WideOr0 is altera_edge_detector:pulse_debug_reset|WideOr0 at LABCELL_X24_Y40_N18
F3_WideOr0 = ( F3L4 & ( F3L2 & ( (F3L6 & (F3L5 & (F3L7 & F3L3))) ) ) );


--F2_pulse_extend.extend_pulse[1] is altera_edge_detector:pulse_warm_reset|pulse_extend.extend_pulse[1] at FF_X31_Y65_N53
--register power-up is low

F2_pulse_extend.extend_pulse[1] = DFFEAS( , GLOBAL(A1L335), !F2_reset_qual_n,  ,  , F2_pulse_extend.extend_pulse[0],  ,  , VCC);


--F2_pulse_extend.extend_pulse[0] is altera_edge_detector:pulse_warm_reset|pulse_extend.extend_pulse[0] at FF_X31_Y65_N50
--register power-up is low

F2_pulse_extend.extend_pulse[0] = DFFEAS( , GLOBAL(A1L335), !F2_reset_qual_n,  ,  , F2_state.CAPT,  ,  , VCC);


--F2_WideOr0 is altera_edge_detector:pulse_warm_reset|WideOr0 at LABCELL_X31_Y65_N51
F2_WideOr0 = ( !F2_pulse_extend.extend_pulse[1] & ( !F2_pulse_extend.extend_pulse[0] ) );


--MD11_mem_used[7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7] at FF_X34_Y43_N44
--register power-up is low

MD11_mem_used[7] = DFFEAS(MD11L170, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_read is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read at FF_X37_Y43_N19
--register power-up is low

JE1_read = DFFEAS(JE1L343, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE1_waitrequest_reset_override is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|waitrequest_reset_override at FF_X40_Y37_N37
--register power-up is low

SE1_waitrequest_reset_override = DFFEAS(SE1L14, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3_has_pending_responses is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses at FF_X45_Y43_N1
--register power-up is low

MF3_has_pending_responses = DFFEAS(MF3L9, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3_last_channel[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_channel[1] at FF_X46_Y43_N28
--register power-up is low

MF3_last_channel[1] = DFFEAS(MF3L14, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L10,  ,  ,  ,  );


--JE1_write is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write at FF_X35_Y41_N49
--register power-up is low

JE1_write = DFFEAS(JE1L338, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3_was_write is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|was_write at FF_X46_Y43_N23
--register power-up is low

MF3_was_write = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L10, JE1_write,  ,  , VCC);


--MD11L188 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0 at LABCELL_X46_Y43_N48
MD11L188 = ( SE1_waitrequest_reset_override & ( MF3_has_pending_responses & ( (JE1_read & (MF3_last_channel[1] & (!MF3_was_write $ (JE1_write)))) ) ) ) # ( SE1_waitrequest_reset_override & ( !MF3_has_pending_responses & ( JE1_read ) ) );


--WF1L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|arvalid~0 at LABCELL_X46_Y43_N57
WF1L3 = (MD11L188 & !MD11L171Q);


--WF1_address_taken is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken at FF_X46_Y43_N16
--register power-up is low

WF1_address_taken = DFFEAS(WF1L2, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10_mem_used[7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7] at FF_X43_Y45_N38
--register power-up is low

MD10_mem_used[7] = DFFEAS(MD10L1068, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3_last_channel[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_channel[0] at FF_X46_Y43_N53
--register power-up is low

MF3_last_channel[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L10, MF3L6,  ,  , VCC);


--MF3L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|cmd_src_valid[0]~0 at LABCELL_X46_Y43_N18
MF3L5 = ( !JE1_read & ( MF3_has_pending_responses & ( (MF3_last_channel[0] & (SE1_waitrequest_reset_override & (MF3_was_write & JE1_write))) ) ) ) # ( !JE1_read & ( !MF3_has_pending_responses & ( (SE1_waitrequest_reset_override & JE1_write) ) ) );


--WF1_awvalid is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|awvalid at LABCELL_X46_Y43_N33
WF1_awvalid = ( MF3L5 & ( (!MD10L1069Q & !WF1_address_taken) ) );


--MD10_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0] at FF_X43_Y45_N56
--register power-up is low

MD10_mem_used[0] = DFFEAS(MD10L1059, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WF1L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|bready~0 at LABCELL_X43_Y45_N3
WF1L5 = (NC1_f2h_BVALID[0] & MD10_mem_used[0]);


--WF1_data_taken is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|data_taken at FF_X46_Y43_N32
--register power-up is low

WF1_data_taken = DFFEAS(WF1L8, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WF1_wvalid is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|wvalid at LABCELL_X46_Y43_N36
WF1_wvalid = ( !WF1_data_taken & ( (MF3L5 & !MD10L1069Q) ) );


--JE1_address[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2] at FF_X45_Y44_N32
--register power-up is low

JE1_address[2] = DFFEAS(JE1L289, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L348,  ,  ,  ,  );


--JE1_address[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3] at FF_X45_Y44_N38
--register power-up is low

JE1_address[3] = DFFEAS(JE1L288, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L348,  ,  ,  ,  );


--JE1_address[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4] at FF_X45_Y44_N41
--register power-up is low

JE1_address[4] = DFFEAS(JE1L287, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L348,  ,  ,  ,  );


--JE1_address[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5] at FF_X45_Y44_N44
--register power-up is low

JE1_address[5] = DFFEAS(JE1L286, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L348,  ,  ,  ,  );


--JE1_address[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6] at FF_X45_Y44_N47
--register power-up is low

JE1_address[6] = DFFEAS(JE1L285, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L348,  ,  ,  ,  );


--JE1_address[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7] at FF_X45_Y44_N50
--register power-up is low

JE1_address[7] = DFFEAS(JE1L284, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L348,  ,  ,  ,  );


--JE1_writedata[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0] at FF_X46_Y45_N49
--register power-up is low

JE1_writedata[0] = DFFEAS(JE1L565, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564,  ,  ,  ,  );


--RE3L9 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~0 at MLABCELL_X47_Y46_N42
RE3L9 = (!JE1_address[2] & JE1_writedata[0]);


--JE1_writedata[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1] at FF_X46_Y45_N34
--register power-up is low

JE1_writedata[1] = DFFEAS(JE1L567, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564,  ,  ,  ,  );


--RE3L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~1 at MLABCELL_X47_Y44_N33
RE3L10 = (!JE1_address[2] & JE1_writedata[1]);


--JE1_writedata[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2] at FF_X46_Y45_N52
--register power-up is low

JE1_writedata[2] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564, MD1_out_payload[2],  ,  , VCC);


--RE3L11 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~2 at MLABCELL_X47_Y44_N39
RE3L11 = (!JE1_address[2] & JE1_writedata[2]);


--JE1_writedata[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3] at FF_X46_Y45_N25
--register power-up is low

JE1_writedata[3] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564, MD1_out_payload[3],  ,  , VCC);


--RE3L12 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~3 at MLABCELL_X47_Y44_N9
RE3L12 = (!JE1_address[2] & JE1_writedata[3]);


--JE1_writedata[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4] at FF_X46_Y45_N55
--register power-up is low

JE1_writedata[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564, MD1_out_payload[4],  ,  , VCC);


--RE3L13 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~4 at LABCELL_X29_Y46_N6
RE3L13 = (JE1_writedata[4] & !JE1_address[2]);


--JE1_writedata[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5] at FF_X46_Y45_N31
--register power-up is low

JE1_writedata[5] = DFFEAS(JE1L572, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564,  ,  ,  ,  );


--RE3L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~5 at LABCELL_X45_Y47_N9
RE3L14 = (!JE1_address[2] & JE1_writedata[5]);


--JE1_writedata[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6] at FF_X46_Y45_N28
--register power-up is low

JE1_writedata[6] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564, MD1_out_payload[6],  ,  , VCC);


--RE3L15 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~6 at LABCELL_X45_Y47_N39
RE3L15 = ( JE1_writedata[6] & ( !JE1_address[2] ) );


--JE1_writedata[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7] at FF_X46_Y45_N58
--register power-up is low

JE1_writedata[7] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L564, MD1_out_payload[7],  ,  , VCC);


--RE3L16 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~7 at LABCELL_X45_Y47_N48
RE3L16 = ( JE1_writedata[7] & ( !JE1_address[2] ) );


--JE1_writedata[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8] at FF_X37_Y43_N16
--register power-up is low

JE1_writedata[8] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576, MD1_out_payload[0],  ,  , VCC);


--RE3L17 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~8 at LABCELL_X42_Y46_N54
RE3L17 = ( JE1_writedata[8] & ( !JE1_address[2] ) );


--JE1_writedata[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9] at FF_X37_Y43_N34
--register power-up is low

JE1_writedata[9] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576, MD1_out_payload[1],  ,  , VCC);


--RE3L18 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~9 at LABCELL_X42_Y46_N12
RE3L18 = ( JE1_writedata[9] & ( !JE1_address[2] ) );


--JE1_writedata[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10] at FF_X37_Y43_N4
--register power-up is low

JE1_writedata[10] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576, MD1_out_payload[2],  ,  , VCC);


--RE3L19 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~10 at LABCELL_X42_Y46_N18
RE3L19 = (!JE1_address[2] & JE1_writedata[10]);


--JE1_writedata[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11] at FF_X40_Y44_N14
--register power-up is low

JE1_writedata[11] = DFFEAS(JE1L580, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576,  ,  ,  ,  );


--RE3L20 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~11 at LABCELL_X42_Y46_N51
RE3L20 = (!JE1_address[2] & JE1_writedata[11]);


--JE1_writedata[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12] at FF_X40_Y44_N58
--register power-up is low

JE1_writedata[12] = DFFEAS(JE1L582, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576,  ,  ,  ,  );


--RE3L21 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~12 at LABCELL_X48_Y46_N12
RE3L21 = (JE1_writedata[12] & !JE1_address[2]);


--JE1_writedata[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13] at FF_X40_Y44_N4
--register power-up is low

JE1_writedata[13] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576, KD1L19,  ,  , VCC);


--RE3L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~13 at LABCELL_X48_Y46_N6
RE3L22 = (JE1_writedata[13] & !JE1_address[2]);


--JE1_writedata[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14] at FF_X40_Y44_N7
--register power-up is low

JE1_writedata[14] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576, MD1_out_payload[6],  ,  , VCC);


--RE3L23 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~14 at MLABCELL_X39_Y44_N3
RE3L23 = ( JE1_writedata[14] & ( !JE1_address[2] ) );


--JE1_writedata[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15] at FF_X40_Y44_N49
--register power-up is low

JE1_writedata[15] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L576, MD1_out_payload[7],  ,  , VCC);


--RE3L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~15 at LABCELL_X43_Y46_N27
RE3L24 = ( JE1_writedata[15] & ( !JE1_address[2] ) );


--JE1_writedata[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16] at FF_X40_Y44_N31
--register power-up is low

JE1_writedata[16] = DFFEAS(JE1L588, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587,  ,  ,  ,  );


--RE3L25 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~16 at LABCELL_X42_Y46_N21
RE3L25 = ( JE1_writedata[16] & ( !JE1_address[2] ) );


--JE1_writedata[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17] at FF_X40_Y44_N40
--register power-up is low

JE1_writedata[17] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587, MD1_out_payload[1],  ,  , VCC);


--RE3L26 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~17 at LABCELL_X31_Y46_N42
RE3L26 = (JE1_writedata[17] & !JE1_address[2]);


--JE1_writedata[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18] at FF_X40_Y44_N43
--register power-up is low

JE1_writedata[18] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587, MD1_out_payload[2],  ,  , VCC);


--RE3L27 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~18 at LABCELL_X37_Y44_N15
RE3L27 = (!JE1_address[2] & JE1_writedata[18]);


--JE1_writedata[19] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19] at FF_X40_Y44_N25
--register power-up is low

JE1_writedata[19] = DFFEAS(JE1L592, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587,  ,  ,  ,  );


--RE3L28 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~19 at LABCELL_X37_Y44_N57
RE3L28 = (!JE1_address[2] & JE1_writedata[19]);


--JE1_writedata[20] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20] at FF_X40_Y44_N46
--register power-up is low

JE1_writedata[20] = DFFEAS(JE1L594, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587,  ,  ,  ,  );


--RE3L29 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~20 at LABCELL_X37_Y44_N36
RE3L29 = (!JE1_address[2] & JE1_writedata[20]);


--JE1_writedata[21] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21] at FF_X40_Y44_N28
--register power-up is low

JE1_writedata[21] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587, KD1L19,  ,  , VCC);


--RE3L30 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~21 at LABCELL_X31_Y46_N6
RE3L30 = (JE1_writedata[21] & !JE1_address[2]);


--JE1_writedata[22] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22] at FF_X40_Y44_N19
--register power-up is low

JE1_writedata[22] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587, MD1_out_payload[6],  ,  , VCC);


--RE3L31 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~22 at LABCELL_X48_Y46_N21
RE3L31 = ( JE1_writedata[22] & ( !JE1_address[2] ) );


--JE1_writedata[23] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23] at FF_X40_Y44_N22
--register power-up is low

JE1_writedata[23] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L587, MD1_out_payload[7],  ,  , VCC);


--RE3L32 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~23 at MLABCELL_X39_Y44_N21
RE3L32 = ( JE1_writedata[23] & ( !JE1_address[2] ) );


--JE1_writedata[24] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24] at FF_X29_Y42_N4
--register power-up is low

JE1_writedata[24] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607, MD1_out_payload[0],  ,  , VCC);


--RE3L33 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~24 at LABCELL_X29_Y46_N27
RE3L33 = ( JE1_writedata[24] & ( !JE1_address[2] ) );


--JE1_writedata[25] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25] at FF_X30_Y41_N40
--register power-up is low

JE1_writedata[25] = DFFEAS(JE1L600, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607,  ,  ,  ,  );


--RE3L34 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~25 at LABCELL_X29_Y46_N39
RE3L34 = (JE1_writedata[25] & !JE1_address[2]);


--JE1_writedata[26] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26] at FF_X30_Y41_N46
--register power-up is low

JE1_writedata[26] = DFFEAS(JE1L602, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607,  ,  ,  ,  );


--RE3L35 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~26 at LABCELL_X33_Y43_N18
RE3L35 = (!JE1_address[2] & JE1_writedata[26]);


--JE1_writedata[27] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27] at FF_X29_Y42_N46
--register power-up is low

JE1_writedata[27] = DFFEAS(JE1L604, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607,  ,  ,  ,  );


--RE3L36 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~27 at LABCELL_X37_Y44_N9
RE3L36 = ( JE1_writedata[27] & ( !JE1_address[2] ) );


--JE1_writedata[28] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28] at FF_X29_Y42_N25
--register power-up is low

JE1_writedata[28] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607, MD1_out_payload[4],  ,  , VCC);


--RE3L37 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~28 at LABCELL_X31_Y46_N48
RE3L37 = (!JE1_address[2] & JE1_writedata[28]);


--JE1_writedata[29] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29] at FF_X30_Y42_N13
--register power-up is low

JE1_writedata[29] = DFFEAS(JE1L608, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607,  ,  ,  ,  );


--RE3L38 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~29 at LABCELL_X31_Y46_N12
RE3L38 = (JE1_writedata[29] & !JE1_address[2]);


--JE1_writedata[30] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30] at FF_X29_Y42_N19
--register power-up is low

JE1_writedata[30] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607, MD1_out_payload[6],  ,  , VCC);


--RE3L39 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~30 at LABCELL_X43_Y46_N18
RE3L39 = ( !JE1_address[2] & ( JE1_writedata[30] ) );


--JE1_writedata[31] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31] at FF_X29_Y42_N13
--register power-up is low

JE1_writedata[31] = DFFEAS(JE1L611, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L607,  ,  ,  ,  );


--RE3L40 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~31 at LABCELL_X29_Y46_N48
RE3L40 = (!JE1_address[2] & JE1_writedata[31]);


--RE3L41 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~32 at MLABCELL_X47_Y46_N45
RE3L41 = (JE1_address[2] & JE1_writedata[0]);


--RE3L42 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~33 at MLABCELL_X39_Y44_N27
RE3L42 = (JE1_address[2] & JE1_writedata[1]);


--RE3L43 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~34 at MLABCELL_X47_Y44_N30
RE3L43 = (JE1_address[2] & JE1_writedata[2]);


--RE3L44 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~35 at MLABCELL_X47_Y44_N36
RE3L44 = (JE1_address[2] & JE1_writedata[3]);


--RE3L45 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~36 at LABCELL_X29_Y46_N9
RE3L45 = (JE1_writedata[4] & JE1_address[2]);


--RE3L46 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~37 at LABCELL_X45_Y47_N6
RE3L46 = (JE1_address[2] & JE1_writedata[5]);


--RE3L47 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~38 at LABCELL_X45_Y47_N33
RE3L47 = ( JE1_writedata[6] & ( JE1_address[2] ) );


--RE3L48 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~39 at LABCELL_X45_Y47_N15
RE3L48 = ( JE1_writedata[7] & ( JE1_address[2] ) );


--RE3L49 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~40 at LABCELL_X43_Y46_N45
RE3L49 = ( JE1_writedata[8] & ( JE1_address[2] ) );


--RE3L50 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~41 at LABCELL_X42_Y46_N57
RE3L50 = ( JE1_writedata[9] & ( JE1_address[2] ) );


--RE3L51 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~42 at LABCELL_X42_Y46_N15
RE3L51 = ( JE1_writedata[10] & ( JE1_address[2] ) );


--RE3L52 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~43 at LABCELL_X37_Y44_N6
RE3L52 = (JE1_address[2] & JE1_writedata[11]);


--RE3L53 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~44 at LABCELL_X48_Y46_N15
RE3L53 = (JE1_writedata[12] & JE1_address[2]);


--RE3L54 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~45 at LABCELL_X48_Y46_N9
RE3L54 = (JE1_writedata[13] & JE1_address[2]);


--RE3L55 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~46 at MLABCELL_X39_Y44_N0
RE3L55 = ( JE1_writedata[14] & ( JE1_address[2] ) );


--RE3L56 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~47 at LABCELL_X43_Y46_N12
RE3L56 = ( JE1_writedata[15] & ( JE1_address[2] ) );


--RE3L57 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~48 at LABCELL_X42_Y46_N48
RE3L57 = ( JE1_writedata[16] & ( JE1_address[2] ) );


--RE3L58 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~49 at LABCELL_X31_Y46_N45
RE3L58 = (JE1_writedata[17] & JE1_address[2]);


--RE3L59 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~50 at LABCELL_X37_Y44_N54
RE3L59 = (JE1_address[2] & JE1_writedata[18]);


--RE3L60 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~51 at LABCELL_X48_Y47_N36
RE3L60 = ( JE1_address[2] & ( JE1_writedata[19] ) );


--RE3L61 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~52 at LABCELL_X37_Y44_N39
RE3L61 = (JE1_address[2] & JE1_writedata[20]);


--RE3L62 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~53 at LABCELL_X31_Y46_N9
RE3L62 = (JE1_writedata[21] & JE1_address[2]);


--RE3L63 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~54 at LABCELL_X48_Y46_N48
RE3L63 = ( JE1_writedata[22] & ( JE1_address[2] ) );


--RE3L64 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~55 at MLABCELL_X39_Y44_N18
RE3L64 = ( JE1_writedata[23] & ( JE1_address[2] ) );


--RE3L65 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~56 at LABCELL_X29_Y46_N24
RE3L65 = ( JE1_writedata[24] & ( JE1_address[2] ) );


--RE3L66 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~57 at LABCELL_X29_Y46_N45
RE3L66 = (JE1_writedata[25] & JE1_address[2]);


--RE3L67 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~58 at LABCELL_X33_Y43_N39
RE3L67 = (JE1_writedata[26] & JE1_address[2]);


--RE3L68 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~59 at LABCELL_X37_Y44_N12
RE3L68 = (JE1_address[2] & JE1_writedata[27]);


--RE3L69 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~60 at LABCELL_X31_Y46_N51
RE3L69 = ( JE1_address[2] & ( JE1_writedata[28] ) );


--RE3L70 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~61 at LABCELL_X31_Y46_N15
RE3L70 = (JE1_writedata[29] & JE1_address[2]);


--RE3L71 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~62 at LABCELL_X43_Y46_N24
RE3L71 = (JE1_address[2] & JE1_writedata[30]);


--RE3L72 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~63 at LABCELL_X29_Y46_N42
RE3L72 = ( JE1_writedata[31] & ( JE1_address[2] ) );


--JE1_byteenable[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0] at FF_X34_Y43_N14
--register power-up is low

JE1_byteenable[0] = DFFEAS(JE1L265, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE3L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~0 at MLABCELL_X34_Y43_N21
RE3L1 = ( JE1_byteenable[0] & ( !JE1_address[2] ) );


--JE1_byteenable[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1] at FF_X34_Y43_N16
--register power-up is low

JE1_byteenable[1] = DFFEAS(JE1L263, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE3L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~1 at MLABCELL_X34_Y43_N9
RE3L2 = ( JE1_byteenable[1] & ( !JE1_address[2] ) );


--JE1_byteenable[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2] at FF_X34_Y43_N26
--register power-up is low

JE1_byteenable[2] = DFFEAS(JE1L260, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE3L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~2 at MLABCELL_X34_Y43_N0
RE3L3 = (!JE1_address[2] & JE1_byteenable[2]);


--JE1_byteenable[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3] at FF_X34_Y43_N29
--register power-up is low

JE1_byteenable[3] = DFFEAS(JE1L257, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE3L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~3 at MLABCELL_X34_Y43_N33
RE3L4 = (JE1_byteenable[3] & !JE1_address[2]);


--RE3L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~4 at MLABCELL_X34_Y43_N39
RE3L5 = (JE1_address[2] & JE1_byteenable[0]);


--RE3L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~5 at MLABCELL_X34_Y43_N6
RE3L6 = ( JE1_byteenable[1] & ( JE1_address[2] ) );


--RE3L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~6 at MLABCELL_X34_Y43_N3
RE3L7 = ( JE1_byteenable[2] & ( JE1_address[2] ) );


--RE3L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~7 at MLABCELL_X34_Y43_N30
RE3L8 = (JE1_address[2] & JE1_byteenable[3]);


--MF2_has_pending_responses is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses at FF_X46_Y39_N26
--register power-up is low

MF2_has_pending_responses = DFFEAS(MF2L6, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KF2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~0 at LABCELL_X50_Y43_N12
KF2L8 = ( !NC1_h2f_lw_ARADDR[8] & ( !NC1_h2f_lw_ARADDR[6] & ( (!NC1_h2f_lw_ARADDR[9] & (!NC1_h2f_lw_ARADDR[7] & (!NC1_h2f_lw_ARADDR[5] & !NC1_h2f_lw_ARADDR[4]))) ) ) );


--KF2L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~1 at LABCELL_X50_Y43_N42
KF2L9 = ( !NC1_h2f_lw_ARADDR[11] & ( !NC1_h2f_lw_ARADDR[10] & ( (!NC1_h2f_lw_ARADDR[13] & (!NC1_h2f_lw_ARADDR[15] & (!NC1_h2f_lw_ARADDR[12] & !NC1_h2f_lw_ARADDR[14]))) ) ) );


--NF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|Equal0~0 at LABCELL_X50_Y43_N36
NF2L1 = ( !NC1_h2f_lw_ARADDR[18] & ( NC1_h2f_lw_ARADDR[16] & ( (!NC1_h2f_lw_ARADDR[3] & (KF2L8 & (!NC1_h2f_lw_ARADDR[17] & KF2L9))) ) ) );


--NF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|src_channel[2]~0 at LABCELL_X50_Y43_N33
NF2L3 = ( NC1_h2f_lw_ARADDR[18] & ( NC1_h2f_lw_ARADDR[16] & ( ((!KF2L8) # (!KF2L9)) # (NC1_h2f_lw_ARADDR[17]) ) ) ) # ( !NC1_h2f_lw_ARADDR[18] & ( NC1_h2f_lw_ARADDR[16] & ( ((!KF2L8) # ((!KF2L9) # (NC1_h2f_lw_ARADDR[3]))) # (NC1_h2f_lw_ARADDR[17]) ) ) ) # ( NC1_h2f_lw_ARADDR[18] & ( !NC1_h2f_lw_ARADDR[16] ) ) # ( !NC1_h2f_lw_ARADDR[18] & ( !NC1_h2f_lw_ARADDR[16] ) );


--MF2_last_channel[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2] at FF_X50_Y43_N17
--register power-up is low

MF2_last_channel[2] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF2L8, NF2L3,  ,  , VCC);


--MF2_last_channel[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] at FF_X46_Y39_N23
--register power-up is low

MF2_last_channel[0] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF2L8, NF2L1,  ,  , VCC);


--LF2_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[1] at FF_X42_Y40_N14
--register power-up is low

LF2_saved_grant[1] = DFFEAS(YE3L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , LF2L67,  ,  ,  ,  );


--NF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|Equal2~0 at LABCELL_X50_Y43_N48
NF2L2 = ( KF2L8 & ( (!NC1_h2f_lw_ARADDR[17] & (KF2L9 & (NC1_h2f_lw_ARADDR[16] & NC1_h2f_lw_ARADDR[18]))) ) );


--CF3_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS at FF_X43_Y41_N38
--register power-up is low

CF3_state.ST_COMP_TRANS = DFFEAS(CF3L27, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg at FF_X43_Y41_N1
--register power-up is low

CF3_out_valid_reg = DFFEAS(CF3L182, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--MD6_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[1] at FF_X42_Y36_N50
--register power-up is low

MD6_mem_used[1] = DFFEAS(MD6L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg at FF_X45_Y41_N40
--register power-up is low

CF3_in_narrow_reg = DFFEAS(CF3L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_byteen_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] at FF_X45_Y41_N35
--register power-up is low

CF3_in_byteen_reg[3] = DFFEAS(LF2_src_data[35], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_byteen_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] at FF_X45_Y41_N38
--register power-up is low

CF3_in_byteen_reg[2] = DFFEAS(LF2_src_data[34], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_byteen_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] at FF_X45_Y41_N31
--register power-up is low

CF3_in_byteen_reg[1] = DFFEAS(LF2_src_data[33], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_byteen_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] at FF_X45_Y41_N17
--register power-up is low

CF3_in_byteen_reg[0] = DFFEAS(LF2_src_data[32], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--PE3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|WideOr0~0 at LABCELL_X45_Y41_N54
PE3L1 = ( CF3_in_byteen_reg[2] & ( CF3_in_byteen_reg[0] ) ) # ( !CF3_in_byteen_reg[2] & ( CF3_in_byteen_reg[0] ) ) # ( CF3_in_byteen_reg[2] & ( !CF3_in_byteen_reg[0] ) ) # ( !CF3_in_byteen_reg[2] & ( !CF3_in_byteen_reg[0] & ( (((CF3_in_narrow_reg & CF3_state.ST_COMP_TRANS)) # (CF3_in_byteen_reg[1])) # (CF3_in_byteen_reg[3]) ) ) );


--SE3_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[1] at FF_X42_Y37_N22
--register power-up is low

SE3_wait_latency_counter[1] = DFFEAS(SE3L46, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE3_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[0] at FF_X42_Y37_N26
--register power-up is low

SE3_wait_latency_counter[0] = DFFEAS(SE3L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] at FF_X42_Y37_N47
--register power-up is low

CF3_in_data_reg[59] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd, LF2_saved_grant[0],  ,  , VCC);


--PE3_local_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|local_write at LABCELL_X42_Y37_N45
PE3_local_write = (CF3_out_valid_reg & CF3_in_data_reg[59]);


--MD6L87 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|write~0 at LABCELL_X42_Y37_N48
MD6L87 = ( PE3_local_write & ( SE3_wait_latency_counter[1] & ( (!PE3L1 & !MD6L61Q) ) ) ) # ( !PE3_local_write & ( SE3_wait_latency_counter[1] & ( (!PE3L1 & !MD6L61Q) ) ) ) # ( PE3_local_write & ( !SE3_wait_latency_counter[1] & ( (!MD6L61Q & ((!PE3L1) # ((!SE3_wait_latency_counter[0] & SE1_waitrequest_reset_override)))) ) ) ) # ( !PE3_local_write & ( !SE3_wait_latency_counter[1] & ( (!MD6L61Q & ((!PE3L1) # ((SE3_wait_latency_counter[0] & SE1_waitrequest_reset_override)))) ) ) );


--CF3_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS at FF_X42_Y38_N14
--register power-up is low

CF3_state.ST_UNCOMP_TRANS = DFFEAS(CF3L35, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST at FF_X42_Y38_N32
--register power-up is low

CF3_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(CF3L37, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L174 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 at LABCELL_X43_Y41_N42
CF3L174 = (!CF3L208Q & !CF3L206Q);


--CF3L175 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 at LABCELL_X43_Y41_N24
CF3L175 = ( !CF3L174 & ( (!CF3_state.ST_COMP_TRANS & ((!CF3_out_valid_reg) # (MD6L87))) ) );


--CF3_in_eop_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg at FF_X40_Y39_N40
--register power-up is low

CF3_in_eop_reg = DFFEAS(LF2_src_payload[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg at FF_X40_Y39_N44
--register power-up is low

CF3_new_burst_reg = DFFEAS(CF3L156, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero at FF_X39_Y39_N43
--register power-up is low

CF3_in_bytecount_reg_zero = DFFEAS(CF3L44, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1_in_ready_hold is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold at FF_X36_Y44_N55
--register power-up is low

CF1_in_ready_hold = DFFEAS(CF1L116, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~0 at LABCELL_X46_Y39_N51
KF2L1 = ( NF2L2 & ( (LF2_saved_grant[1] & ((CF3L176) # (CF3L175))) ) );


--LF1_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1] at FF_X34_Y39_N49
--register power-up is low

LF1_saved_grant[1] = DFFEAS(LF1L9, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS at FF_X37_Y38_N32
--register power-up is low

CF2_state.ST_COMP_TRANS = DFFEAS(CF2L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg at FF_X37_Y37_N40
--register power-up is low

CF2_out_valid_reg = DFFEAS(CF2L115, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--MD4_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1] at FF_X43_Y38_N2
--register power-up is low

MD4_mem_used[1] = DFFEAS(MD4L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] at FF_X37_Y37_N31
--register power-up is low

CF2_in_data_reg[60] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16, LF1_saved_grant[1],  ,  , VCC);


--CF2_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg at FF_X37_Y37_N29
--register power-up is low

CF2_in_narrow_reg = DFFEAS(NE2L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--SE2_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1] at FF_X37_Y37_N56
--register power-up is low

SE2_wait_latency_counter[1] = DFFEAS(SE2L11, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE2_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0] at FF_X37_Y37_N58
--register power-up is low

SE2_wait_latency_counter[0] = DFFEAS(SE2L12, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PE2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|cp_ready~0 at LABCELL_X37_Y37_N33
PE2L1 = ( SE2_wait_latency_counter[1] & ( CF2_state.ST_COMP_TRANS & ( (!CF2_in_data_reg[60] & !CF2_in_narrow_reg) ) ) ) # ( !SE2_wait_latency_counter[1] & ( CF2_state.ST_COMP_TRANS & ( (!CF2_in_data_reg[60] & ((!CF2_in_narrow_reg) # ((SE1_waitrequest_reset_override & SE2_wait_latency_counter[0])))) # (CF2_in_data_reg[60] & (SE1_waitrequest_reset_override & (SE2_wait_latency_counter[0]))) ) ) ) # ( SE2_wait_latency_counter[1] & ( !CF2_state.ST_COMP_TRANS & ( !CF2_in_data_reg[60] ) ) ) # ( !SE2_wait_latency_counter[1] & ( !CF2_state.ST_COMP_TRANS & ( (!CF2_in_data_reg[60]) # ((SE1_waitrequest_reset_override & SE2_wait_latency_counter[0])) ) ) );


--CF2_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS at FF_X39_Y38_N38
--register power-up is low

CF2_state.ST_UNCOMP_TRANS = DFFEAS(CF2L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST at FF_X39_Y38_N41
--register power-up is low

CF2_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(CF2L22, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 at MLABCELL_X39_Y38_N33
CF2L20 = ( !CF2L137Q & ( !CF2L135Q ) );


--CF2L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 at LABCELL_X37_Y38_N27
CF2L105 = ( CF2_out_valid_reg & ( (!CF2L20 & (((!PE2L1)) # (MD4L48Q))) # (CF2L20 & (((!CF1_in_ready_hold)))) ) ) # ( !CF2_out_valid_reg & ( (!CF1_in_ready_hold & CF2L20) ) );


--CF2_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg at FF_X37_Y38_N7
--register power-up is low

CF2_new_burst_reg = DFFEAS(CF2L93, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero at FF_X37_Y37_N14
--register power-up is low

CF2_in_bytecount_reg_zero = DFFEAS(CF2L52, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF2L106 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 at LABCELL_X37_Y38_N24
CF2L106 = ( CF2L94Q & ( (!MD4L48Q & (PE2L1 & ((CF2_state.ST_COMP_TRANS) # (CF2_in_data_reg[60])))) ) ) # ( !CF2L94Q & ( (!MD4L48Q & (PE2L1 & (CF2_in_data_reg[60] & !CF2_state.ST_COMP_TRANS))) ) );


--KF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~1 at LABCELL_X46_Y39_N18
KF2L2 = ( CF2L106 & ( NF2L1 & ( (LF1_saved_grant[1] & ((!CF2L105) # (CF2_state.ST_COMP_TRANS))) ) ) ) # ( !CF2L106 & ( NF2L1 & ( (LF1_saved_grant[1] & ((!CF2_state.ST_COMP_TRANS & (!CF2L105)) # (CF2_state.ST_COMP_TRANS & ((!CF2_out_valid_reg))))) ) ) );


--LF3_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[1] at FF_X45_Y40_N14
--register power-up is low

LF3_saved_grant[1] = DFFEAS(YE4L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , LF3L35,  ,  ,  ,  );


--CF4_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS at FF_X43_Y40_N38
--register power-up is low

CF4_state.ST_COMP_TRANS = DFFEAS(CF4L31, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg at FF_X43_Y40_N4
--register power-up is low

CF4_out_valid_reg = DFFEAS(CF4L150, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--MD8_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[1] at FF_X47_Y41_N4
--register power-up is low

MD8_mem_used[1] = DFFEAS(MD8L51, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg at FF_X46_Y41_N17
--register power-up is low

CF4_in_narrow_reg = DFFEAS(CF4L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_in_byteen_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] at FF_X46_Y41_N35
--register power-up is low

CF4_in_byteen_reg[3] = DFFEAS(LF3_src_data[35], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_in_byteen_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] at FF_X46_Y41_N38
--register power-up is low

CF4_in_byteen_reg[2] = DFFEAS(LF3_src_data[34], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_in_byteen_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] at FF_X46_Y41_N32
--register power-up is low

CF4_in_byteen_reg[1] = DFFEAS(LF3_src_data[33], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_in_byteen_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] at FF_X46_Y41_N40
--register power-up is low

CF4_in_byteen_reg[0] = DFFEAS(LF3_src_data[32], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--PE4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|WideOr0~0 at LABCELL_X46_Y41_N6
PE4L1 = ( CF4_in_byteen_reg[2] & ( CF4_in_byteen_reg[1] ) ) # ( !CF4_in_byteen_reg[2] & ( CF4_in_byteen_reg[1] ) ) # ( CF4_in_byteen_reg[2] & ( !CF4_in_byteen_reg[1] ) ) # ( !CF4_in_byteen_reg[2] & ( !CF4_in_byteen_reg[1] & ( (((CF4L169Q & CF4_in_narrow_reg)) # (CF4L77Q)) # (CF4_in_byteen_reg[3]) ) ) );


--SE4_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter[1] at FF_X46_Y36_N49
--register power-up is low

SE4_wait_latency_counter[1] = DFFEAS(SE4L20, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE4_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter[0] at FF_X46_Y36_N53
--register power-up is low

SE4_wait_latency_counter[0] = DFFEAS(SE4L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] at FF_X46_Y36_N56
--register power-up is low

CF4_in_data_reg[59] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd, LF3_saved_grant[0],  ,  , VCC);


--PE4_local_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|local_write at LABCELL_X46_Y36_N54
PE4_local_write = (CF4_out_valid_reg & CF4_in_data_reg[59]);


--MD8L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|write~0 at LABCELL_X46_Y36_N24
MD8L78 = ( !MD8L52Q & ( PE4L1 & ( (SE1_waitrequest_reset_override & (!SE4_wait_latency_counter[1] & (!PE4_local_write $ (!SE4_wait_latency_counter[0])))) ) ) ) # ( !MD8L52Q & ( !PE4L1 ) );


--CF4_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS at FF_X43_Y40_N43
--register power-up is low

CF4_state.ST_UNCOMP_TRANS = DFFEAS(CF4L37, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST at FF_X43_Y36_N38
--register power-up is low

CF4_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(CF4L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L145 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 at LABCELL_X43_Y40_N30
CF4L145 = ( CF1_in_ready_hold & ( MD8L78 & ( !CF4_state.ST_COMP_TRANS ) ) ) # ( !CF1_in_ready_hold & ( MD8L78 & ( (!CF4_state.ST_COMP_TRANS & ((CF4_state.ST_UNCOMP_TRANS) # (CF4L174Q))) ) ) ) # ( CF1_in_ready_hold & ( !MD8L78 & ( (!CF4_state.ST_COMP_TRANS & ((!CF4_out_valid_reg) # ((!CF4L174Q & !CF4_state.ST_UNCOMP_TRANS)))) ) ) ) # ( !CF1_in_ready_hold & ( !MD8L78 & ( (!CF4_out_valid_reg & (!CF4_state.ST_COMP_TRANS & ((CF4_state.ST_UNCOMP_TRANS) # (CF4L174Q)))) ) ) );


--CF4_in_eop_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg at FF_X40_Y40_N55
--register power-up is low

CF4_in_eop_reg = DFFEAS(LF3_src_payload[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg at FF_X42_Y39_N20
--register power-up is low

CF4_new_burst_reg = DFFEAS(CF4L127, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero at FF_X42_Y39_N4
--register power-up is low

CF4_in_bytecount_reg_zero = DFFEAS(CF4L48, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4L146 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 at LABCELL_X43_Y40_N27
CF4L146 = ( CF4L128Q & ( (CF4_state.ST_COMP_TRANS & ((!CF4_out_valid_reg) # (MD8L78))) ) ) # ( !CF4L128Q & ( (!CF4_out_valid_reg & CF4_state.ST_COMP_TRANS) ) );


--MF2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 at LABCELL_X46_Y39_N30
MF2L2 = ( KF2L4 & ( KF2L2 & ( !MF2L3 ) ) ) # ( !KF2L4 & ( KF2L2 & ( !MF2L3 ) ) ) # ( KF2L4 & ( !KF2L2 & ( !MF2L3 ) ) ) # ( !KF2L4 & ( !KF2L2 & ( (MF2L4 & (!MF2L3 & ((CF3L176) # (CF3L175)))) ) ) );


--LF2_saved_grant[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0] at FF_X42_Y40_N16
--register power-up is low

LF2_saved_grant[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , LF2L67, YE3L2,  ,  , VCC);


--NE2_sop_enable is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable at FF_X39_Y42_N46
--register power-up is low

NE2_sop_enable = DFFEAS(NE2L73, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--NF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~0 at MLABCELL_X39_Y42_N15
NF1L1 = ( AF4L135Q & ( (!NE2_sop_enable & (!NC1_h2f_lw_AWADDR[7] & !NC1_h2f_lw_AWADDR[8])) ) ) # ( !AF4L135Q & ( (!NE2_sop_enable & (((!NC1_h2f_lw_AWADDR[7] & !NC1_h2f_lw_AWADDR[8])))) # (NE2_sop_enable & (!AF4L132Q)) ) );


--NF1L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~1 at MLABCELL_X39_Y42_N18
NF1L2 = ( NE2_sop_enable & ( NC1_h2f_lw_AWADDR[15] & ( (!AF4_address_burst[15] & !AF4L138Q) ) ) ) # ( NE2_sop_enable & ( !NC1_h2f_lw_AWADDR[15] & ( (!AF4_address_burst[15] & !AF4L138Q) ) ) ) # ( !NE2_sop_enable & ( !NC1_h2f_lw_AWADDR[15] & ( !NC1_h2f_lw_AWADDR[9] ) ) );


--NF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~2 at LABCELL_X40_Y41_N0
NF1L3 = ( AF4_address_burst[17] & ( (!NE2_sop_enable & (NC1_h2f_lw_AWADDR[16] & !NC1_h2f_lw_AWADDR[17])) ) ) # ( !AF4_address_burst[17] & ( (!NE2_sop_enable & (((NC1_h2f_lw_AWADDR[16] & !NC1_h2f_lw_AWADDR[17])))) # (NE2_sop_enable & (AF4_address_burst[16])) ) );


--NF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~3 at LABCELL_X40_Y41_N6
NF1L4 = ( NC1_h2f_lw_AWADDR[18] & ( (!NE2_sop_enable & (((!NC1_h2f_lw_AWADDR[13])))) # (NE2_sop_enable & (!AF4_address_burst[13] & (AF4_address_burst[18]))) ) ) # ( !NC1_h2f_lw_AWADDR[18] & ( (NE2_sop_enable & (!AF4_address_burst[13] & AF4_address_burst[18])) ) );


--NF1L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~4 at LABCELL_X40_Y41_N12
NF1L5 = ( AF4_address_burst[10] & ( (!NE2_sop_enable & (!NC1_h2f_lw_AWADDR[14] & !NC1_h2f_lw_AWADDR[10])) ) ) # ( !AF4_address_burst[10] & ( (!NE2_sop_enable & (((!NC1_h2f_lw_AWADDR[14] & !NC1_h2f_lw_AWADDR[10])))) # (NE2_sop_enable & (!AF4_address_burst[14])) ) );


--NF1L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~5 at MLABCELL_X39_Y41_N0
NF1L6 = ( !NC1_h2f_lw_AWADDR[11] & ( AF4_address_burst[11] & ( (!NE2_sop_enable & !NC1_h2f_lw_AWADDR[12]) ) ) ) # ( NC1_h2f_lw_AWADDR[11] & ( !AF4_address_burst[11] & ( (NE2_sop_enable & !AF4_address_burst[12]) ) ) ) # ( !NC1_h2f_lw_AWADDR[11] & ( !AF4_address_burst[11] & ( (!NE2_sop_enable & ((!NC1_h2f_lw_AWADDR[12]))) # (NE2_sop_enable & (!AF4_address_burst[12])) ) ) );


--NF1L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~6 at LABCELL_X42_Y41_N3
NF1L7 = ( NF1L4 & ( NF1L3 & ( (NF1L2 & (NF1L5 & (NF1L1 & NF1L6))) ) ) );


--AF4_address_burst[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5] at FF_X39_Y42_N1
--register power-up is low

AF4_address_burst[5] = DFFEAS(AF4L110, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--AF4L157 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[5]~0 at MLABCELL_X39_Y42_N6
AF4L157 = (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[5]))) # (NE2_sop_enable & (AF4_address_burst[5]));


--AF4_address_burst[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] at FF_X39_Y42_N37
--register power-up is low

AF4_address_burst[4] = DFFEAS(AF4L111, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--AF4L156 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[4]~1 at MLABCELL_X39_Y42_N57
AF4L156 = ( NC1_h2f_lw_AWADDR[4] & ( (!NE2_sop_enable) # (AF4_address_burst[4]) ) ) # ( !NC1_h2f_lw_AWADDR[4] & ( (NE2_sop_enable & AF4_address_burst[4]) ) );


--NF1L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~7 at MLABCELL_X39_Y42_N54
NF1L8 = ( !AF4L157 & ( (!AF4L156 & ((!NE2_sop_enable & ((!NC1_h2f_lw_AWADDR[6]))) # (NE2_sop_enable & (!AF4L129Q)))) ) );


--KF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X42_Y40_N18
KF1L1 = ( LF2_saved_grant[0] & ( (NF1L7 & (NF1L8 & ((CF3L175) # (CF3L176)))) ) );


--LF3_saved_grant[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0] at FF_X45_Y40_N56
--register power-up is low

LF3_saved_grant[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , LF3L35, YE4L2,  ,  , VCC);


--KF1L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X45_Y40_N3
KF1L2 = ( CF4L145 & ( (LF3_saved_grant[0] & ((!NF1L7) # (!NF1L8))) ) ) # ( !CF4L145 & ( (LF3_saved_grant[0] & (CF4L146 & ((!NF1L7) # (!NF1L8)))) ) );


--MF1_has_pending_responses is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses at FF_X45_Y42_N26
--register power-up is low

MF1_has_pending_responses = DFFEAS(MF1L5, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF1_last_dest_id[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] at FF_X45_Y42_N44
--register power-up is low

MF1_last_dest_id[0] = DFFEAS(MF1L11, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L6,  ,  ,  ,  );


--MF1L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0 at LABCELL_X45_Y42_N48
MF1L6 = ( NC1_h2f_lw_AWVALID[0] & ( MF1_has_pending_responses & ( (NC1_h2f_lw_WVALID[0] & (!MF1_last_dest_id[0] $ (((!NF1L8) # (!NF1L7))))) ) ) ) # ( NC1_h2f_lw_AWVALID[0] & ( !MF1_has_pending_responses & ( NC1_h2f_lw_WVALID[0] ) ) );


--MF1L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 at LABCELL_X45_Y42_N30
MF1L12 = ( KF1L2 & ( MF1L6 & ( NC1_h2f_lw_WLAST[0] ) ) ) # ( !KF1L2 & ( MF1L6 & ( (NC1_h2f_lw_WLAST[0] & KF1L1) ) ) );


--SE3_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|read_latency_shift_reg[0] at FF_X42_Y37_N19
--register power-up is low

SE3_read_latency_shift_reg[0] = DFFEAS(SE3L40, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[0] at FF_X42_Y36_N23
--register power-up is low

MD7_mem_used[0] = DFFEAS(MD7L71, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6_mem[0][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][114] at FF_X42_Y36_N40
--register power-up is low

MD6_mem[0][114] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L82,  ,  , VCC);


--MD6_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[0] at FF_X42_Y36_N32
--register power-up is low

MD6_mem_used[0] = DFFEAS(MD6L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6_mem[0][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][59] at FF_X42_Y36_N2
--register power-up is low

MD6_mem[0][59] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L62,  ,  , VCC);


--MD6_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][57] at FF_X42_Y37_N35
--register power-up is low

MD6_mem[0][57] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L63,  ,  , VCC);


--QF2_src0_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|src0_valid at LABCELL_X42_Y36_N57
QF2_src0_valid = ( !MD6_mem[0][57] & ( MD6_mem[0][114] & ( (MD6_mem[0][59] & (((SE3_read_latency_shift_reg[0]) # (MD6_mem_used[0])) # (MD7_mem_used[0]))) ) ) ) # ( !MD6_mem[0][57] & ( !MD6_mem[0][114] & ( (MD6_mem[0][59] & ((SE3_read_latency_shift_reg[0]) # (MD7_mem_used[0]))) ) ) );


--SE4_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg[0] at FF_X46_Y36_N35
--register power-up is low

SE4_read_latency_shift_reg[0] = DFFEAS(SE4L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[0] at FF_X40_Y40_N4
--register power-up is low

MD9_mem_used[0] = DFFEAS(MD9L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8_mem[0][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][114] at FF_X46_Y36_N17
--register power-up is low

MD8_mem[0][114] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L73,  ,  , VCC);


--MD8_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[0] at FF_X47_Y40_N26
--register power-up is low

MD8_mem_used[0] = DFFEAS(MD8L48, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8_mem[0][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][59] at FF_X46_Y36_N29
--register power-up is low

MD8_mem[0][59] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L53,  ,  , VCC);


--MD8_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][57] at FF_X46_Y36_N44
--register power-up is low

MD8_mem[0][57] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L54,  ,  , VCC);


--QF3_src0_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|src0_valid at LABCELL_X46_Y36_N36
QF3_src0_valid = ( MD8_mem[0][59] & ( !MD8_mem[0][57] & ( (((MD8L49Q & MD8_mem[0][114])) # (SE4_read_latency_shift_reg[0])) # (MD9_mem_used[0]) ) ) );


--RF1_WideOr1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|WideOr1 at LABCELL_X46_Y40_N24
RF1_WideOr1 = ( QF3_src0_valid ) # ( !QF3_src0_valid & ( QF2_src0_valid ) );


--SE2_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0] at FF_X43_Y38_N5
--register power-up is low

SE2_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , MD4L69,  ,  , VCC);


--MD5_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0] at FF_X43_Y38_N58
--register power-up is low

MD5_mem_used[0] = DFFEAS(MD5L13, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD5_empty is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|empty at LABCELL_X43_Y38_N36
MD5_empty = ( !MD5_mem_used[0] & ( !SE2_read_latency_shift_reg[0] ) );


--MD4_mem[0][57] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57] at FF_X43_Y38_N22
--register power-up is low

MD4_mem[0][57] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L49,  ,  , VCC);


--MD4_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0] at FF_X43_Y38_N49
--register power-up is low

MD4_mem_used[0] = DFFEAS(MD4L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF3_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy at FF_X40_Y38_N14
--register power-up is low

BF3_burst_uncompress_busy = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6, BF3L26,  ,  , VCC);


--BF3_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] at FF_X40_Y38_N20
--register power-up is low

BF3_burst_uncompress_byte_counter[2] = DFFEAS(BF3L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--BF3L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0 at MLABCELL_X39_Y38_N15
BF3L23 = ( BF3_burst_uncompress_byte_counter[2] & ( BF3_burst_uncompress_busy ) );


--BF3_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] at FF_X40_Y38_N1
--register power-up is low

BF3_burst_uncompress_byte_counter[6] = DFFEAS(BF3L18, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--BF3_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] at FF_X40_Y38_N23
--register power-up is low

BF3_burst_uncompress_byte_counter[5] = DFFEAS(BF3L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--BF3_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4] at FF_X40_Y38_N31
--register power-up is low

BF3_burst_uncompress_byte_counter[4] = DFFEAS(BF3L20, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--BF3_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] at FF_X40_Y38_N49
--register power-up is low

BF3_burst_uncompress_byte_counter[3] = DFFEAS(BF3L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--BF3L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1 at LABCELL_X40_Y38_N9
BF3L24 = ( !BF3_burst_uncompress_byte_counter[6] & ( (!BF3_burst_uncompress_byte_counter[3] & (!BF3L12Q & !BF3_burst_uncompress_byte_counter[5])) ) );


--MD4_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69] at FF_X40_Y38_N26
--register power-up is low

MD4_mem[0][69] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L50,  ,  , VCC);


--MD4_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68] at FF_X40_Y38_N59
--register power-up is low

MD4_mem[0][68] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L51,  ,  , VCC);


--MD4_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][67] at FF_X40_Y38_N56
--register power-up is low

MD4_mem[0][67] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L52,  ,  , VCC);


--MD4_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][66] at FF_X37_Y38_N52
--register power-up is low

MD4_mem[0][66] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L53,  ,  , VCC);


--MD4_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65] at FF_X40_Y38_N29
--register power-up is low

MD4_mem[0][65] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L54,  ,  , VCC);


--BF3L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2 at LABCELL_X40_Y38_N24
BF3L25 = ( !MD4_mem[0][69] & ( !MD4_mem[0][67] & ( (MD4_mem[0][65] & (!BF3_burst_uncompress_busy & (!MD4_mem[0][66] & !MD4_mem[0][68]))) ) ) );


--BF3L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3 at LABCELL_X40_Y38_N15
BF3L26 = ( MD5_empty & ( BF3L23 & ( MD4_mem[0][57] ) ) ) # ( !MD5_empty & ( BF3L23 & ( (MD4_mem[0][57] & ((!MD4_mem_used[0]) # ((!BF3L24 & !BF3L25)))) ) ) ) # ( MD5_empty & ( !BF3L23 & ( MD4_mem[0][57] ) ) ) # ( !MD5_empty & ( !BF3L23 & ( (MD4_mem[0][57] & ((!MD4_mem_used[0]) # (!BF3L25))) ) ) );


--PE3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|comb~0 at LABCELL_X42_Y36_N15
PE3L2 = ( MD6_mem[0][114] & ( MD6_mem_used[0] ) ) # ( !MD6_mem[0][114] & ( (MD6_mem_used[0] & ((MD7_mem_used[0]) # (SE3_read_latency_shift_reg[0]))) ) );


--QF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|src1_valid~0 at LABCELL_X42_Y36_N3
QF2L3 = ( MD6_mem[0][59] & ( MD7_mem_used[0] & ( !MD6_mem[0][57] ) ) ) # ( MD6_mem[0][59] & ( !MD7_mem_used[0] & ( (!MD6_mem[0][57]) # ((!SE3_read_latency_shift_reg[0] & ((!MD6_mem[0][114]) # (!MD6L58Q)))) ) ) ) # ( !MD6_mem[0][59] & ( !MD7_mem_used[0] & ( (!SE3_read_latency_shift_reg[0] & ((!MD6_mem[0][114]) # (!MD6L58Q))) ) ) );


--MD6_mem[0][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][115] at FF_X42_Y36_N8
--register power-up is low

MD6_mem[0][115] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L64,  ,  , VCC);


--BF4_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy at FF_X42_Y36_N55
--register power-up is low

BF4_burst_uncompress_busy = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86, BF4L23,  ,  , VCC);


--BF4_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] at FF_X33_Y39_N7
--register power-up is low

BF4_burst_uncompress_byte_counter[6] = DFFEAS(BF4L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86,  ,  ,  ,  );


--BF4_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] at FF_X33_Y39_N37
--register power-up is low

BF4_burst_uncompress_byte_counter[5] = DFFEAS(BF4L16, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86,  ,  ,  ,  );


--BF4_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4] at FF_X33_Y39_N31
--register power-up is low

BF4_burst_uncompress_byte_counter[4] = DFFEAS(BF4L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86,  ,  ,  ,  );


--BF4_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] at FF_X33_Y39_N25
--register power-up is low

BF4_burst_uncompress_byte_counter[3] = DFFEAS(BF4L18, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86,  ,  ,  ,  );


--BF4_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] at FF_X33_Y39_N22
--register power-up is low

BF4_burst_uncompress_byte_counter[2] = DFFEAS(BF4L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86,  ,  ,  ,  );


--BF4L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0 at MLABCELL_X34_Y39_N42
BF4L21 = ( BF4_burst_uncompress_byte_counter[2] & ( !BF4_burst_uncompress_byte_counter[5] & ( (!BF4_burst_uncompress_byte_counter[4] & (!BF4_burst_uncompress_byte_counter[3] & (!BF4_burst_uncompress_byte_counter[6] & BF4_burst_uncompress_busy))) ) ) );


--MD6_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][69] at FF_X42_Y37_N52
--register power-up is low

MD6_mem[0][69] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L65,  ,  , VCC);


--MD6_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][68] at FF_X33_Y39_N53
--register power-up is low

MD6_mem[0][68] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L66,  ,  , VCC);


--MD6_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][67] at FF_X33_Y39_N55
--register power-up is low

MD6_mem[0][67] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L67,  ,  , VCC);


--MD6_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][66] at FF_X33_Y39_N50
--register power-up is low

MD6_mem[0][66] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L68,  ,  , VCC);


--MD6_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][65] at FF_X33_Y39_N14
--register power-up is low

MD6_mem[0][65] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L69,  ,  , VCC);


--BF4L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1 at LABCELL_X33_Y39_N48
BF4L22 = ( !MD6_mem[0][66] & ( MD6_mem[0][65] & ( (!BF4_burst_uncompress_busy & (!MD6_mem[0][67] & (!MD6_mem[0][68] & !MD6_mem[0][69]))) ) ) );


--RF2L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~0 at LABCELL_X42_Y36_N6
RF2L34 = ( MD6_mem[0][115] & ( BF4L21 & ( (!QF2L3 & ((!MD6_mem[0][57]) # (PE3L2))) ) ) ) # ( MD6_mem[0][115] & ( !BF4L21 & ( (!QF2L3 & ((!MD6_mem[0][57]) # ((BF4L22 & PE3L2)))) ) ) );


--QF3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|src1_valid~0 at LABCELL_X46_Y36_N42
QF3L3 = ( MD8_mem[0][57] & ( MD8L49Q & ( (!SE4_read_latency_shift_reg[0] & (!MD8_mem[0][114] & !MD9_mem_used[0])) ) ) ) # ( !MD8_mem[0][57] & ( MD8L49Q & ( ((!SE4_read_latency_shift_reg[0] & (!MD8_mem[0][114] & !MD9_mem_used[0]))) # (MD8_mem[0][59]) ) ) ) # ( MD8_mem[0][57] & ( !MD8L49Q & ( (!SE4_read_latency_shift_reg[0] & !MD9_mem_used[0]) ) ) ) # ( !MD8_mem[0][57] & ( !MD8L49Q & ( ((!SE4_read_latency_shift_reg[0] & !MD9_mem_used[0])) # (MD8_mem[0][59]) ) ) );


--MD8_mem[0][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][115] at FF_X43_Y38_N8
--register power-up is low

MD8_mem[0][115] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L55,  ,  , VCC);


--PE4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|comb~0 at LABCELL_X46_Y36_N15
PE4L2 = ( MD8L49Q & ( ((MD8_mem[0][114]) # (MD9_mem_used[0])) # (SE4_read_latency_shift_reg[0]) ) );


--BF5_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy at FF_X45_Y36_N2
--register power-up is low

BF5_burst_uncompress_busy = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77, BF5L25,  ,  , VCC);


--BF5_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] at FF_X45_Y36_N8
--register power-up is low

BF5_burst_uncompress_byte_counter[2] = DFFEAS(BF5L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--BF5_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] at FF_X45_Y36_N26
--register power-up is low

BF5_burst_uncompress_byte_counter[6] = DFFEAS(BF5L18, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--BF5_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] at FF_X45_Y36_N35
--register power-up is low

BF5_burst_uncompress_byte_counter[5] = DFFEAS(BF5L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--BF5_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4] at FF_X45_Y36_N49
--register power-up is low

BF5_burst_uncompress_byte_counter[4] = DFFEAS(BF5L20, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--BF5_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] at FF_X45_Y36_N20
--register power-up is low

BF5_burst_uncompress_byte_counter[3] = DFFEAS(BF5L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--BF5L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0 at LABCELL_X45_Y36_N36
BF5L23 = ( !BF5_burst_uncompress_byte_counter[3] & ( (!BF5_burst_uncompress_byte_counter[5] & (!BF5_burst_uncompress_byte_counter[4] & !BF5_burst_uncompress_byte_counter[6])) ) );


--MD8_mem[0][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][69] at FF_X46_Y36_N47
--register power-up is low

MD8_mem[0][69] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L56,  ,  , VCC);


--MD8_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][68] at FF_X43_Y36_N59
--register power-up is low

MD8_mem[0][68] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L57,  ,  , VCC);


--MD8_mem[0][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][67] at FF_X43_Y36_N29
--register power-up is low

MD8_mem[0][67] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L58,  ,  , VCC);


--MD8_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][66] at FF_X43_Y36_N56
--register power-up is low

MD8_mem[0][66] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L59,  ,  , VCC);


--MD8_mem[0][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][65] at FF_X46_Y36_N40
--register power-up is low

MD8_mem[0][65] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L60,  ,  , VCC);


--BF5L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1 at LABCELL_X43_Y36_N54
BF5L24 = ( !MD8_mem[0][66] & ( !BF5L7Q & ( (!MD8_mem[0][67] & (MD8_mem[0][65] & (!MD8_mem[0][69] & !MD8_mem[0][68]))) ) ) );


--BF5L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2 at LABCELL_X45_Y36_N3
BF5L25 = ( BF5L24 & ( BF5L10Q & ( (!PE4L2 & MD8_mem[0][57]) ) ) ) # ( !BF5L24 & ( BF5L10Q & ( (MD8_mem[0][57] & ((!PE4L2) # ((!BF5L7Q) # (!BF5L23)))) ) ) ) # ( BF5L24 & ( !BF5L10Q & ( (!PE4L2 & MD8_mem[0][57]) ) ) ) # ( !BF5L24 & ( !BF5L10Q & ( MD8_mem[0][57] ) ) );


--MD4_mem[0][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][115] at FF_X43_Y38_N14
--register power-up is low

MD4_mem[0][115] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L55,  ,  , VCC);


--RF2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~1 at LABCELL_X43_Y38_N12
RF2L35 = ( MD4_mem[0][115] & ( MD5_mem_used[0] ) ) # ( MD4_mem[0][115] & ( !MD5_mem_used[0] & ( SE2_read_latency_shift_reg[0] ) ) );


--RF2_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload[0] at LABCELL_X43_Y38_N6
RF2_src_payload[0] = ( MD8_mem[0][115] & ( RF2L35 & ( (!BF3L26) # (((!BF5L25 & !QF3L3)) # (RF2L34)) ) ) ) # ( !MD8_mem[0][115] & ( RF2L35 & ( (!BF3L26) # (RF2L34) ) ) ) # ( MD8_mem[0][115] & ( !RF2L35 & ( ((!BF5L25 & !QF3L3)) # (RF2L34) ) ) ) # ( !MD8_mem[0][115] & ( !RF2L35 & ( RF2L34 ) ) );


--RF2_WideOr1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|WideOr1 at LABCELL_X48_Y41_N27
RF2_WideOr1 = ( QF2L3 & ( (!MD5_empty) # (!QF3L3) ) ) # ( !QF2L3 );


--MF1L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 at LABCELL_X45_Y42_N12
MF1L13 = ( KF1L1 & ( MF1L6 ) ) # ( !KF1L1 & ( MF1L6 & ( KF1L2 ) ) );


--MD6_mem[0][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][90] at FF_X47_Y40_N55
--register power-up is low

MD6_mem[0][90] = DFFEAS(MD6L11, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][90] at FF_X47_Y40_N40
--register power-up is low

MD8_mem[0][90] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L61,  ,  , VCC);


--RF1_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[90] at MLABCELL_X47_Y40_N39
RF1_src_data[90] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][90])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][90])) # (MD6_mem[0][90])));


--MD6_mem[0][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][91] at FF_X47_Y42_N26
--register power-up is low

MD6_mem[0][91] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L71,  ,  , VCC);


--MD8_mem[0][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][91] at FF_X47_Y41_N44
--register power-up is low

MD8_mem[0][91] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L62,  ,  , VCC);


--RF1_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[91] at MLABCELL_X47_Y41_N42
RF1_src_data[91] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][91])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][91])) # (MD6_mem[0][91])));


--MD6_mem[0][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][92] at FF_X47_Y42_N28
--register power-up is low

MD6_mem[0][92] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L72,  ,  , VCC);


--MD8_mem[0][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][92] at FF_X47_Y41_N46
--register power-up is low

MD8_mem[0][92] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L63,  ,  , VCC);


--RF1_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[92] at MLABCELL_X47_Y41_N45
RF1_src_data[92] = ( MD6_mem[0][92] & ( ((QF3_src0_valid & MD8_mem[0][92])) # (QF2_src0_valid) ) ) # ( !MD6_mem[0][92] & ( (QF3_src0_valid & MD8_mem[0][92]) ) );


--MD6_mem[0][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][93] at FF_X47_Y42_N19
--register power-up is low

MD6_mem[0][93] = DFFEAS(MD6L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][93] at FF_X47_Y41_N14
--register power-up is low

MD8_mem[0][93] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L64,  ,  , VCC);


--RF1_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[93] at MLABCELL_X47_Y41_N12
RF1_src_data[93] = ( MD6_mem[0][93] & ( ((QF3_src0_valid & MD8_mem[0][93])) # (QF2_src0_valid) ) ) # ( !MD6_mem[0][93] & ( (QF3_src0_valid & MD8_mem[0][93]) ) );


--MD6_mem[0][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][94] at FF_X47_Y42_N52
--register power-up is low

MD6_mem[0][94] = DFFEAS(MD6L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][94] at FF_X47_Y40_N37
--register power-up is low

MD8_mem[0][94] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L65,  ,  , VCC);


--RF1_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[94] at MLABCELL_X47_Y40_N36
RF1_src_data[94] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][94])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][94])) # (MD6_mem[0][94])));


--MD6_mem[0][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][95] at FF_X47_Y42_N22
--register power-up is low

MD6_mem[0][95] = DFFEAS(MD6L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][95] at FF_X47_Y41_N17
--register power-up is low

MD8_mem[0][95] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L66,  ,  , VCC);


--RF1_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[95] at MLABCELL_X47_Y41_N15
RF1_src_data[95] = ( MD6_mem[0][95] & ( ((QF3_src0_valid & MD8_mem[0][95])) # (QF2_src0_valid) ) ) # ( !MD6_mem[0][95] & ( (QF3_src0_valid & MD8_mem[0][95]) ) );


--MD6_mem[0][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][96] at FF_X47_Y40_N58
--register power-up is low

MD6_mem[0][96] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L76,  ,  , VCC);


--MD8_mem[0][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][96] at FF_X47_Y40_N31
--register power-up is low

MD8_mem[0][96] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L67,  ,  , VCC);


--RF1_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[96] at MLABCELL_X47_Y40_N30
RF1_src_data[96] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][96])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][96])) # (MD6_mem[0][96])));


--MD6_mem[0][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][97] at FF_X47_Y42_N43
--register power-up is low

MD6_mem[0][97] = DFFEAS(MD6L22, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][97] at FF_X47_Y40_N34
--register power-up is low

MD8_mem[0][97] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L68,  ,  , VCC);


--RF1_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[97] at MLABCELL_X47_Y40_N33
RF1_src_data[97] = ( MD6_mem[0][97] & ( ((QF3_src0_valid & MD8_mem[0][97])) # (QF2_src0_valid) ) ) # ( !MD6_mem[0][97] & ( (QF3_src0_valid & MD8_mem[0][97]) ) );


--MD6_mem[0][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][98] at FF_X47_Y42_N49
--register power-up is low

MD6_mem[0][98] = DFFEAS(MD6L24, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][98] at FF_X47_Y40_N13
--register power-up is low

MD8_mem[0][98] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L69,  ,  , VCC);


--RF1_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[98] at MLABCELL_X47_Y40_N12
RF1_src_data[98] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][98])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][98])) # (MD6_mem[0][98])));


--MD6_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][99] at FF_X47_Y42_N47
--register power-up is low

MD6_mem[0][99] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L79,  ,  , VCC);


--MD8_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][99] at FF_X47_Y40_N16
--register power-up is low

MD8_mem[0][99] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L70,  ,  , VCC);


--RF1_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[99] at MLABCELL_X47_Y40_N15
RF1_src_data[99] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][99])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][99])) # (MD6_mem[0][99])));


--MD6_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][100] at FF_X47_Y42_N2
--register power-up is low

MD6_mem[0][100] = DFFEAS(MD6L28, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][100] at FF_X47_Y41_N8
--register power-up is low

MD8_mem[0][100] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L71,  ,  , VCC);


--RF1_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[100] at MLABCELL_X47_Y41_N6
RF1_src_data[100] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][100])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][100])) # (MD6_mem[0][100])));


--MD6_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][101] at FF_X47_Y42_N4
--register power-up is low

MD6_mem[0][101] = DFFEAS(MD6L30, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1,  ,  ,  ,  );


--MD8_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[0][101] at FF_X47_Y41_N10
--register power-up is low

MD8_mem[0][101] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L1, MD8L72,  ,  , VCC);


--RF1_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|src_data[101] at MLABCELL_X47_Y41_N9
RF1_src_data[101] = (!QF2_src0_valid & (QF3_src0_valid & ((MD8_mem[0][101])))) # (QF2_src0_valid & (((QF3_src0_valid & MD8_mem[0][101])) # (MD6_mem[0][101])));


--SE4_av_readdata_pre[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[0] at FF_X35_Y38_N28
--register power-up is low

SE4_av_readdata_pre[0] = DFFEAS(SE4L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|always4~0 at LABCELL_X40_Y40_N33
MD9L2 = (SE4L13Q & !MD9_mem_used[0]);


--MD9_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][0] at FF_X37_Y39_N41
--register power-up is low

MD9_mem[0][0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L26,  ,  , VCC);


--MD5_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0] at FF_X46_Y38_N2
--register power-up is low

MD5_mem[0][0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD5L1, MD5L17,  ,  , VCC);


--SE2_av_readdata_pre[30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30] at FF_X36_Y37_N10
--register power-up is low

SE2_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , CF2_int_nxt_addr_reg_dly[2],  ,  , VCC);


--RF2L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~2 at LABCELL_X46_Y38_N0
RF2L36 = ( MD5_mem[0][0] & ( MD5_mem_used[0] ) ) # ( MD5_mem[0][0] & ( !MD5_mem_used[0] & ( (SE2_av_readdata_pre[30] & SE2L7Q) ) ) ) # ( !MD5_mem[0][0] & ( !MD5_mem_used[0] & ( (SE2_av_readdata_pre[30] & SE2L7Q) ) ) );


--SE3_av_readdata_pre[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[0] at FF_X36_Y39_N4
--register power-up is low

SE3_av_readdata_pre[0] = DFFEAS(JC1_readdata[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|always4~0 at LABCELL_X42_Y36_N18
MD7L2 = ( !MD7_mem_used[0] & ( SE3_read_latency_shift_reg[0] ) );


--MD7_mem[0][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][0] at FF_X36_Y39_N35
--register power-up is low

MD7_mem[0][0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L75,  ,  , VCC);


--RF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[0]~0 at LABCELL_X36_Y39_N33
RF2L4 = ( !RF2L36 & ( ((!MD7L2 & ((!MD7_mem[0][0]))) # (MD7L2 & (!SE3_av_readdata_pre[0]))) # (QF2L3) ) );


--RF2L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[0]~1 at LABCELL_X37_Y39_N39
RF2L5 = ( RF2L4 & ( (!QF3L3 & ((!MD9L2 & ((MD9_mem[0][0]))) # (MD9L2 & (SE4_av_readdata_pre[0])))) ) ) # ( !RF2L4 );


--SE4_av_readdata_pre[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[1] at FF_X35_Y39_N49
--register power-up is low

SE4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[1],  ,  , VCC);


--MD9_mem[0][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][1] at FF_X37_Y39_N32
--register power-up is low

MD9_mem[0][1] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L27,  ,  , VCC);


--MD5_mem[0][12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12] at FF_X46_Y38_N35
--register power-up is low

MD5_mem[0][12] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD5L1, MD5L18,  ,  , VCC);


--SE2_av_readdata_pre[31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31] at FF_X46_Y38_N25
--register power-up is low

SE2_av_readdata_pre[31] = DFFEAS(SE2L4, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RF2L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~3 at LABCELL_X46_Y38_N33
RF2L37 = ( MD5_mem[0][12] & ( SE2_av_readdata_pre[31] & ( (MD5_mem_used[0]) # (SE2L7Q) ) ) ) # ( !MD5_mem[0][12] & ( SE2_av_readdata_pre[31] & ( (SE2L7Q & !MD5_mem_used[0]) ) ) ) # ( MD5_mem[0][12] & ( !SE2_av_readdata_pre[31] & ( MD5_mem_used[0] ) ) );


--SE3_av_readdata_pre[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[1] at FF_X37_Y36_N14
--register power-up is low

SE3_av_readdata_pre[1] = DFFEAS(JC1_readdata[1], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][1] at FF_X45_Y38_N50
--register power-up is low

MD7_mem[0][1] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L76,  ,  , VCC);


--RF2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[1]~2 at LABCELL_X45_Y38_N48
RF2L6 = ( MD7L2 & ( (!RF2L37 & ((!SE3L4Q) # (QF2L3))) ) ) # ( !MD7L2 & ( (!RF2L37 & ((!MD7_mem[0][1]) # (QF2L3))) ) );


--RF2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[1]~3 at LABCELL_X37_Y39_N30
RF2L7 = ( SE4_av_readdata_pre[1] & ( (!RF2L6) # ((!QF3L3 & ((MD9_mem[0][1]) # (MD9L2)))) ) ) # ( !SE4_av_readdata_pre[1] & ( (!RF2L6) # ((!MD9L2 & (!QF3L3 & MD9_mem[0][1]))) ) );


--SE4_av_readdata_pre[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[2] at FF_X35_Y37_N16
--register power-up is low

SE4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[2],  ,  , VCC);


--MD9_mem[0][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][2] at FF_X37_Y39_N35
--register power-up is low

MD9_mem[0][2] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L28,  ,  , VCC);


--SE3_av_readdata_pre[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[2] at FF_X37_Y36_N11
--register power-up is low

SE3_av_readdata_pre[2] = DFFEAS(JC1_readdata[2], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][2] at FF_X37_Y36_N38
--register power-up is low

MD7_mem[0][2] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L77,  ,  , VCC);


--RF2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[2]~4 at LABCELL_X37_Y36_N36
RF2L8 = ( QF2L3 & ( !RF2L36 ) ) # ( !QF2L3 & ( (!RF2L36 & ((!MD7L2 & ((!MD7_mem[0][2]))) # (MD7L2 & (!SE3_av_readdata_pre[2])))) ) );


--RF2L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[2]~5 at LABCELL_X37_Y39_N33
RF2L9 = ( SE4_av_readdata_pre[2] & ( (!RF2L8) # ((!QF3L3 & ((MD9_mem[0][2]) # (MD9L2)))) ) ) # ( !SE4_av_readdata_pre[2] & ( (!RF2L8) # ((!MD9L2 & (!QF3L3 & MD9_mem[0][2]))) ) );


--SE3_av_readdata_pre[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[3] at FF_X45_Y39_N25
--register power-up is low

SE3_av_readdata_pre[3] = DFFEAS(JC1_readdata[3], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][3] at FF_X47_Y39_N50
--register power-up is low

MD7_mem[0][3] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L78,  ,  , VCC);


--RF2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[3]~6 at MLABCELL_X47_Y39_N48
RF2L10 = ( SE3_av_readdata_pre[3] & ( (!QF2L3 & ((MD7_mem[0][3]) # (MD7L2))) ) ) # ( !SE3_av_readdata_pre[3] & ( (!MD7L2 & (!QF2L3 & MD7_mem[0][3])) ) );


--SE4_av_readdata_pre[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[3] at FF_X42_Y38_N53
--register power-up is low

SE4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[3],  ,  , VCC);


--MD9_mem[0][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][3] at FF_X37_Y39_N14
--register power-up is low

MD9_mem[0][3] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L29,  ,  , VCC);


--RF2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[3]~7 at LABCELL_X37_Y39_N12
RF2L11 = ( RF2L10 ) # ( !RF2L10 & ( (!QF3L3 & ((!MD9L2 & ((MD9_mem[0][3]))) # (MD9L2 & (SE4_av_readdata_pre[3])))) ) );


--SE4_av_readdata_pre[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[4] at FF_X35_Y39_N34
--register power-up is low

SE4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[4],  ,  , VCC);


--MD9_mem[0][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][4] at FF_X37_Y39_N17
--register power-up is low

MD9_mem[0][4] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L30,  ,  , VCC);


--SE3_av_readdata_pre[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[4] at FF_X37_Y36_N46
--register power-up is low

SE3_av_readdata_pre[4] = DFFEAS(JC1_readdata[4], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][4] at FF_X37_Y36_N41
--register power-up is low

MD7_mem[0][4] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L79,  ,  , VCC);


--RF2L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[4]~8 at LABCELL_X37_Y36_N39
RF2L12 = ( SE3_av_readdata_pre[4] & ( (!RF2L36 & (((!MD7L2 & !MD7_mem[0][4])) # (QF2L3))) ) ) # ( !SE3_av_readdata_pre[4] & ( (!RF2L36 & (((!MD7_mem[0][4]) # (QF2L3)) # (MD7L2))) ) );


--RF2L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[4]~9 at LABCELL_X37_Y39_N15
RF2L13 = ( SE4_av_readdata_pre[4] & ( (!RF2L12) # ((!QF3L3 & ((MD9_mem[0][4]) # (MD9L2)))) ) ) # ( !SE4_av_readdata_pre[4] & ( (!RF2L12) # ((!MD9L2 & (!QF3L3 & MD9_mem[0][4]))) ) );


--SE4_av_readdata_pre[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[5] at FF_X35_Y39_N40
--register power-up is low

SE4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[5],  ,  , VCC);


--MD9_mem[0][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][5] at FF_X37_Y39_N44
--register power-up is low

MD9_mem[0][5] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L31,  ,  , VCC);


--SE3_av_readdata_pre[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[5] at FF_X37_Y36_N5
--register power-up is low

SE3_av_readdata_pre[5] = DFFEAS(JC1_readdata[5], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][5] at FF_X37_Y36_N32
--register power-up is low

MD7_mem[0][5] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L80,  ,  , VCC);


--RF2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[5]~10 at LABCELL_X37_Y36_N30
RF2L14 = ( QF2L3 & ( !RF2L36 ) ) # ( !QF2L3 & ( (!RF2L36 & ((!MD7L2 & ((!MD7_mem[0][5]))) # (MD7L2 & (!SE3_av_readdata_pre[5])))) ) );


--RF2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[5]~11 at LABCELL_X37_Y39_N42
RF2L15 = ( RF2L14 & ( (!QF3L3 & ((!MD9L2 & ((MD9_mem[0][5]))) # (MD9L2 & (SE4_av_readdata_pre[5])))) ) ) # ( !RF2L14 );


--SE4_av_readdata_pre[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[6] at FF_X35_Y39_N19
--register power-up is low

SE4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[6],  ,  , VCC);


--MD9_mem[0][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][6] at FF_X37_Y39_N47
--register power-up is low

MD9_mem[0][6] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L32,  ,  , VCC);


--SE3_av_readdata_pre[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[6] at FF_X37_Y36_N52
--register power-up is low

SE3_av_readdata_pre[6] = DFFEAS(JC1_readdata[6], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][6] at FF_X37_Y36_N35
--register power-up is low

MD7_mem[0][6] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L81,  ,  , VCC);


--RF2L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[6]~12 at LABCELL_X37_Y36_N33
RF2L16 = ( SE3_av_readdata_pre[6] & ( (!RF2L36 & (((!MD7L2 & !MD7_mem[0][6])) # (QF2L3))) ) ) # ( !SE3_av_readdata_pre[6] & ( (!RF2L36 & (((!MD7_mem[0][6]) # (QF2L3)) # (MD7L2))) ) );


--RF2L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[6]~13 at LABCELL_X37_Y39_N45
RF2L17 = ( RF2L16 & ( (!QF3L3 & ((!MD9L2 & ((MD9_mem[0][6]))) # (MD9L2 & (SE4_av_readdata_pre[6])))) ) ) # ( !RF2L16 );


--SE3_av_readdata_pre[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[7] at FF_X36_Y39_N53
--register power-up is low

SE3_av_readdata_pre[7] = DFFEAS(JC1_readdata[7], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][7] at FF_X36_Y39_N32
--register power-up is low

MD7_mem[0][7] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L82,  ,  , VCC);


--RF2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[7]~14 at LABCELL_X36_Y39_N30
RF2L18 = ( SE3_av_readdata_pre[7] & ( (!QF2L3 & ((MD7_mem[0][7]) # (MD7L2))) ) ) # ( !SE3_av_readdata_pre[7] & ( (!MD7L2 & (!QF2L3 & MD7_mem[0][7])) ) );


--SE4_av_readdata_pre[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[7] at FF_X37_Y39_N49
--register power-up is low

SE4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , KC1_readdata[7],  ,  , VCC);


--MD9_mem[0][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[0][7] at FF_X37_Y39_N38
--register power-up is low

MD9_mem[0][7] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD9L1, MD9L33,  ,  , VCC);


--RF2L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[7]~15 at LABCELL_X37_Y39_N36
RF2L19 = ( RF2L18 ) # ( !RF2L18 & ( (!QF3L3 & ((!MD9L2 & ((MD9_mem[0][7]))) # (MD9L2 & (SE4_av_readdata_pre[7])))) ) );


--SE3_av_readdata_pre[8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[8] at FF_X46_Y38_N56
--register power-up is low

SE3_av_readdata_pre[8] = DFFEAS(JC1_readdata[8], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][8] at FF_X46_Y38_N38
--register power-up is low

MD7_mem[0][8] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L83,  ,  , VCC);


--RF2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~4 at LABCELL_X46_Y38_N36
RF2L38 = ( MD7L2 & ( ((!QF2L3 & SE3_av_readdata_pre[8])) # (RF2L37) ) ) # ( !MD7L2 & ( ((!QF2L3 & MD7_mem[0][8])) # (RF2L37) ) );


--MD5_mem[0][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16] at FF_X46_Y38_N20
--register power-up is low

MD5_mem[0][16] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD5L1, MD5L19,  ,  , VCC);


--RF2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~5 at LABCELL_X46_Y38_N18
RF2L39 = ( MD5_mem_used[0] & ( MD5_mem[0][16] ) ) # ( !MD5_mem_used[0] & ( (CF1_in_ready_hold & SE2L7Q) ) );


--SE3_av_readdata_pre[9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[9] at FF_X47_Y38_N40
--register power-up is low

SE3_av_readdata_pre[9] = DFFEAS(JC1_readdata[9], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][9] at FF_X46_Y38_N17
--register power-up is low

MD7_mem[0][9] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L84,  ,  , VCC);


--RF2L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~6 at LABCELL_X46_Y38_N15
RF2L40 = ( SE3_av_readdata_pre[9] & ( ((!QF2L3 & ((MD7_mem[0][9]) # (MD7L2)))) # (RF2L39) ) ) # ( !SE3_av_readdata_pre[9] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][9]))) # (RF2L39) ) );


--SE3_av_readdata_pre[10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[10] at FF_X47_Y38_N8
--register power-up is low

SE3_av_readdata_pre[10] = DFFEAS(JC1_readdata[10], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][10] at FF_X47_Y38_N50
--register power-up is low

MD7_mem[0][10] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L85,  ,  , VCC);


--RF2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~7 at MLABCELL_X47_Y38_N48
RF2L41 = ( SE3L14Q & ( (!QF2L3 & ((MD7_mem[0][10]) # (MD7L2))) ) ) # ( !SE3L14Q & ( (!MD7L2 & (!QF2L3 & MD7_mem[0][10])) ) );


--SE3_av_readdata_pre[11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[11] at FF_X47_Y38_N55
--register power-up is low

SE3_av_readdata_pre[11] = DFFEAS(JC1_readdata[11], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][11] at FF_X47_Y38_N53
--register power-up is low

MD7_mem[0][11] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L86,  ,  , VCC);


--RF2L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~8 at MLABCELL_X47_Y38_N51
RF2L42 = (!QF2L3 & ((!MD7L2 & ((MD7_mem[0][11]))) # (MD7L2 & (SE3_av_readdata_pre[11]))));


--SE3_av_readdata_pre[12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[12] at FF_X46_Y38_N8
--register power-up is low

SE3_av_readdata_pre[12] = DFFEAS(JC1_readdata[12], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][12] at FF_X46_Y38_N41
--register power-up is low

MD7_mem[0][12] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L87,  ,  , VCC);


--RF2L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~9 at LABCELL_X46_Y38_N39
RF2L43 = ( MD7L2 & ( ((!QF2L3 & SE3_av_readdata_pre[12])) # (RF2L37) ) ) # ( !MD7L2 & ( ((!QF2L3 & MD7_mem[0][12])) # (RF2L37) ) );


--SE3_av_readdata_pre[13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[13] at FF_X47_Y38_N1
--register power-up is low

SE3_av_readdata_pre[13] = DFFEAS(JC1_readdata[13], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][13] at FF_X47_Y38_N32
--register power-up is low

MD7_mem[0][13] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L88,  ,  , VCC);


--RF2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~10 at MLABCELL_X47_Y38_N30
RF2L44 = ( SE3_av_readdata_pre[13] & ( (!QF2L3 & ((MD7_mem[0][13]) # (MD7L2))) ) ) # ( !SE3_av_readdata_pre[13] & ( (!MD7L2 & (!QF2L3 & MD7_mem[0][13])) ) );


--SE3_av_readdata_pre[14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[14] at FF_X36_Y39_N44
--register power-up is low

SE3_av_readdata_pre[14] = DFFEAS(JC1_readdata[14], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][14] at FF_X36_Y39_N38
--register power-up is low

MD7_mem[0][14] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L89,  ,  , VCC);


--RF2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~11 at LABCELL_X36_Y39_N36
RF2L45 = ( SE3_av_readdata_pre[14] & ( ((!QF2L3 & ((MD7_mem[0][14]) # (MD7L2)))) # (RF2L36) ) ) # ( !SE3_av_readdata_pre[14] & ( ((!QF2L3 & (!MD7L2 & MD7_mem[0][14]))) # (RF2L36) ) );


--SE3_av_readdata_pre[15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[15] at FF_X47_Y38_N25
--register power-up is low

SE3_av_readdata_pre[15] = DFFEAS(JC1_readdata[15], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][15] at FF_X47_Y38_N35
--register power-up is low

MD7_mem[0][15] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L90,  ,  , VCC);


--RF2L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~12 at MLABCELL_X47_Y38_N33
RF2L46 = ( SE3_av_readdata_pre[15] & ( (!QF2L3 & ((MD7_mem[0][15]) # (MD7L2))) ) ) # ( !SE3_av_readdata_pre[15] & ( (!MD7L2 & (!QF2L3 & MD7_mem[0][15])) ) );


--SE3_av_readdata_pre[16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[16] at FF_X47_Y39_N55
--register power-up is low

SE3_av_readdata_pre[16] = DFFEAS(JC1_readdata[16], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][16] at FF_X47_Y39_N53
--register power-up is low

MD7_mem[0][16] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L91,  ,  , VCC);


--RF2L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~13 at MLABCELL_X47_Y39_N51
RF2L47 = ( SE3_av_readdata_pre[16] & ( ((!QF2L3 & ((MD7_mem[0][16]) # (MD7L2)))) # (RF2L39) ) ) # ( !SE3_av_readdata_pre[16] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][16]))) # (RF2L39) ) );


--SE3_av_readdata_pre[17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[17] at FF_X36_Y39_N8
--register power-up is low

SE3_av_readdata_pre[17] = DFFEAS(JC1_readdata[17], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][17] at FF_X36_Y39_N41
--register power-up is low

MD7_mem[0][17] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L92,  ,  , VCC);


--RF2L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~14 at LABCELL_X36_Y39_N39
RF2L48 = ( MD7L2 & ( ((!QF2L3 & SE3_av_readdata_pre[17])) # (RF2L36) ) ) # ( !MD7L2 & ( ((!QF2L3 & MD7_mem[0][17])) # (RF2L36) ) );


--SE3_av_readdata_pre[18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[18] at FF_X45_Y38_N32
--register power-up is low

SE3_av_readdata_pre[18] = DFFEAS(JC1_readdata[18], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][18] at FF_X45_Y38_N38
--register power-up is low

MD7_mem[0][18] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L93,  ,  , VCC);


--RF2L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~15 at LABCELL_X45_Y38_N36
RF2L49 = ( SE3_av_readdata_pre[18] & ( ((!QF2L3 & ((MD7_mem[0][18]) # (MD7L2)))) # (RF2L37) ) ) # ( !SE3_av_readdata_pre[18] & ( ((!QF2L3 & (!MD7L2 & MD7_mem[0][18]))) # (RF2L37) ) );


--SE3_av_readdata_pre[19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[19] at FF_X45_Y38_N55
--register power-up is low

SE3_av_readdata_pre[19] = DFFEAS(JC1_readdata[19], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][19] at FF_X45_Y38_N14
--register power-up is low

MD7_mem[0][19] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L94,  ,  , VCC);


--RF2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~16 at LABCELL_X45_Y38_N12
RF2L50 = ( RF2L36 ) # ( !RF2L36 & ( (!QF2L3 & ((!MD7L2 & ((MD7_mem[0][19]))) # (MD7L2 & (SE3_av_readdata_pre[19])))) ) );


--SE3_av_readdata_pre[20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[20] at FF_X47_Y39_N28
--register power-up is low

SE3_av_readdata_pre[20] = DFFEAS(JC1_readdata[20], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][20] at FF_X47_Y39_N44
--register power-up is low

MD7_mem[0][20] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L95,  ,  , VCC);


--RF2L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~17 at MLABCELL_X47_Y39_N42
RF2L51 = ( SE3_av_readdata_pre[20] & ( ((!QF2L3 & ((MD7_mem[0][20]) # (MD7L2)))) # (RF2L39) ) ) # ( !SE3_av_readdata_pre[20] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][20]))) # (RF2L39) ) );


--SE3_av_readdata_pre[21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[21] at FF_X45_Y39_N55
--register power-up is low

SE3_av_readdata_pre[21] = DFFEAS(JC1_readdata[21], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][21] at FF_X45_Y39_N14
--register power-up is low

MD7_mem[0][21] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L96,  ,  , VCC);


--RF2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~18 at LABCELL_X45_Y39_N12
RF2L52 = ( SE3_av_readdata_pre[21] & ( (!QF2L3 & ((MD7_mem[0][21]) # (MD7L2))) ) ) # ( !SE3_av_readdata_pre[21] & ( (!QF2L3 & (!MD7L2 & MD7_mem[0][21])) ) );


--SE3_av_readdata_pre[22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[22] at FF_X47_Y39_N4
--register power-up is low

SE3_av_readdata_pre[22] = DFFEAS(JC1_readdata[22], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][22] at FF_X47_Y39_N47
--register power-up is low

MD7_mem[0][22] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L97,  ,  , VCC);


--RF2L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~19 at MLABCELL_X47_Y39_N45
RF2L53 = ( QF2L3 & ( RF2L39 ) ) # ( !QF2L3 & ( ((!MD7L2 & ((MD7_mem[0][22]))) # (MD7L2 & (SE3_av_readdata_pre[22]))) # (RF2L39) ) );


--SE3_av_readdata_pre[23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[23] at FF_X45_Y38_N19
--register power-up is low

SE3_av_readdata_pre[23] = DFFEAS(JC1_readdata[23], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][23] at FF_X45_Y38_N41
--register power-up is low

MD7_mem[0][23] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L98,  ,  , VCC);


--RF2L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~20 at LABCELL_X45_Y38_N39
RF2L54 = ( SE3_av_readdata_pre[23] & ( ((!QF2L3 & ((MD7_mem[0][23]) # (MD7L2)))) # (RF2L37) ) ) # ( !SE3_av_readdata_pre[23] & ( ((!QF2L3 & (!MD7L2 & MD7_mem[0][23]))) # (RF2L37) ) );


--SE3_av_readdata_pre[24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[24] at FF_X45_Y38_N26
--register power-up is low

SE3_av_readdata_pre[24] = DFFEAS(JC1_readdata[24], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][24] at FF_X45_Y38_N17
--register power-up is low

MD7_mem[0][24] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L99,  ,  , VCC);


--RF2L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~21 at LABCELL_X45_Y38_N15
RF2L55 = ( SE3_av_readdata_pre[24] & ( ((!QF2L3 & ((MD7_mem[0][24]) # (MD7L2)))) # (RF2L36) ) ) # ( !SE3_av_readdata_pre[24] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][24]))) # (RF2L36) ) );


--SE3_av_readdata_pre[25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[25] at FF_X45_Y39_N19
--register power-up is low

SE3_av_readdata_pre[25] = DFFEAS(JC1_readdata[25], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][25] at FF_X45_Y39_N17
--register power-up is low

MD7_mem[0][25] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L100,  ,  , VCC);


--RF2L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~22 at LABCELL_X45_Y39_N15
RF2L56 = ( RF2L36 ) # ( !RF2L36 & ( (!QF2L3 & ((!MD7L2 & ((MD7_mem[0][25]))) # (MD7L2 & (SE3_av_readdata_pre[25])))) ) );


--SE3_av_readdata_pre[26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[26] at FF_X47_Y39_N22
--register power-up is low

SE3_av_readdata_pre[26] = DFFEAS(JC1_readdata[26], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][26] at FF_X47_Y39_N14
--register power-up is low

MD7_mem[0][26] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L101,  ,  , VCC);


--RF2L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~23 at MLABCELL_X47_Y39_N12
RF2L57 = ( SE3_av_readdata_pre[26] & ( ((!QF2L3 & ((MD7_mem[0][26]) # (MD7L2)))) # (RF2L39) ) ) # ( !SE3_av_readdata_pre[26] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][26]))) # (RF2L39) ) );


--SE3_av_readdata_pre[27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[27] at FF_X45_Y38_N8
--register power-up is low

SE3_av_readdata_pre[27] = DFFEAS(JC1_readdata[27], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][27] at FF_X45_Y38_N53
--register power-up is low

MD7_mem[0][27] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L102,  ,  , VCC);


--RF2L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~24 at LABCELL_X45_Y38_N51
RF2L58 = ( SE3_av_readdata_pre[27] & ( ((!QF2L3 & ((MD7_mem[0][27]) # (MD7L2)))) # (RF2L37) ) ) # ( !SE3_av_readdata_pre[27] & ( ((!QF2L3 & (!MD7L2 & MD7_mem[0][27]))) # (RF2L37) ) );


--SE3_av_readdata_pre[28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[28] at FF_X45_Y39_N1
--register power-up is low

SE3_av_readdata_pre[28] = DFFEAS(JC1_readdata[28], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][28] at FF_X45_Y39_N35
--register power-up is low

MD7_mem[0][28] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L103,  ,  , VCC);


--RF2L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~25 at LABCELL_X45_Y39_N33
RF2L59 = ( SE3_av_readdata_pre[28] & ( (!QF2L3 & ((MD7_mem[0][28]) # (MD7L2))) ) ) # ( !SE3_av_readdata_pre[28] & ( (!MD7L2 & (!QF2L3 & MD7_mem[0][28])) ) );


--SE3_av_readdata_pre[29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[29] at FF_X47_Y39_N31
--register power-up is low

SE3_av_readdata_pre[29] = DFFEAS(JC1_readdata[29], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][29] at FF_X47_Y39_N17
--register power-up is low

MD7_mem[0][29] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L104,  ,  , VCC);


--RF2L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~26 at MLABCELL_X47_Y39_N15
RF2L60 = ( SE3_av_readdata_pre[29] & ( ((!QF2L3 & ((MD7_mem[0][29]) # (MD7L2)))) # (RF2L39) ) ) # ( !SE3_av_readdata_pre[29] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][29]))) # (RF2L39) ) );


--SE3_av_readdata_pre[30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[30] at FF_X47_Y39_N40
--register power-up is low

SE3_av_readdata_pre[30] = DFFEAS(JC1_readdata[30], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][30] at FF_X45_Y39_N32
--register power-up is low

MD7_mem[0][30] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L105,  ,  , VCC);


--RF2L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~27 at LABCELL_X45_Y39_N30
RF2L61 = ( SE3_av_readdata_pre[30] & ( ((!QF2L3 & ((MD7_mem[0][30]) # (MD7L2)))) # (RF2L36) ) ) # ( !SE3_av_readdata_pre[30] & ( ((!MD7L2 & (!QF2L3 & MD7_mem[0][30]))) # (RF2L36) ) );


--SE3_av_readdata_pre[31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[31] at FF_X36_Y39_N14
--register power-up is low

SE3_av_readdata_pre[31] = DFFEAS(JC1_readdata[31], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7_mem[0][31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[0][31] at FF_X46_Y38_N14
--register power-up is low

MD7_mem[0][31] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD7L1, MD7L106,  ,  , VCC);


--RF2L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~28 at LABCELL_X46_Y38_N12
RF2L62 = ( RF2L37 ) # ( !RF2L37 & ( (!QF2L3 & ((!MD7L2 & ((MD7_mem[0][31]))) # (MD7L2 & (SE3L36Q)))) ) );


--MD4_mem[0][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][90] at FF_X48_Y41_N44
--register power-up is low

MD4_mem[0][90] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L56,  ,  , VCC);


--RF2_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[90] at LABCELL_X48_Y41_N42
RF2_src_data[90] = ( MD4_mem[0][90] & ( QF3L3 & ( (!MD5_empty) # ((MD6_mem[0][90] & !QF2L3)) ) ) ) # ( !MD4_mem[0][90] & ( QF3L3 & ( (MD6_mem[0][90] & !QF2L3) ) ) ) # ( MD4_mem[0][90] & ( !QF3L3 & ( (!MD5_empty) # (((MD6_mem[0][90] & !QF2L3)) # (MD8_mem[0][90])) ) ) ) # ( !MD4_mem[0][90] & ( !QF3L3 & ( ((MD6_mem[0][90] & !QF2L3)) # (MD8_mem[0][90]) ) ) );


--MD4_mem[0][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][91] at FF_X47_Y41_N38
--register power-up is low

MD4_mem[0][91] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L57,  ,  , VCC);


--RF2_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[91] at MLABCELL_X47_Y41_N36
RF2_src_data[91] = ( MD4_mem[0][91] & ( QF3L3 & ( (!MD5_empty) # ((MD6_mem[0][91] & !QF2L3)) ) ) ) # ( !MD4_mem[0][91] & ( QF3L3 & ( (MD6_mem[0][91] & !QF2L3) ) ) ) # ( MD4_mem[0][91] & ( !QF3L3 & ( (!MD5_empty) # (((MD6_mem[0][91] & !QF2L3)) # (MD8_mem[0][91])) ) ) ) # ( !MD4_mem[0][91] & ( !QF3L3 & ( ((MD6_mem[0][91] & !QF2L3)) # (MD8_mem[0][91]) ) ) );


--MD4_mem[0][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][92] at FF_X48_Y41_N50
--register power-up is low

MD4_mem[0][92] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L58,  ,  , VCC);


--RF2_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[92] at LABCELL_X48_Y41_N48
RF2_src_data[92] = ( MD4_mem[0][92] & ( QF2L3 & ( (!MD5_empty) # ((!QF3L3 & MD8_mem[0][92])) ) ) ) # ( !MD4_mem[0][92] & ( QF2L3 & ( (!QF3L3 & MD8_mem[0][92]) ) ) ) # ( MD4_mem[0][92] & ( !QF2L3 & ( (!MD5_empty) # (((!QF3L3 & MD8_mem[0][92])) # (MD6_mem[0][92])) ) ) ) # ( !MD4_mem[0][92] & ( !QF2L3 & ( ((!QF3L3 & MD8_mem[0][92])) # (MD6_mem[0][92]) ) ) );


--MD4_mem[0][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][93] at FF_X47_Y41_N32
--register power-up is low

MD4_mem[0][93] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L59,  ,  , VCC);


--RF2_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[93] at MLABCELL_X47_Y41_N30
RF2_src_data[93] = ( MD4_mem[0][93] & ( MD6_mem[0][93] & ( (!QF2L3) # ((!MD5_empty) # ((!QF3L3 & MD8_mem[0][93]))) ) ) ) # ( !MD4_mem[0][93] & ( MD6_mem[0][93] & ( (!QF2L3) # ((!QF3L3 & MD8_mem[0][93])) ) ) ) # ( MD4_mem[0][93] & ( !MD6_mem[0][93] & ( (!MD5_empty) # ((!QF3L3 & MD8_mem[0][93])) ) ) ) # ( !MD4_mem[0][93] & ( !MD6_mem[0][93] & ( (!QF3L3 & MD8_mem[0][93]) ) ) );


--MD4_mem[0][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][94] at FF_X48_Y41_N20
--register power-up is low

MD4_mem[0][94] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L60,  ,  , VCC);


--RF2_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[94] at LABCELL_X48_Y41_N18
RF2_src_data[94] = ( MD4_mem[0][94] & ( QF2L3 & ( (!MD5_empty) # ((!QF3L3 & MD8_mem[0][94])) ) ) ) # ( !MD4_mem[0][94] & ( QF2L3 & ( (!QF3L3 & MD8_mem[0][94]) ) ) ) # ( MD4_mem[0][94] & ( !QF2L3 & ( ((!MD5_empty) # ((!QF3L3 & MD8_mem[0][94]))) # (MD6_mem[0][94]) ) ) ) # ( !MD4_mem[0][94] & ( !QF2L3 & ( ((!QF3L3 & MD8_mem[0][94])) # (MD6_mem[0][94]) ) ) );


--MD4_mem[0][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][95] at FF_X47_Y41_N50
--register power-up is low

MD4_mem[0][95] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L61,  ,  , VCC);


--RF2_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[95] at MLABCELL_X47_Y41_N48
RF2_src_data[95] = ( MD4_mem[0][95] & ( MD6_mem[0][95] & ( (!MD5_empty) # ((!QF2L3) # ((!QF3L3 & MD8_mem[0][95]))) ) ) ) # ( !MD4_mem[0][95] & ( MD6_mem[0][95] & ( (!QF2L3) # ((!QF3L3 & MD8_mem[0][95])) ) ) ) # ( MD4_mem[0][95] & ( !MD6_mem[0][95] & ( (!MD5_empty) # ((!QF3L3 & MD8_mem[0][95])) ) ) ) # ( !MD4_mem[0][95] & ( !MD6_mem[0][95] & ( (!QF3L3 & MD8_mem[0][95]) ) ) );


--MD4_mem[0][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][96] at FF_X48_Y40_N50
--register power-up is low

MD4_mem[0][96] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L62,  ,  , VCC);


--RF2_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[96] at LABCELL_X48_Y40_N48
RF2_src_data[96] = ( MD4_mem[0][96] & ( MD8_mem[0][96] & ( (!QF3L3) # ((!MD5_empty) # ((MD6_mem[0][96] & !QF2L3))) ) ) ) # ( !MD4_mem[0][96] & ( MD8_mem[0][96] & ( (!QF3L3) # ((MD6_mem[0][96] & !QF2L3)) ) ) ) # ( MD4_mem[0][96] & ( !MD8_mem[0][96] & ( (!MD5_empty) # ((MD6_mem[0][96] & !QF2L3)) ) ) ) # ( !MD4_mem[0][96] & ( !MD8_mem[0][96] & ( (MD6_mem[0][96] & !QF2L3) ) ) );


--MD4_mem[0][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97] at FF_X48_Y40_N32
--register power-up is low

MD4_mem[0][97] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L63,  ,  , VCC);


--RF2_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[97] at LABCELL_X48_Y40_N30
RF2_src_data[97] = ( MD4_mem[0][97] & ( MD5_empty & ( (!QF2L3 & (((MD8_mem[0][97] & !QF3L3)) # (MD6_mem[0][97]))) # (QF2L3 & (MD8_mem[0][97] & (!QF3L3))) ) ) ) # ( !MD4_mem[0][97] & ( MD5_empty & ( (!QF2L3 & (((MD8_mem[0][97] & !QF3L3)) # (MD6_mem[0][97]))) # (QF2L3 & (MD8_mem[0][97] & (!QF3L3))) ) ) ) # ( MD4_mem[0][97] & ( !MD5_empty ) ) # ( !MD4_mem[0][97] & ( !MD5_empty & ( (!QF2L3 & (((MD8_mem[0][97] & !QF3L3)) # (MD6_mem[0][97]))) # (QF2L3 & (MD8_mem[0][97] & (!QF3L3))) ) ) );


--MD4_mem[0][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98] at FF_X48_Y40_N2
--register power-up is low

MD4_mem[0][98] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L64,  ,  , VCC);


--RF2_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[98] at LABCELL_X48_Y40_N0
RF2_src_data[98] = ( MD4_mem[0][98] & ( QF2L3 & ( (!MD5_empty) # ((!QF3L3 & MD8_mem[0][98])) ) ) ) # ( !MD4_mem[0][98] & ( QF2L3 & ( (!QF3L3 & MD8_mem[0][98]) ) ) ) # ( MD4_mem[0][98] & ( !QF2L3 & ( ((!MD5_empty) # ((!QF3L3 & MD8_mem[0][98]))) # (MD6_mem[0][98]) ) ) ) # ( !MD4_mem[0][98] & ( !QF2L3 & ( ((!QF3L3 & MD8_mem[0][98])) # (MD6_mem[0][98]) ) ) );


--MD4_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][99] at FF_X48_Y40_N20
--register power-up is low

MD4_mem[0][99] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L65,  ,  , VCC);


--RF2_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[99] at LABCELL_X48_Y40_N18
RF2_src_data[99] = ( MD4_mem[0][99] & ( QF3L3 & ( (!MD5_empty) # ((MD6L26Q & !QF2L3)) ) ) ) # ( !MD4_mem[0][99] & ( QF3L3 & ( (MD6L26Q & !QF2L3) ) ) ) # ( MD4_mem[0][99] & ( !QF3L3 & ( ((!MD5_empty) # ((MD6L26Q & !QF2L3))) # (MD8_mem[0][99]) ) ) ) # ( !MD4_mem[0][99] & ( !QF3L3 & ( ((MD6L26Q & !QF2L3)) # (MD8_mem[0][99]) ) ) );


--MD4_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][100] at FF_X47_Y41_N56
--register power-up is low

MD4_mem[0][100] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L66,  ,  , VCC);


--RF2_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[100] at MLABCELL_X47_Y41_N54
RF2_src_data[100] = ( MD4_mem[0][100] & ( MD8_mem[0][100] & ( (!MD5_empty) # ((!QF3L3) # ((!QF2L3 & MD6_mem[0][100]))) ) ) ) # ( !MD4_mem[0][100] & ( MD8_mem[0][100] & ( (!QF3L3) # ((!QF2L3 & MD6_mem[0][100])) ) ) ) # ( MD4_mem[0][100] & ( !MD8_mem[0][100] & ( (!MD5_empty) # ((!QF2L3 & MD6_mem[0][100])) ) ) ) # ( !MD4_mem[0][100] & ( !MD8_mem[0][100] & ( (!QF2L3 & MD6_mem[0][100]) ) ) );


--MD4_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][101] at FF_X48_Y40_N14
--register power-up is low

MD4_mem[0][101] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L67,  ,  , VCC);


--RF2_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_data[101] at LABCELL_X48_Y40_N12
RF2_src_data[101] = ( MD4_mem[0][101] & ( QF3L3 & ( (!MD5_empty) # ((!QF2L3 & MD6_mem[0][101])) ) ) ) # ( !MD4_mem[0][101] & ( QF3L3 & ( (!QF2L3 & MD6_mem[0][101]) ) ) ) # ( MD4_mem[0][101] & ( !QF3L3 & ( ((!MD5_empty) # ((!QF2L3 & MD6_mem[0][101]))) # (MD8_mem[0][101]) ) ) ) # ( !MD4_mem[0][101] & ( !QF3L3 & ( ((!QF2L3 & MD6_mem[0][101])) # (MD8_mem[0][101]) ) ) );


--ME1_saved_grant[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1] at FF_X47_Y51_N53
--register power-up is low

ME1_saved_grant[1] = DFFEAS(YE1L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , ME1L68,  ,  ,  ,  );


--RE2_count[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|count[0] at FF_X46_Y51_N38
--register power-up is low

RE2_count[0] = DFFEAS(RE2L49, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ME1_saved_grant[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0] at FF_X46_Y49_N13
--register power-up is low

ME1_saved_grant[0] = DFFEAS(ME1L9, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , ME1L68,  ,  ,  ,  );


--ME1_src_data[125] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[125] at LABCELL_X45_Y50_N12
ME1_src_data[125] = ( NC1_h2f_AWSIZE[1] & ( ((NC1_h2f_ARSIZE[1] & ME1_saved_grant[1])) # (ME1_saved_grant[0]) ) ) # ( !NC1_h2f_AWSIZE[1] & ( (NC1_h2f_ARSIZE[1] & ME1_saved_grant[1]) ) );


--ME1_src_data[126] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[126] at LABCELL_X46_Y49_N54
ME1_src_data[126] = ( ME1_saved_grant[1] & ( ((NC1_h2f_AWSIZE[2] & ME1_saved_grant[0])) # (NC1_h2f_ARSIZE[2]) ) ) # ( !ME1_saved_grant[1] & ( (NC1_h2f_AWSIZE[2] & ME1_saved_grant[0]) ) );


--ME1_src_data[124] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[124] at LABCELL_X48_Y49_N36
ME1_src_data[124] = ( NC1_h2f_ARSIZE[0] & ( ((ME1_saved_grant[0] & NC1_h2f_AWSIZE[0])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARSIZE[0] & ( (ME1_saved_grant[0] & NC1_h2f_AWSIZE[0]) ) );


--RE2L52 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|in_ready~0 at LABCELL_X46_Y51_N21
RE2L52 = ( ME1_src_data[124] & ( (!RE2_count[0] & (!ME1_saved_grant[1] & ((ME1_src_data[125]) # (ME1_src_data[126])))) ) ) # ( !ME1_src_data[124] & ( (!RE2_count[0] & (!ME1_saved_grant[1] & ME1_src_data[126])) ) );


--CF1_state.ST_COMP_TRANS is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS at FF_X43_Y50_N26
--register power-up is low

CF1_state.ST_COMP_TRANS = DFFEAS(CF1L64, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_state.ST_UNCOMP_TRANS is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS at FF_X42_Y49_N26
--register power-up is low

CF1_state.ST_UNCOMP_TRANS = DFFEAS(CF1L70, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_state.ST_UNCOMP_WR_SUBBURST is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST at FF_X43_Y51_N19
--register power-up is low

CF1_state.ST_UNCOMP_WR_SUBBURST = DFFEAS(CF1L72, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1L150 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 at LABCELL_X43_Y50_N57
CF1L150 = ( !CF1_state.ST_UNCOMP_TRANS & ( !CF1_state.ST_UNCOMP_WR_SUBBURST ) );


--CF1_out_valid_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg at FF_X43_Y50_N41
--register power-up is low

CF1_out_valid_reg = DFFEAS(CF1L155, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_in_narrow_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg at FF_X45_Y48_N25
--register power-up is low

CF1_in_narrow_reg = DFFEAS(CF1L114, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1_in_byteen_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] at FF_X50_Y48_N49
--register power-up is low

CF1_in_byteen_reg[3] = DFFEAS(RE2L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1_in_byteen_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] at FF_X50_Y48_N52
--register power-up is low

CF1_in_byteen_reg[2] = DFFEAS(RE2L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1_in_byteen_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] at FF_X50_Y48_N31
--register power-up is low

CF1_in_byteen_reg[1] = DFFEAS(RE2L56, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1_in_byteen_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] at FF_X50_Y48_N35
--register power-up is low

CF1_in_byteen_reg[0] = DFFEAS(RE2L55, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--PE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|WideOr0~0 at LABCELL_X46_Y48_N6
PE1L1 = ( CF1_in_narrow_reg & ( CF1_in_byteen_reg[3] ) ) # ( !CF1_in_narrow_reg & ( CF1_in_byteen_reg[3] ) ) # ( CF1_in_narrow_reg & ( !CF1_in_byteen_reg[3] & ( (((CF1_in_byteen_reg[2]) # (CF1_in_byteen_reg[1])) # (CF1_state.ST_COMP_TRANS)) # (CF1_in_byteen_reg[0]) ) ) ) # ( !CF1_in_narrow_reg & ( !CF1_in_byteen_reg[3] & ( ((CF1_in_byteen_reg[2]) # (CF1_in_byteen_reg[1])) # (CF1_in_byteen_reg[0]) ) ) );


--SE1_wait_latency_counter[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[1] at FF_X46_Y48_N50
--register power-up is low

SE1_wait_latency_counter[1] = DFFEAS(SE1L11, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE1_wait_latency_counter[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[0] at FF_X46_Y48_N52
--register power-up is low

SE1_wait_latency_counter[0] = DFFEAS(SE1L12, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[68] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] at FF_X46_Y48_N47
--register power-up is low

CF1_in_data_reg[68] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_saved_grant[0],  ,  , VCC);


--PE1_local_write is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|local_write at LABCELL_X46_Y48_N45
PE1_local_write = (CF1L186Q & CF1_in_data_reg[68]);


--MD2_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X43_Y49_N59
--register power-up is low

MD2_mem_used[1] = DFFEAS(MD2L75, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~0 at LABCELL_X46_Y48_N36
PE1L3 = ( PE1_local_write & ( PE1L1 & ( (!SE1L8Q & (!MD2L76Q & (SE1_waitrequest_reset_override & !SE1L10Q))) ) ) ) # ( !PE1_local_write & ( PE1L1 & ( (SE1L8Q & (!MD2L76Q & (SE1_waitrequest_reset_override & !SE1L10Q))) ) ) ) # ( PE1_local_write & ( !PE1L1 & ( !MD2L76Q ) ) ) # ( !PE1_local_write & ( !PE1L1 & ( !MD2L76Q ) ) );


--CF1L151 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 at LABCELL_X43_Y50_N45
CF1L151 = ( CF1_in_ready_hold & ( (!CF1_state.ST_COMP_TRANS & (((!CF1_out_valid_reg) # (CF1L150)) # (PE1L3))) ) ) # ( !CF1_in_ready_hold & ( (!CF1L150 & (!CF1_state.ST_COMP_TRANS & ((!CF1_out_valid_reg) # (PE1L3)))) ) );


--CF1_in_eop_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg at FF_X46_Y51_N19
--register power-up is low

CF1_in_eop_reg = DFFEAS(RE2L83, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1_new_burst_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg at FF_X43_Y51_N50
--register power-up is low

CF1_new_burst_reg = DFFEAS(CF1L146, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_in_bytecount_reg_zero is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero at FF_X43_Y50_N14
--register power-up is low

CF1_in_bytecount_reg_zero = DFFEAS(CF1_WideNor0, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF1L152 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 at LABCELL_X43_Y50_N42
CF1L152 = ( CF1_new_burst_reg & ( (CF1_state.ST_COMP_TRANS & ((!CF1_out_valid_reg) # (PE1L3))) ) ) # ( !CF1_new_burst_reg & ( (!CF1_out_valid_reg & CF1_state.ST_COMP_TRANS) ) );


--ME1_sink1_ready is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|sink1_ready at LABCELL_X46_Y51_N48
ME1_sink1_ready = ( ME1_saved_grant[1] & ( (!RE2L52 & ((CF1L151) # (CF1L152))) ) );


--ME1L67 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0 at LABCELL_X48_Y51_N39
ME1L67 = ( ME1_saved_grant[0] & ( (NC1_h2f_WVALID[0] & NC1_h2f_AWVALID[0]) ) );


--NE1L49 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|awready~0 at LABCELL_X46_Y51_N33
NE1L49 = ( CF1L151 & ( (!RE2L52 & (ME1L67 & NC1_h2f_WLAST[0])) ) ) # ( !CF1L151 & ( (!RE2L52 & (CF1L152 & (ME1L67 & NC1_h2f_WLAST[0]))) ) );


--SE1_read_latency_shift_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X46_Y48_N34
--register power-up is low

SE1_read_latency_shift_reg[0] = DFFEAS(SE1L4, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD3_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] at FF_X45_Y48_N56
--register power-up is low

MD3_mem_used[0] = DFFEAS(MD3L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2_mem[0][123] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][123] at FF_X45_Y48_N17
--register power-up is low

MD2_mem[0][123] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L109,  ,  , VCC);


--MD2_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X43_Y49_N1
--register power-up is low

MD2_mem_used[0] = DFFEAS(MD2L73, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|out_valid~0 at LABCELL_X45_Y48_N30
RE1L5 = ( !SE1_read_latency_shift_reg[0] & ( (!MD3_mem_used[0] & ((!MD2_mem[0][123]) # (!MD2_mem_used[0]))) ) );


--MD2_mem[0][124] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][124] at FF_X45_Y48_N38
--register power-up is low

MD2_mem[0][124] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L77,  ,  , VCC);


--PE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|comb~0 at LABCELL_X45_Y48_N15
PE1L2 = ( MD2_mem[0][123] & ( SE1_read_latency_shift_reg[0] & ( MD2_mem_used[0] ) ) ) # ( !MD2_mem[0][123] & ( SE1_read_latency_shift_reg[0] & ( MD2_mem_used[0] ) ) ) # ( MD2_mem[0][123] & ( !SE1_read_latency_shift_reg[0] & ( MD2_mem_used[0] ) ) ) # ( !MD2_mem[0][123] & ( !SE1_read_latency_shift_reg[0] & ( (MD3_mem_used[0] & MD2_mem_used[0]) ) ) );


--MD2_mem[0][66] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] at FF_X45_Y49_N11
--register power-up is low

MD2_mem[0][66] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L78,  ,  , VCC);


--BF1_burst_uncompress_busy is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy at FF_X42_Y48_N25
--register power-up is low

BF1_burst_uncompress_busy = DFFEAS(BF1L31, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1_burst_uncompress_byte_counter[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] at FF_X42_Y50_N5
--register power-up is low

BF1_burst_uncompress_byte_counter[2] = DFFEAS(BF1L41, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1L48 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0 at LABCELL_X42_Y50_N0
BF1L48 = (BF1_burst_uncompress_busy & BF1_burst_uncompress_byte_counter[2]);


--BF1_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] at FF_X42_Y48_N7
--register power-up is low

BF1_burst_uncompress_byte_counter[7] = DFFEAS(BF1L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1_burst_uncompress_byte_counter[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] at FF_X42_Y50_N35
--register power-up is low

BF1_burst_uncompress_byte_counter[6] = DFFEAS(BF1L43, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1_burst_uncompress_byte_counter[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] at FF_X42_Y50_N28
--register power-up is low

BF1_burst_uncompress_byte_counter[5] = DFFEAS(BF1L44, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1_burst_uncompress_byte_counter[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4] at FF_X42_Y50_N56
--register power-up is low

BF1_burst_uncompress_byte_counter[4] = DFFEAS(BF1L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1_burst_uncompress_byte_counter[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] at FF_X42_Y50_N37
--register power-up is low

BF1_burst_uncompress_byte_counter[3] = DFFEAS(BF1L46, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1L49 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1 at LABCELL_X42_Y50_N6
BF1L49 = ( !BF1_burst_uncompress_byte_counter[5] & ( (!BF1_burst_uncompress_byte_counter[4] & (!BF1_burst_uncompress_byte_counter[3] & (!BF1_burst_uncompress_byte_counter[6] & !BF1_burst_uncompress_byte_counter[7]))) ) );


--MD2_mem[0][74] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][74] at FF_X45_Y49_N52
--register power-up is low

MD2_mem[0][74] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L79,  ,  , VCC);


--MD2_mem[0][79] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][79] at FF_X45_Y49_N22
--register power-up is low

MD2_mem[0][79] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L80,  ,  , VCC);


--MD2_mem[0][78] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][78] at FF_X42_Y50_N17
--register power-up is low

MD2_mem[0][78] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L81,  ,  , VCC);


--MD2_mem[0][77] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][77] at FF_X42_Y50_N47
--register power-up is low

MD2_mem[0][77] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L82,  ,  , VCC);


--MD2_mem[0][76] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][76] at FF_X42_Y50_N14
--register power-up is low

MD2_mem[0][76] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L83,  ,  , VCC);


--MD2_mem[0][75] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][75] at FF_X42_Y50_N44
--register power-up is low

MD2_mem[0][75] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L84,  ,  , VCC);


--BF1L50 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2 at LABCELL_X42_Y50_N42
BF1L50 = ( !MD2_mem[0][75] & ( !BF1_burst_uncompress_busy & ( (!MD2_mem[0][76] & (!MD2_mem[0][77] & (!MD2_mem[0][79] & !MD2_mem[0][78]))) ) ) );


--BF1L51 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3 at LABCELL_X42_Y48_N51
BF1L51 = ( PE1L2 & ( MD2_mem[0][74] & ( (MD2_mem[0][66] & (!BF1L50 & ((!BF1L48) # (!BF1L49)))) ) ) ) # ( !PE1L2 & ( MD2_mem[0][74] & ( MD2_mem[0][66] ) ) ) # ( PE1L2 & ( !MD2_mem[0][74] & ( (MD2_mem[0][66] & ((!BF1L48) # (!BF1L49))) ) ) ) # ( !PE1L2 & ( !MD2_mem[0][74] & ( MD2_mem[0][66] ) ) );


--BF1_burst_uncompress_address_base[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] at FF_X43_Y48_N2
--register power-up is low

BF1_burst_uncompress_address_base[2] = DFFEAS(BF1L25, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BF1_burst_uncompress_address_offset[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] at FF_X43_Y48_N20
--register power-up is low

BF1_burst_uncompress_address_offset[2] = DFFEAS(BF1_p1_burst_uncompress_address_offset[2], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--RE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|always10~0 at LABCELL_X43_Y48_N48
RE1L2 = ( !BF1_burst_uncompress_address_offset[2] & ( !BF1_burst_uncompress_address_base[2] ) );


--MD2_mem[0][120] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][120] at FF_X43_Y48_N50
--register power-up is low

MD2_mem[0][120] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L85,  ,  , VCC);


--MD2_mem[0][121] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][121] at FF_X43_Y48_N44
--register power-up is low

MD2_mem[0][121] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L86,  ,  , VCC);


--MD2_mem[0][122] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][122] at FF_X43_Y48_N53
--register power-up is low

MD2_mem[0][122] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L87,  ,  , VCC);


--MD2_mem[0][88] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][88] at FF_X43_Y48_N29
--register power-up is low

MD2_mem[0][88] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L88,  ,  , VCC);


--MD2_mem[0][89] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][89] at FF_X43_Y48_N8
--register power-up is low

MD2_mem[0][89] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L89,  ,  , VCC);


--RE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|ShiftRight0~0 at LABCELL_X43_Y48_N6
RE1L1 = ( MD2_mem[0][89] & ( MD2_mem[0][120] & ( (MD2_mem[0][122] & (MD2_mem[0][121] & MD2_mem[0][88])) ) ) ) # ( !MD2_mem[0][89] & ( MD2_mem[0][120] & ( (MD2_mem[0][122] & (!MD2_mem[0][121] & MD2_mem[0][88])) ) ) ) # ( MD2_mem[0][89] & ( !MD2_mem[0][120] & ( (MD2_mem[0][122] & (MD2_mem[0][121] & !MD2_mem[0][88])) ) ) ) # ( !MD2_mem[0][89] & ( !MD2_mem[0][120] & ( (MD2_mem[0][122] & (!MD2_mem[0][121] & !MD2_mem[0][88])) ) ) );


--RE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|always10~1 at LABCELL_X43_Y48_N51
RE1L3 = ( MD2_mem[0][120] & ( (!MD2_mem[0][89] & (MD2_mem[0][88] & (!MD2_mem[0][121]))) # (MD2_mem[0][89] & ((!MD2_mem[0][121] & ((!MD2_mem[0][122]))) # (MD2_mem[0][121] & (MD2_mem[0][88])))) ) ) # ( !MD2_mem[0][120] & ( (!MD2_mem[0][122] & (((!MD2_mem[0][121]) # (MD2_mem[0][89])))) # (MD2_mem[0][122] & (!MD2_mem[0][88] & (!MD2_mem[0][89] $ (MD2_mem[0][121])))) ) );


--MD2_mem[0][38] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][38] at FF_X43_Y48_N41
--register power-up is low

MD2_mem[0][38] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L90,  ,  , VCC);


--RE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|always10~2 at LABCELL_X43_Y48_N24
RE1L4 = ( RE1L2 & ( PE1L2 & ( (!RE1L1 & (!RE1L3 & ((!MD2_mem[0][38]) # (BF1_burst_uncompress_busy)))) # (RE1L1 & (((!MD2_mem[0][38])) # (BF1_burst_uncompress_busy))) ) ) ) # ( !RE1L2 & ( PE1L2 & ( (!BF1_burst_uncompress_busy & (!MD2_mem[0][38] & ((!RE1L3) # (RE1L1)))) ) ) ) # ( RE1L2 & ( !PE1L2 & ( (!RE1L3) # (RE1L1) ) ) );


--MD2_mem[0][68] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] at FF_X45_Y48_N35
--register power-up is low

MD2_mem[0][68] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L91,  ,  , VCC);


--VE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0 at LABCELL_X45_Y48_N33
VE1L1 = (!MD2_mem[0][66] & MD2_mem[0][68]);


--VE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~1 at LABCELL_X45_Y48_N36
VE1L2 = ( !RE1L5 & ( (VE1L1 & ((!RE1L4) # ((!BF1L51 & MD2_mem[0][124])))) ) );


--BF1_source_endofpacket is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_endofpacket at LABCELL_X45_Y48_N6
BF1_source_endofpacket = (!BF1L51 & MD2_mem[0][124]);


--VE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src1_valid~0 at LABCELL_X45_Y48_N27
VE1L3 = ( RE1L4 & ( (!VE1L1 & (!BF1L51 & (!RE1L5 & MD2_mem[0][124]))) ) ) # ( !RE1L4 & ( (!VE1L1 & !RE1L5) ) );


--NE1L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|wready~0 at LABCELL_X46_Y51_N51
NE1L59 = ( CF1L151 & ( (!RE2L52 & ME1L67) ) ) # ( !CF1L151 & ( (!RE2L52 & (CF1L152 & ME1L67)) ) );


--MD2_mem[0][99] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][99] at FF_X48_Y50_N17
--register power-up is low

MD2_mem[0][99] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L92,  ,  , VCC);


--MD2_mem[0][100] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][100] at FF_X48_Y49_N59
--register power-up is low

MD2_mem[0][100] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L93,  ,  , VCC);


--MD2_mem[0][101] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][101] at FF_X48_Y49_N17
--register power-up is low

MD2_mem[0][101] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L94,  ,  , VCC);


--MD2_mem[0][102] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][102] at FF_X48_Y49_N47
--register power-up is low

MD2_mem[0][102] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L95,  ,  , VCC);


--MD2_mem[0][103] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][103] at FF_X47_Y50_N11
--register power-up is low

MD2_mem[0][103] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L96,  ,  , VCC);


--MD2_mem[0][104] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][104] at FF_X47_Y50_N41
--register power-up is low

MD2_mem[0][104] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L97,  ,  , VCC);


--MD2_mem[0][105] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][105] at FF_X47_Y50_N23
--register power-up is low

MD2_mem[0][105] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L98,  ,  , VCC);


--MD2_mem[0][106] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][106] at FF_X48_Y50_N23
--register power-up is low

MD2_mem[0][106] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L99,  ,  , VCC);


--MD2_mem[0][107] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][107] at FF_X45_Y49_N41
--register power-up is low

MD2_mem[0][107] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L100,  ,  , VCC);


--MD2_mem[0][108] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][108] at FF_X46_Y48_N41
--register power-up is low

MD2_mem[0][108] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L101,  ,  , VCC);


--MD2_mem[0][109] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][109] at FF_X46_Y48_N5
--register power-up is low

MD2_mem[0][109] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L102,  ,  , VCC);


--MD2_mem[0][110] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][110] at FF_X48_Y49_N11
--register power-up is low

MD2_mem[0][110] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L103,  ,  , VCC);


--YD1_dr_control[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1] at FF_X7_Y6_N28
--register power-up is low

YD1_dr_control[1] = DFFEAS(YD1L338, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1L337 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~0 at LABCELL_X7_Y6_N24
YD1L337 = ( !R1_virtual_ir_scan_reg & ( (T1_state[4] & (L1_splitter_nodes_receive_0[3] & YD1_dr_control[1])) ) );


--YD1L360 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~0 at LABCELL_X2_Y7_N3
YD1L360 = ( T1_state[3] & ( L1_splitter_nodes_receive_0[3] & ( !R1_virtual_ir_scan_reg ) ) ) # ( !T1_state[3] & ( L1_splitter_nodes_receive_0[3] & ( (T1_state[4] & !R1_virtual_ir_scan_reg) ) ) );


--YD1L328 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1 at LABCELL_X4_Y7_N33
YD1L328 = ( !R1_irf_reg[1][1] & ( (YD1L360 & (!R1_irf_reg[1][0] & R1_irf_reg[1][2])) ) );


--YD1_dr_data_out[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1] at FF_X9_Y6_N38
--register power-up is low

YD1_dr_data_out[1] = DFFEAS(YD1L389, A1L5722,  ,  , YD1L365,  ,  ,  ,  );


--YD1_read_state.ST_HEADER is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER at FF_X6_Y5_N49
--register power-up is low

YD1_read_state.ST_HEADER = DFFEAS(YD1L574, A1L5722,  ,  , YD1L280,  ,  ,  ,  );


--YD1_header_out_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0] at FF_X3_Y3_N37
--register power-up is low

YD1_header_out_bit_counter[0] = DFFEAS(YD1L474, A1L5722,  ,  , YD1L473,  ,  ,  ,  );


--YD1_header_out_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1] at FF_X6_Y3_N50
--register power-up is low

YD1_header_out_bit_counter[1] = DFFEAS( , A1L5722,  ,  , YD1L473, YD1L481,  ,  , VCC);


--YD1_header_out_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2] at FF_X6_Y3_N43
--register power-up is low

YD1_header_out_bit_counter[2] = DFFEAS(YD1L482, A1L5722,  ,  , YD1L473,  ,  ,  ,  );


--YD1_header_out_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3] at FF_X6_Y3_N47
--register power-up is low

YD1_header_out_bit_counter[3] = DFFEAS(YD1L483, A1L5722,  ,  , YD1L473,  ,  ,  ,  );


--YD1L282 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal16~0 at MLABCELL_X6_Y3_N24
YD1L282 = ( !YD1_header_out_bit_counter[3] & ( (!YD1_header_out_bit_counter[1] & (!YD1_header_out_bit_counter[2] & YD1_header_out_bit_counter[0])) ) );


--YD1L269 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0 at MLABCELL_X6_Y7_N48
YD1L269 = ( !YD1_padded_bit_counter[1] & ( !YD1_padded_bit_counter[2] ) );


--YD1_padded_bit_counter[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8] at FF_X3_Y2_N46
--register power-up is low

YD1_padded_bit_counter[8] = DFFEAS(YD1L541, A1L5722,  ,  , YD1L280,  ,  ,  ,  );


--YD1L283 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0 at MLABCELL_X6_Y6_N54
YD1L283 = ( !YD1_padded_bit_counter[5] & ( !YD1_padded_bit_counter[4] & ( (!YD1_padded_bit_counter[8] & (!YD1_padded_bit_counter[3] & (!YD1_padded_bit_counter[7] & !YD1_padded_bit_counter[6]))) ) ) );


--YD1_read_state.ST_READ_DATA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA at FF_X6_Y5_N56
--register power-up is low

YD1_read_state.ST_READ_DATA = DFFEAS( , A1L5722,  ,  ,  , YD1L581,  ,  , VCC);


--YD1_read_data_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0] at FF_X6_Y7_N10
--register power-up is low

YD1_read_data_bit_counter[0] = DFFEAS( , A1L5722,  ,  , YD1L553, YD1L557,  ,  , VCC);


--YD1_read_data_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1] at FF_X6_Y7_N2
--register power-up is low

YD1_read_data_bit_counter[1] = DFFEAS( , A1L5722,  ,  , YD1L553, YD1L558,  ,  , VCC);


--YD1_read_data_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2] at FF_X6_Y7_N34
--register power-up is low

YD1_read_data_bit_counter[2] = DFFEAS(YD1L559, A1L5722,  ,  , YD1L553,  ,  ,  ,  );


--YD1L268 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal1~0 at MLABCELL_X6_Y7_N27
YD1L268 = ( !YD1L556Q & ( (YD1_read_data_bit_counter[0] & !YD1_read_data_bit_counter[1]) ) );


--YD1L377 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~1 at MLABCELL_X8_Y4_N39
YD1L377 = ( YD1L577Q & ( YD1L268 ) ) # ( !YD1L577Q & ( (!YD1L521Q & YD1L269) ) );


--YD1L361 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~2 at MLABCELL_X8_Y4_N57
YD1L361 = ( YD1_read_state.ST_HEADER & ( !YD1L377 ) ) # ( !YD1_read_state.ST_HEADER & ( !YD1L282 ) );


--FE1_full1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 at FF_X9_Y6_N8
--register power-up is low

FE1_full1 = DFFEAS( , A1L5722, BE1_dreg[1],  , !FE1_full0, FE1L40,  ,  , VCC);


--YD1_read_data_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid at FF_X3_Y2_N37
--register power-up is low

YD1_read_data_valid = DFFEAS(YD1L571, A1L5722,  ,  , YD1L280,  ,  ,  ,  );


--YD1_scan_length_byte_counter[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7] at FF_X4_Y2_N40
--register power-up is low

YD1_scan_length_byte_counter[7] = DFFEAS(YD1L618, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1_scan_length_byte_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1] at FF_X1_Y2_N5
--register power-up is low

YD1_scan_length_byte_counter[1] = DFFEAS( , A1L5722,  ,  ,  , YD1L604,  ,  , VCC);


--YD1_scan_length_byte_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2] at FF_X1_Y2_N8
--register power-up is low

YD1_scan_length_byte_counter[2] = DFFEAS( , A1L5722,  ,  ,  , YD1L606,  ,  , VCC);


--YD1_scan_length_byte_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3] at FF_X1_Y2_N11
--register power-up is low

YD1_scan_length_byte_counter[3] = DFFEAS( , A1L5722,  ,  ,  , YD1L608,  ,  , VCC);


--YD1_scan_length_byte_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4] at FF_X1_Y2_N14
--register power-up is low

YD1_scan_length_byte_counter[4] = DFFEAS( , A1L5722,  ,  ,  , YD1L610,  ,  , VCC);


--YD1_scan_length_byte_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5] at FF_X1_Y2_N17
--register power-up is low

YD1_scan_length_byte_counter[5] = DFFEAS( , A1L5722,  ,  ,  , YD1L612,  ,  , VCC);


--YD1_scan_length_byte_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6] at FF_X4_Y2_N22
--register power-up is low

YD1_scan_length_byte_counter[6] = DFFEAS(YD1L615, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1L270 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~0 at LABCELL_X2_Y4_N3
YD1L270 = ( !YD1_scan_length_byte_counter[5] & ( !YD1_scan_length_byte_counter[3] & ( (!YD1_scan_length_byte_counter[1] & (!YD1_scan_length_byte_counter[2] & (!YD1_scan_length_byte_counter[4] & !YD1_scan_length_byte_counter[6]))) ) ) );


--YD1_scan_length_byte_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0] at FF_X2_Y4_N2
--register power-up is low

YD1_scan_length_byte_counter[0] = DFFEAS( , A1L5722,  ,  ,  , YD1L600,  ,  , VCC);


--YD1L271 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~1 at MLABCELL_X3_Y4_N12
YD1L271 = ( !YD1_scan_length_byte_counter[9] & ( !YD1_scan_length_byte_counter[8] & ( (!YD1_scan_length_byte_counter[11] & (!YD1L602Q & (!YD1_scan_length_byte_counter[10] & !YD1_scan_length_byte_counter[13]))) ) ) );


--YD1_scan_length_byte_counter[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18] at FF_X2_Y4_N20
--register power-up is low

YD1_scan_length_byte_counter[18] = DFFEAS( , A1L5722,  ,  ,  , YD1L630,  ,  , VCC);


--YD1L272 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~2 at MLABCELL_X3_Y4_N9
YD1L272 = ( !YD1_scan_length_byte_counter[12] & ( !YD1L631Q & ( (!YD1_scan_length_byte_counter[16] & (!YD1_scan_length_byte_counter[17] & (!YD1_scan_length_byte_counter[15] & !YD1_scan_length_byte_counter[14]))) ) ) );


--YD1L486 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~0 at LABCELL_X7_Y5_N3
YD1L486 = ( YD1_read_state.ST_HEADER & ( YD1L272 & ( (YD1_read_data_valid & ((!YD1L271) # ((!YD1L270) # (YD1_scan_length_byte_counter[7])))) ) ) ) # ( YD1_read_state.ST_HEADER & ( !YD1L272 & ( YD1_read_data_valid ) ) );


--YD1_read_data_all_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid at FF_X3_Y2_N19
--register power-up is low

YD1_read_data_all_valid = DFFEAS( , A1L5722,  ,  , YD1L280, YD1L550,  ,  , VCC);


--YD1L383 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~3 at LABCELL_X7_Y5_N18
YD1L383 = ( !YD1L521Q & ( (YD1_read_data_all_valid & (YD1L283 & YD1L269)) ) );


--YD1L362 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~4 at LABCELL_X7_Y5_N36
YD1L362 = ( YD1_read_state.ST_HEADER & ( YD1L577Q & ( (YD1L486 & YD1L268) ) ) ) # ( !YD1_read_state.ST_HEADER & ( YD1L577Q & ( (!YD1L486 & (((YD1L383 & YD1L282)))) # (YD1L486 & (((YD1L383 & YD1L282)) # (YD1L268))) ) ) ) # ( YD1_read_state.ST_HEADER & ( !YD1L577Q & ( YD1L383 ) ) ) # ( !YD1_read_state.ST_HEADER & ( !YD1L577Q & ( (YD1L383 & YD1L282) ) ) );


--CE1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~0 at LABCELL_X9_Y4_N3
CE1L1 = ( !FE1_data1[2] & ( FE1_data1[1] & ( !FE1_data1[0] ) ) ) # ( FE1_data1[2] & ( !FE1_data1[1] & ( FE1_data1[0] ) ) );


--CE1_received_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc at FF_X10_Y2_N49
--register power-up is low

CE1_received_esc = DFFEAS(CE1L4, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--FE1L38 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~0 at LABCELL_X9_Y4_N42
FE1L38 = ( FE1_data1[6] & ( !CE1_received_esc & ( (!FE1_data1[7] & (!FE1_data1[4] & (FE1_data1[3] & !FE1_data1[5]))) ) ) );


--YD1L363 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~5 at LABCELL_X9_Y4_N12
YD1L363 = ( !CE1L1 & ( FE1L38 & ( !FE1_data1[0] ) ) ) # ( CE1L1 & ( !FE1L38 & ( !FE1_data1[0] ) ) ) # ( !CE1L1 & ( !FE1L38 & ( !FE1_data1[0] ) ) );


--YD1L364 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~6 at LABCELL_X9_Y6_N48
YD1L364 = ( YD1L361 & ( FE1_full1 & ( ((!WD1L3) # ((!YD1L363 & YD1L362))) # (YD1_dr_data_out[1]) ) ) ) # ( !YD1L361 & ( FE1_full1 & ( (!WD1L3) # ((!YD1L363 & YD1L362)) ) ) ) # ( YD1L361 & ( !FE1_full1 & ( (YD1_dr_data_out[1] & WD1L3) ) ) );


--YD1L280 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0 at LABCELL_X4_Y7_N48
YD1L280 = ( !R1_irf_reg[1][1] & ( (!R1_irf_reg[1][2] & !R1_irf_reg[1][0]) ) );


--YD1L365 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7 at LABCELL_X7_Y5_N45
YD1L365 = ( YD1L280 & ( YD1L360 ) );


--YD1L436 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~0 at LABCELL_X7_Y6_N30
YD1L436 = ( !R1_virtual_ir_scan_reg & ( (L1_splitter_nodes_receive_0[3] & (A1L5723 & T1_state[4])) ) );


--YD1L437 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~1 at LABCELL_X1_Y7_N30
YD1L437 = ( R1_irf_reg[1][0] & ( YD1L436 & ( ((YD1L360 & (!R1_irf_reg[1][2] & !R1_irf_reg[1][1]))) # (YD1_dr_loopback) ) ) ) # ( !R1_irf_reg[1][0] & ( YD1L436 & ( YD1_dr_loopback ) ) ) # ( R1_irf_reg[1][0] & ( !YD1L436 & ( (YD1_dr_loopback & ((!YD1L360) # ((R1_irf_reg[1][1]) # (R1_irf_reg[1][2])))) ) ) ) # ( !R1_irf_reg[1][0] & ( !YD1L436 & ( YD1_dr_loopback ) ) );


--YD1_dr_debug[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1] at FF_X1_Y7_N1
--register power-up is low

YD1_dr_debug[1] = DFFEAS(YD1L412, A1L5722,  ,  , YD1L408,  ,  ,  ,  );


--BE3_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1] at FF_X4_Y7_N17
--register power-up is low

BE3_dreg[1] = DFFEAS( , A1L5722,  ,  ,  , BE3_dreg[0],  ,  , VCC);


--YD1L411 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug~0 at LABCELL_X4_Y7_N51
YD1L411 = ( BE3_dreg[1] & ( ((!L1_splitter_nodes_receive_0[3]) # ((!T1_state[4]) # (YD1_dr_debug[1]))) # (R1_virtual_ir_scan_reg) ) ) # ( !BE3_dreg[1] & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & (YD1_dr_debug[1] & T1_state[4]))) ) );


--YD1L281 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1 at LABCELL_X4_Y7_N12
YD1L281 = ( R1_irf_reg[1][1] & ( (!R1_irf_reg[1][2] & !R1_irf_reg[1][0]) ) );


--YD1L408 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1 at LABCELL_X4_Y7_N30
YD1L408 = ( YD1L281 & ( YD1L360 ) );


--YD1_dr_info[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1] at FF_X1_Y7_N7
--register power-up is low

YD1_dr_info[1] = DFFEAS(YD1L428, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L427 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~0 at LABCELL_X1_Y7_N42
YD1L427 = ( YD1_dr_info[1] & ( (L1_splitter_nodes_receive_0[3] & (T1_state[4] & !R1_virtual_ir_scan_reg)) ) );


--YD1L416 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1 at LABCELL_X4_Y7_N18
YD1L416 = ( R1_irf_reg[1][0] & ( (R1_irf_reg[1][1] & (YD1L360 & !R1_irf_reg[1][2])) ) );


--S1_WORD_SR[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1] at FF_X6_Y2_N11
--register power-up is low

S1_WORD_SR[1] = AMPP_FUNCTION(A1L5722, S1L21, !S1L16);


--S1_word_counter[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0] at FF_X6_Y2_N35
--register power-up is low

S1_word_counter[0] = AMPP_FUNCTION(A1L5722, S1L8, GND, !S1L4);


--S1_word_counter[3] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3] at FF_X6_Y2_N26
--register power-up is low

S1_word_counter[3] = AMPP_FUNCTION(A1L5722, S1L9, GND, !S1L4);


--S1_word_counter[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1] at FF_X6_Y2_N56
--register power-up is low

S1_word_counter[1] = AMPP_FUNCTION(A1L5722, S1L10, GND, !S1L4);


--S1_word_counter[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2] at FF_X6_Y2_N29
--register power-up is low

S1_word_counter[2] = AMPP_FUNCTION(A1L5722, S1L11, GND, !S1L4);


--S1L18 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~0 at MLABCELL_X6_Y2_N54
S1L18 = AMPP_FUNCTION(!S1_word_counter[0], !S1L7Q, !S1_word_counter[2], !S1_word_counter[1]);


--S1L19 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~1 at MLABCELL_X6_Y2_N6
S1L19 = AMPP_FUNCTION(!L1_splitter_nodes_receive_1[3], !R1_virtual_ir_scan_reg, !T1_state[4], !T1_state[8], !S1L18, !S1_WORD_SR[1]);


--S1L16 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]~2 at MLABCELL_X6_Y2_N48
S1L16 = AMPP_FUNCTION(!L1_splitter_nodes_receive_1[3], !R1_virtual_ir_scan_reg, !T1_state[4], !T1_state[8], !T1_state[3]);


--ZB1L2 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0 at LABCELL_X7_Y3_N6
ZB1L2 = ( L1_splitter_nodes_receive_1[3] & ( (T1_state[4] & !R1_virtual_ir_scan_reg) ) );


--AC1_shift_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1] at FF_X7_Y3_N38
--register power-up is low

AC1_shift_reg[1] = DFFEAS(AC1L29, A1L5722, !T1L3,  , !AC1L24,  ,  ,  ,  );


--AC1_metastable_l2_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] at FF_X23_Y39_N14
--register power-up is low

AC1_metastable_l2_reg[0] = DFFEAS( , GLOBAL(A1L335),  ,  ,  , AC1_metastable_l1_reg[0],  ,  , VCC);


--AC1L26 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~0 at LABCELL_X7_Y3_N18
AC1L26 = ( R1_irf_reg[2][2] & ( (T1_state[3] & (!R1_virtual_ir_scan_reg & L1_splitter_nodes_receive_1[3])) ) );


--AC1L27 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~1 at LABCELL_X7_Y3_N21
AC1L27 = ( R1_irf_reg[2][2] & ( (T1_state[3] & (L1_splitter_nodes_receive_1[3] & !R1_virtual_ir_scan_reg)) ) ) # ( !R1_irf_reg[2][2] & ( (T1_state[3] & (L1_splitter_nodes_receive_1[3] & (R1_irf_reg[2][1] & !R1_virtual_ir_scan_reg))) ) );


--AC1L28 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~2 at LABCELL_X7_Y3_N48
AC1L28 = ( AC1L27 & ( ZB1L2 & ( AC1_shift_reg[1] ) ) ) # ( !AC1L27 & ( ZB1L2 & ( AC1_shift_reg[1] ) ) ) # ( AC1L27 & ( !ZB1L2 & ( (AC1L26 & AC1_metastable_l2_reg[0]) ) ) ) # ( !AC1L27 & ( !ZB1L2 & ( ((AC1L26 & AC1_metastable_l2_reg[0])) # (AC1_shift_reg[0]) ) ) );


--F1_reset_qual_n is altera_edge_detector:pulse_cold_reset|reset_qual_n at LABCELL_X23_Y64_N42
F1_reset_qual_n = ( !GLOBAL(NC1L1054) & ( F1_WideOr0 ) );


--F1_state.CAPT is altera_edge_detector:pulse_cold_reset|state.CAPT at FF_X23_Y39_N31
--register power-up is low

F1_state.CAPT = DFFEAS(F1L14, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--F3_reset_qual_n is altera_edge_detector:pulse_debug_reset|reset_qual_n at LABCELL_X24_Y40_N36
F3_reset_qual_n = ( !GLOBAL(NC1L1054) & ( F3_WideOr0 ) );


--F3_state.CAPT is altera_edge_detector:pulse_debug_reset|state.CAPT at FF_X9_Y32_N40
--register power-up is low

F3_state.CAPT = DFFEAS(F3L46, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--F2_reset_qual_n is altera_edge_detector:pulse_warm_reset|reset_qual_n at LABCELL_X31_Y65_N48
F2_reset_qual_n = ( !GLOBAL(NC1L1054) & ( F2_WideOr0 ) );


--F2_state.CAPT is altera_edge_detector:pulse_warm_reset|state.CAPT at FF_X9_Y32_N58
--register power-up is low

F2_state.CAPT = DFFEAS(F2L8, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--MD11_mem_used[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0] at FF_X29_Y44_N49
--register power-up is low

MD11_mem_used[0] = DFFEAS(MD11L160, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L189 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~1 at LABCELL_X46_Y43_N45
MD11L189 = ( NC1_f2h_ARREADY[0] & ( !MD11L171Q ) );


--MD11L190 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~2 at LABCELL_X46_Y43_N54
MD11L190 = (MD11L188 & MD11L189);


--MD11_mem_used[6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6] at FF_X31_Y44_N8
--register power-up is low

MD11_mem_used[6] = DFFEAS(MD11L172, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L163,  ,  ,  ,  );


--MD11L170 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~0 at MLABCELL_X34_Y43_N42
MD11L170 = ( MD11_mem_used[6] & ( (!MD11L190 & (MD11_mem_used[7] & ((!MD11_mem_used[0]) # (!NC1_f2h_RVALID[0])))) # (MD11L190 & ((!MD11_mem_used[0]) # ((!NC1_f2h_RVALID[0]) # (MD11_mem_used[7])))) ) ) # ( !MD11_mem_used[6] & ( (MD11_mem_used[7] & (!MD11L190 $ (((MD11_mem_used[0] & NC1_f2h_RVALID[0]))))) ) );


--HE5_altera_reset_synchronizer_int_chain_out is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X34_Y40_N20
--register power-up is low

HE5_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L335), GLOBAL(NC1L1054),  ,  , HE5_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--JE1_state.READ_ASSERT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT at FF_X37_Y42_N7
--register power-up is low

JE1_state.READ_ASSERT = DFFEAS(JE1L515, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_state.READ_CMD_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT at FF_X37_Y43_N25
--register power-up is low

JE1_state.READ_CMD_WAIT = DFFEAS(JE1L548, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|cmd_src_valid[0]~1 at LABCELL_X46_Y43_N24
MF3L6 = (JE1_write & !JE1_read);


--WF1L11 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|write_cp_ready~0 at LABCELL_X46_Y43_N12
WF1L11 = ( WF1_data_taken & ( ((WF1_address_taken & NC1_f2h_WREADY[0])) # (NC1_f2h_AWREADY[0]) ) ) # ( !WF1_data_taken & ( (NC1_f2h_WREADY[0] & (((NC1_f2h_AWREADY[0] & !MD10L1069Q)) # (WF1_address_taken))) ) );


--XF1L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|av_waitrequest~0 at LABCELL_X46_Y43_N0
XF1L8 = ( MF3_has_pending_responses & ( (SE1_waitrequest_reset_override & (!JE1_write $ (MF3_was_write))) ) ) # ( !MF3_has_pending_responses & ( SE1_waitrequest_reset_override ) );


--XF1_av_waitrequest is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|av_waitrequest at LABCELL_X46_Y43_N6
XF1_av_waitrequest = ( XF1L8 & ( MF3L5 & ( (!MF3L6 & ((!MD11L188) # ((MD11L189)))) # (MF3L6 & (((WF1L11)))) ) ) ) # ( XF1L8 & ( !MF3L5 & ( (!MD11L188) # ((MF3L6) # (MD11L189)) ) ) );


--MD10_mem[0][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][154] at FF_X43_Y45_N32
--register power-up is low

MD10_mem[0][154] = DFFEAS(MD10L158, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WF1_write_rp_valid is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|write_rp_valid at LABCELL_X43_Y45_N0
WF1_write_rp_valid = ( MD10_mem[0][154] & ( (NC1_f2h_BVALID[0] & MD10_mem_used[0]) ) );


--XF1L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~0 at LABCELL_X37_Y45_N12
XF1L1 = ( !MD10_mem[0][69] & ( !MD10_mem[0][67] & ( (!MD10_mem[0][65] & (!MD10_mem[0][66] & (!MD10L151Q & !MD10_mem[0][71]))) ) ) );


--XF1L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~1 at LABCELL_X40_Y47_N0
XF1L2 = (!MD10_mem[0][68] & !MD10L138Q);


--XF1L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~2 at MLABCELL_X47_Y45_N51
XF1L3 = ( !MD11_mem[0][65] & ( !MD11_mem[0][64] & ( (!MD11_mem[0][68] & (!MD11_mem[0][69] & (!MD11_mem[0][71] & !MD11_mem[0][66]))) ) ) );


--XF1L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~3 at LABCELL_X50_Y45_N36
XF1L4 = ( !MD11_mem[0][67] & ( !MD11_mem[0][70] ) );


--XF1L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|Equal0~4 at LABCELL_X37_Y45_N9
XF1L5 = ( NC1_f2h_RVALID[0] & ( XF1L1 & ( (XF1L3 & (XF1L4 & ((!WF1_write_rp_valid) # (XF1L2)))) ) ) ) # ( !NC1_f2h_RVALID[0] & ( XF1L1 & ( (!WF1_write_rp_valid) # (XF1L2) ) ) ) # ( NC1_f2h_RVALID[0] & ( !XF1L1 & ( (XF1L3 & (XF1L4 & !WF1_write_rp_valid)) ) ) ) # ( !NC1_f2h_RVALID[0] & ( !XF1L1 & ( !WF1_write_rp_valid ) ) );


--XF1L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|av_readdatavalid~0 at MLABCELL_X39_Y43_N27
XF1L6 = ( !NC1_f2h_RVALID[0] & ( MD11_mem[0][106] & ( (!MD10_mem[0][106] & WF1_write_rp_valid) ) ) ) # ( NC1_f2h_RVALID[0] & ( !MD11_mem[0][106] & ( (!MD10_mem[0][106]) # (!WF1_write_rp_valid) ) ) ) # ( !NC1_f2h_RVALID[0] & ( !MD11_mem[0][106] & ( (!MD10_mem[0][106] & WF1_write_rp_valid) ) ) );


--JE1L343 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector83~0 at LABCELL_X37_Y43_N18
JE1L343 = ( JE1_read & ( JE1_state.READ_CMD_WAIT & ( (!XF1_av_waitrequest & ((!XF1L6) # (XF1L5))) ) ) ) # ( !JE1_read & ( JE1_state.READ_CMD_WAIT & ( (!XF1_av_waitrequest & ((!XF1L6) # (XF1L5))) ) ) ) # ( JE1_read & ( !JE1_state.READ_CMD_WAIT ) ) # ( !JE1_read & ( !JE1_state.READ_CMD_WAIT & ( JE1_state.READ_ASSERT ) ) );


--HE1_altera_reset_synchronizer_int_chain_out is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X15_Y35_N17
--register power-up is low

HE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L335), !YD1_resetrequest,  ,  , HE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--HE3_altera_reset_synchronizer_int_chain_out is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X15_Y35_N44
--register power-up is low

HE3_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L335), !YD1_resetrequest,  ,  , HE3_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--UF1L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X46_Y43_N42
UF1L1 = ( WF1L11 & ( (MD11L188 & (!MF3L6 & !MD11L189)) ) ) # ( !WF1L11 & ( (!MF3L6 & (MD11L188 & ((!MD11L189)))) # (MF3L6 & (((MF3L5)))) ) );


--MF3L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|internal_valid~0 at LABCELL_X46_Y43_N3
MF3L10 = (XF1L8 & ((JE1_write) # (JE1_read)));


--MF3_pending_response_count[0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[0] at FF_X45_Y43_N47
--register power-up is low

MF3_pending_response_count[0] = DFFEAS(MF3L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L23,  ,  ,  ,  );


--MD11_mem[0][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113] at FF_X36_Y44_N28
--register power-up is low

MD11_mem[0][113] = DFFEAS(MD11L28, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|response_sink_accepted~0 at LABCELL_X40_Y44_N0
MF3L24 = ( NC1_f2h_RVALID[0] & ( !WF1_write_rp_valid & ( !MD11_mem[0][113] ) ) ) # ( !NC1_f2h_RVALID[0] & ( !WF1_write_rp_valid ) );


--MF3_pending_response_count[4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[4] at FF_X45_Y43_N26
--register power-up is low

MF3_pending_response_count[4] = DFFEAS(MF3L1, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L23,  ,  ,  ,  );


--MF3_pending_response_count[3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[3] at FF_X45_Y43_N20
--register power-up is low

MF3_pending_response_count[3] = DFFEAS(MF3L2, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L23,  ,  ,  ,  );


--MF3_pending_response_count[2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[2] at FF_X45_Y43_N52
--register power-up is low

MF3_pending_response_count[2] = DFFEAS(MF3L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L23,  ,  ,  ,  );


--MF3_pending_response_count[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[1] at FF_X45_Y43_N7
--register power-up is low

MF3_pending_response_count[1] = DFFEAS(MF3L4, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L23,  ,  ,  ,  );


--MF3L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses~0 at LABCELL_X45_Y43_N39
MF3L8 = ( !MF3L21Q & ( (!MF3_pending_response_count[4] & (!MF3_pending_response_count[1] & !MF3_pending_response_count[2])) ) );


--MF3L9 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses~1 at LABCELL_X45_Y43_N0
MF3L9 = ( MF3_has_pending_responses & ( UF1L1 & ( ((!MF3_pending_response_count[0]) # (!MF3L8)) # (MF3L24) ) ) ) # ( MF3_has_pending_responses & ( !UF1L1 & ( ((!MF3_pending_response_count[0]) # ((!MF3L8) # (MF3L10))) # (MF3L24) ) ) ) # ( !MF3_has_pending_responses & ( !UF1L1 & ( (MF3L24 & (!MF3_pending_response_count[0] & (MF3L10 & MF3L8))) ) ) );


--JE1_state.WRITE_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT at FF_X37_Y43_N7
--register power-up is low

JE1_state.WRITE_WAIT = DFFEAS(JE1L525, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_state.GET_WRITE_DATA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA at FF_X36_Y42_N31
--register power-up is low

JE1_state.GET_WRITE_DATA = DFFEAS(JE1L526, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KD1_out_endofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket at FF_X34_Y41_N38
--register power-up is low

KD1_out_endofpacket = DFFEAS(KD1L21, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L5,  ,  ,  ,  );


--JE1_current_byte[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1] at FF_X35_Y41_N19
--register power-up is low

JE1_current_byte[1] = DFFEAS(JE1L290, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L434,  ,  ,  ,  );


--JE1_current_byte[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0] at FF_X35_Y41_N16
--register power-up is low

JE1_current_byte[0] = DFFEAS(JE1L291, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L434,  ,  ,  ,  );


--KD1_received_channel is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_channel at FF_X34_Y41_N31
--register power-up is low

KD1_received_channel = DFFEAS(KD1L27, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L5,  ,  ,  ,  );


--KD1_received_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_esc at FF_X34_Y41_N14
--register power-up is low

KD1_received_esc = DFFEAS(KD1L30, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KD1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|Equal0~0 at LABCELL_X45_Y44_N51
KD1L1 = ( MD1_out_payload[3] & ( (!MD1_out_payload[7] & (MD1_out_payload[4] & (MD1_out_payload[6] & MD1_out_payload[5]))) ) );


--MD1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|out_valid at FF_X27_Y37_N38
--register power-up is low

MD1_out_valid = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_internal_out_ready, MD1_internal_out_valid,  ,  , VCC);


--JE1_in_ready_0 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0 at FF_X36_Y42_N40
--register power-up is low

JE1_in_ready_0 = DFFEAS(JE1L443, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KD1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|always2~0 at LABCELL_X27_Y37_N36
KD1L5 = (JE1_in_ready_0 & MD1_out_valid);


--KD1L17 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0 at MLABCELL_X34_Y41_N42
KD1L17 = ( KD1L31Q & ( KD1L5 ) ) # ( !KD1L31Q & ( (KD1L5 & ((!KD1L1) # (!MD1_out_payload[2] $ (MD1_out_payload[1])))) ) );


--KD1_out_channel[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[4] at FF_X36_Y42_N10
--register power-up is low

KD1_out_channel[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18, MD1_out_payload[4],  ,  , VCC);


--KD1_out_channel[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[3] at FF_X34_Y41_N29
--register power-up is low

KD1_out_channel[3] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18, MD1_out_payload[3],  ,  , VCC);


--KD1_out_channel[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[2] at FF_X34_Y41_N59
--register power-up is low

KD1_out_channel[2] = DFFEAS(KD1L10, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18,  ,  ,  ,  );


--KD1_out_channel[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[1] at FF_X34_Y41_N56
--register power-up is low

KD1_out_channel[1] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18, MD1_out_payload[1],  ,  , VCC);


--KD1_out_channel[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[0] at FF_X34_Y41_N53
--register power-up is low

KD1_out_channel[0] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18, MD1_out_payload[0],  ,  , VCC);


--KD1_out_channel[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[7] at FF_X34_Y41_N50
--register power-up is low

KD1_out_channel[7] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18, MD1_out_payload[7],  ,  , VCC);


--KD1_out_channel[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[6] at FF_X34_Y41_N10
--register power-up is low

KD1_out_channel[6] = DFFEAS(KD1L15, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18,  ,  ,  ,  );


--KD1_out_channel[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[5] at FF_X34_Y41_N8
--register power-up is low

KD1_out_channel[5] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L18, KD1L19,  ,  , VCC);


--JE1L436 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0 at MLABCELL_X34_Y41_N48
JE1L436 = ( !KD1_out_channel[7] & ( (!KD1_out_channel[0] & (!KD1_out_channel[5] & !KD1_out_channel[6])) ) );


--JE1L437 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~1 at MLABCELL_X34_Y41_N27
JE1L437 = ( JE1L436 & ( (!KD1_out_channel[1] & (!KD1_out_channel[2] & (!KD1_out_channel[4] & !KD1_out_channel[3]))) ) );


--JE1_enable is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable at MLABCELL_X34_Y41_N3
JE1_enable = ( KD1L17 & ( (JE1L437 & !KD1L28Q) ) );


--JE1L612 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write~0 at LABCELL_X33_Y41_N48
JE1L612 = (JE1_enable & (((JE1_current_byte[1] & JE1_current_byte[0])) # (KD1L22Q)));


--JE1L337 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~0 at LABCELL_X35_Y41_N54
JE1L337 = (JE1L612 & JE1L502Q);


--JE1L338 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~1 at LABCELL_X35_Y41_N48
JE1L338 = ( JE1_state.WRITE_WAIT & ( !XF1_av_waitrequest ) ) # ( !JE1_state.WRITE_WAIT & ( (JE1_write) # (JE1L337) ) );


--WF1L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken~0 at LABCELL_X46_Y43_N15
WF1L2 = ( MF3L5 & ( (!WF1L11 & (((NC1_f2h_AWREADY[0] & !MD10L1069Q)) # (WF1_address_taken))) ) ) # ( !MF3L5 & ( WF1_address_taken ) );


--MD10_write is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write at LABCELL_X46_Y43_N39
MD10_write = ( WF1L11 & ( (!MD10L1069Q & MF3L5) ) );


--MD10_mem_used[6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6] at FF_X43_Y45_N26
--register power-up is low

MD10_mem_used[6] = DFFEAS(MD10L1070, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1061,  ,  ,  ,  );


--MD10L1068 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~0 at LABCELL_X43_Y45_N36
MD10L1068 = ( MD10_write & ( (!WF1L5 & (MD10_mem_used[6])) # (WF1L5 & ((MD10_mem_used[7]))) ) ) # ( !MD10_write & ( (!WF1L5 & MD10_mem_used[7]) ) );


--MD10_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1] at FF_X43_Y45_N44
--register power-up is low

MD10_mem_used[1] = DFFEAS(MD10L1071, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1061,  ,  ,  ,  );


--MD10L1059 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~1 at LABCELL_X43_Y45_N54
MD10L1059 = ( MD10_mem_used[1] & ( (MD10_mem_used[0]) # (MD10_write) ) ) # ( !MD10_mem_used[1] & ( ((!NC1_f2h_BVALID[0] & MD10_mem_used[0])) # (MD10_write) ) );


--WF1L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|data_taken~0 at LABCELL_X46_Y43_N30
WF1L8 = ( WF1L11 & ( (!MF3L5 & WF1_data_taken) ) ) # ( !WF1L11 & ( ((MF3L5 & (!MD10L1069Q & NC1_f2h_WREADY[0]))) # (WF1_data_taken) ) );


--JE1_state.GET_ADDR4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4 at FF_X36_Y42_N50
--register power-up is low

JE1_state.GET_ADDR4 = DFFEAS(JE1L527, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L289 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~0 at LABCELL_X45_Y44_N30
JE1L289 = ( JE1L497Q & ( MD1_out_payload[2] ) ) # ( !JE1L497Q & ( JE1L66 ) );


--JE1_state.READ_SEND_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT at FF_X37_Y42_N2
--register power-up is low

JE1_state.READ_SEND_WAIT = DFFEAS(JE1L528, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L249 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal0~0 at MLABCELL_X34_Y42_N48
JE1L249 = ( !JE1_counter[15] & ( !JE1_counter[14] & ( (!JE1_counter[11] & (!JE1L426Q & (!JE1_counter[12] & !JE1L422Q))) ) ) );


--JE1L250 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal0~1 at MLABCELL_X34_Y42_N54
JE1L250 = ( !JE1L420Q & ( !JE1_counter[8] & ( (!JE1_counter[7] & (!JE1_counter[5] & (!JE1_counter[6] & !JE1_counter[4]))) ) ) );


--JE1L252 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal10~0 at LABCELL_X35_Y42_N36
JE1L252 = ( JE1L249 & ( JE1_counter[0] & ( (!JE1_counter[2] & (!JE1L408Q & (JE1L250 & !JE1_counter[3]))) ) ) );


--PD1_sent_sop is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_sop at FF_X30_Y38_N13
--register power-up is low

PD1_sent_sop = DFFEAS(PD1L41, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_out_startofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket at FF_X30_Y39_N25
--register power-up is low

JE1_out_startofpacket = DFFEAS(JE1L292, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~0 at LABCELL_X30_Y38_N33
PD1L2 = ( !PD1_sent_sop & ( JE1_out_startofpacket ) );


--JE1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid at FF_X37_Y42_N5
--register power-up is low

JE1_out_valid = DFFEAS(JE1L256, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZD1_in_data_toggle is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle at FF_X10_Y7_N25
--register power-up is low

ZD1_in_data_toggle = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , ZD1L13,  ,  , VCC);


--EE2_dreg[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6] at FF_X10_Y7_N8
--register power-up is low

EE2_dreg[6] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , EE2_dreg[5],  ,  , VCC);


--PD1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_valid at FF_X10_Y7_N41
--register power-up is low

PD1_out_valid = DFFEAS(PD1L29, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~1 at LABCELL_X10_Y7_N42
PD1L3 = ( JE1L464Q & ( (!PD1_out_valid) # (!EE2_dreg[6] $ (ZD1_in_data_toggle)) ) );


--PD1_sent_channel is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel at FF_X30_Y39_N58
--register power-up is low

PD1_sent_channel = DFFEAS(PD1L35, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_stored_channel[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0] at FF_X30_Y38_N25
--register power-up is low

PD1_stored_channel[0] = DFFEAS(PD1L44, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PD1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~2 at LABCELL_X30_Y38_N42
PD1L4 = ( PD1_stored_channel[0] & ( (JE1_out_startofpacket & !PD1_sent_channel) ) ) # ( !PD1_stored_channel[0] & ( !PD1_sent_channel ) );


--PD1_sent_eop is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_eop at FF_X30_Y38_N53
--register power-up is low

PD1_sent_eop = DFFEAS(PD1L37, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_out_endofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket at FF_X37_Y42_N49
--register power-up is low

JE1_out_endofpacket = DFFEAS(JE1L339, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PD1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~3 at LABCELL_X30_Y38_N48
PD1L5 = (JE1_out_endofpacket & !PD1_sent_eop);


--PD1_sent_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_esc at FF_X30_Y38_N29
--register power-up is low

PD1_sent_esc = DFFEAS(PD1L39, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_out_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7] at FF_X33_Y41_N31
--register power-up is low

JE1_out_data[7] = DFFEAS(JE1L297, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_out_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6] at FF_X36_Y43_N1
--register power-up is low

JE1_out_data[6] = DFFEAS(JE1L306, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--JE1_out_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5] at FF_X36_Y43_N19
--register power-up is low

JE1_out_data[5] = DFFEAS(JE1L311, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--JE1_out_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4] at FF_X36_Y43_N38
--register power-up is low

JE1_out_data[4] = DFFEAS(JE1L316, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--JE1_out_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3] at FF_X36_Y43_N8
--register power-up is low

JE1_out_data[3] = DFFEAS(JE1L321, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--PD1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~4 at LABCELL_X30_Y39_N12
PD1L6 = ( JE1_out_data[3] & ( JE1_out_data[4] & ( (JE1_out_data[5] & (JE1_out_data[6] & (!PD1_sent_esc & !JE1_out_data[7]))) ) ) );


--JE1_out_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2] at FF_X36_Y43_N25
--register power-up is low

JE1_out_data[2] = DFFEAS(JE1L326, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--JE1_out_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1] at FF_X36_Y43_N56
--register power-up is low

JE1_out_data[1] = DFFEAS(JE1L331, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--PD1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~5 at LABCELL_X30_Y37_N3
PD1L7 = ( JE1_out_data[1] & ( JE1_out_data[2] ) ) # ( !JE1_out_data[1] & ( !JE1_out_data[2] ) );


--PD1_in_ready is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready at LABCELL_X30_Y38_N21
PD1_in_ready = ( PD1L3 & ( PD1L7 & ( (!PD1L5 & (!PD1L4 & !PD1L2)) ) ) ) # ( PD1L3 & ( !PD1L7 & ( (!PD1L5 & (!PD1L4 & (!PD1L6 & !PD1L2))) ) ) );


--JE1L513 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~46 at LABCELL_X37_Y42_N21
JE1L513 = ( PD1_in_ready & ( (JE1_current_byte[1] & JE1_current_byte[0]) ) );


--JE1L348 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~0 at LABCELL_X37_Y42_N39
JE1L348 = ( JE1L513 & ( JE1L497Q & ( (!JE1_state.READ_SEND_WAIT & (((!JE1_state.WRITE_WAIT) # (XF1_av_waitrequest)))) # (JE1_state.READ_SEND_WAIT & (!JE1L252)) ) ) ) # ( !JE1L513 & ( JE1L497Q & ( (!JE1_state.READ_SEND_WAIT & ((!JE1_state.WRITE_WAIT) # (XF1_av_waitrequest))) ) ) ) # ( JE1L513 & ( !JE1L497Q & ( (!JE1_state.READ_SEND_WAIT & (((JE1_state.WRITE_WAIT & XF1_av_waitrequest)))) # (JE1_state.READ_SEND_WAIT & (!JE1L252)) ) ) ) # ( !JE1L513 & ( !JE1L497Q & ( (!JE1_state.READ_SEND_WAIT & (JE1_state.WRITE_WAIT & XF1_av_waitrequest)) ) ) );


--JE1L288 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector68~0 at LABCELL_X45_Y44_N36
JE1L288 = ( MD1_out_payload[3] & ( (JE1L70) # (JE1L497Q) ) ) # ( !MD1_out_payload[3] & ( (!JE1L497Q & JE1L70) ) );


--JE1L287 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector67~0 at LABCELL_X45_Y44_N39
JE1L287 = (!JE1L497Q & ((JE1L74))) # (JE1L497Q & (MD1_out_payload[4]));


--KD1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_data[5]~0 at LABCELL_X35_Y42_N30
KD1L19 = ( MD1_out_payload[5] & ( !KD1L31Q ) ) # ( !MD1_out_payload[5] & ( KD1L31Q ) );


--JE1L286 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector66~0 at LABCELL_X45_Y44_N42
JE1L286 = ( JE1L78 & ( (!JE1L497Q) # (KD1L19) ) ) # ( !JE1L78 & ( (JE1L497Q & KD1L19) ) );


--JE1L285 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector65~0 at LABCELL_X45_Y44_N45
JE1L285 = ( JE1L82 & ( (!JE1L497Q) # (MD1_out_payload[6]) ) ) # ( !JE1L82 & ( (JE1L497Q & MD1_out_payload[6]) ) );


--JE1L284 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector64~0 at LABCELL_X45_Y44_N48
JE1L284 = ( JE1L497Q & ( MD1_out_payload[7] ) ) # ( !JE1L497Q & ( JE1L86 ) );


--JE1_state.GET_ADDR3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3 at FF_X36_Y42_N44
--register power-up is low

JE1_state.GET_ADDR3 = DFFEAS(JE1L530, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L359 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~1 at LABCELL_X37_Y42_N42
JE1L359 = ( JE1L513 & ( JE1_state.GET_ADDR3 & ( (!JE1_state.READ_SEND_WAIT & (((!JE1_state.WRITE_WAIT)) # (XF1_av_waitrequest))) # (JE1_state.READ_SEND_WAIT & (((!JE1L252)))) ) ) ) # ( !JE1L513 & ( JE1_state.GET_ADDR3 & ( (!JE1_state.READ_SEND_WAIT & ((!JE1_state.WRITE_WAIT) # (XF1_av_waitrequest))) ) ) ) # ( JE1L513 & ( !JE1_state.GET_ADDR3 & ( (!JE1_state.READ_SEND_WAIT & (XF1_av_waitrequest & (JE1_state.WRITE_WAIT))) # (JE1_state.READ_SEND_WAIT & (((!JE1L252)))) ) ) ) # ( !JE1L513 & ( !JE1_state.GET_ADDR3 & ( (XF1_av_waitrequest & (JE1_state.WRITE_WAIT & !JE1_state.READ_SEND_WAIT)) ) ) );


--JE1_state.GET_ADDR2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2 at FF_X36_Y42_N47
--register power-up is low

JE1_state.GET_ADDR2 = DFFEAS(JE1L531, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L371 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~2 at LABCELL_X37_Y42_N45
JE1L371 = ( JE1L513 & ( JE1_state.GET_ADDR2 & ( (!JE1_state.READ_SEND_WAIT & (((!JE1_state.WRITE_WAIT)) # (XF1_av_waitrequest))) # (JE1_state.READ_SEND_WAIT & (((!JE1L252)))) ) ) ) # ( !JE1L513 & ( JE1_state.GET_ADDR2 & ( (!JE1_state.READ_SEND_WAIT & ((!JE1_state.WRITE_WAIT) # (XF1_av_waitrequest))) ) ) ) # ( JE1L513 & ( !JE1_state.GET_ADDR2 & ( (!JE1_state.READ_SEND_WAIT & (XF1_av_waitrequest & (JE1_state.WRITE_WAIT))) # (JE1_state.READ_SEND_WAIT & (((!JE1L252)))) ) ) ) # ( !JE1L513 & ( !JE1_state.GET_ADDR2 & ( (XF1_av_waitrequest & (JE1_state.WRITE_WAIT & !JE1_state.READ_SEND_WAIT)) ) ) );


--JE1_state.GET_ADDR1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1 at FF_X36_Y42_N17
--register power-up is low

JE1_state.GET_ADDR1 = DFFEAS(JE1L532, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L384 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~3 at LABCELL_X37_Y42_N36
JE1L384 = ( JE1L513 & ( JE1_state.GET_ADDR1 & ( (!JE1_state.READ_SEND_WAIT & (((!JE1_state.WRITE_WAIT) # (XF1_av_waitrequest)))) # (JE1_state.READ_SEND_WAIT & (!JE1L252)) ) ) ) # ( !JE1L513 & ( JE1_state.GET_ADDR1 & ( (!JE1_state.READ_SEND_WAIT & ((!JE1_state.WRITE_WAIT) # (XF1_av_waitrequest))) ) ) ) # ( JE1L513 & ( !JE1_state.GET_ADDR1 & ( (!JE1_state.READ_SEND_WAIT & (((XF1_av_waitrequest & JE1_state.WRITE_WAIT)))) # (JE1_state.READ_SEND_WAIT & (!JE1L252)) ) ) ) # ( !JE1L513 & ( !JE1_state.GET_ADDR1 & ( (!JE1_state.READ_SEND_WAIT & (XF1_av_waitrequest & JE1_state.WRITE_WAIT)) ) ) );


--JE1L564 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0 at MLABCELL_X39_Y43_N57
JE1L564 = ( JE1L502Q & ( (!JE1_current_byte[1] & !JE1_current_byte[0]) ) );


--JE1L576 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1 at LABCELL_X29_Y42_N57
JE1L576 = ( JE1_current_byte[0] & ( JE1L502Q & ( !JE1_current_byte[1] ) ) );


--JE1L587 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2 at MLABCELL_X39_Y43_N3
JE1L587 = ( JE1L502Q & ( (JE1_current_byte[1] & !JE1_current_byte[0]) ) );


--JE1L607 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]~3 at LABCELL_X29_Y42_N51
JE1L607 = ( JE1_current_byte[0] & ( JE1L502Q & ( JE1_current_byte[1] ) ) );


--JE1_state.GET_EXTRA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA at FF_X36_Y42_N25
--register power-up is low

JE1_state.GET_EXTRA = DFFEAS(JE1L544, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L264 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector5~0 at LABCELL_X35_Y41_N0
JE1L264 = ( JE1_state.WRITE_WAIT & ( (!JE1L502Q & XF1_av_waitrequest) ) ) # ( !JE1_state.WRITE_WAIT & ( (!JE1L502Q & ((JE1_state.GET_EXTRA) # (JE1_state.READ_ASSERT))) ) );


--JE1_unshifted_byteenable[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0] at FF_X35_Y42_N28
--register power-up is low

JE1_unshifted_byteenable[0] = DFFEAS(JE1L555, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L554,  ,  ,  ,  );


--JE1L261 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~0 at LABCELL_X35_Y41_N3
JE1L261 = ( JE1_unshifted_byteenable[0] & ( (!JE1L502Q & !JE1_state.READ_ASSERT) ) ) # ( !JE1_unshifted_byteenable[0] & ( !JE1L502Q ) );


--JE1L265 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector5~1 at MLABCELL_X34_Y43_N12
JE1L265 = ( JE1_current_byte[1] & ( (!JE1L264 & JE1_byteenable[0]) ) ) # ( !JE1_current_byte[1] & ( (!JE1L264 & (((!JE1L261 & !JE1_current_byte[0])) # (JE1_byteenable[0]))) # (JE1L264 & (!JE1L261 & (!JE1_current_byte[0]))) ) );


--JE1_unshifted_byteenable[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1] at FF_X35_Y42_N26
--register power-up is low

JE1_unshifted_byteenable[1] = DFFEAS(JE1L559, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L554,  ,  ,  ,  );


--JE1L262 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~1 at LABCELL_X35_Y41_N45
JE1L262 = ( !JE1_current_byte[1] & ( (!JE1_current_byte[0] & (JE1_unshifted_byteenable[1] & (JE1_state.READ_ASSERT))) # (JE1_current_byte[0] & (((!JE1L261)))) ) );


--JE1L263 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~2 at MLABCELL_X34_Y43_N15
JE1L263 = ((!JE1L264 & JE1_byteenable[1])) # (JE1L262);


--JE1_unshifted_byteenable[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2] at FF_X35_Y41_N26
--register power-up is low

JE1_unshifted_byteenable[2] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L554, JE1L560,  ,  , VCC);


--JE1L259 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~0 at LABCELL_X35_Y41_N30
JE1L259 = ( !JE1L261 & ( JE1_current_byte[1] & ( !JE1_current_byte[0] ) ) ) # ( JE1L261 & ( !JE1_current_byte[1] & ( (JE1_state.READ_ASSERT & ((!JE1_current_byte[0] & ((JE1_unshifted_byteenable[2]))) # (JE1_current_byte[0] & (JE1_unshifted_byteenable[1])))) ) ) ) # ( !JE1L261 & ( !JE1_current_byte[1] & ( (JE1_state.READ_ASSERT & ((!JE1_current_byte[0] & ((JE1_unshifted_byteenable[2]))) # (JE1_current_byte[0] & (JE1_unshifted_byteenable[1])))) ) ) );


--JE1L260 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector3~1 at MLABCELL_X34_Y43_N24
JE1L260 = ( JE1L259 ) # ( !JE1L259 & ( (!JE1L264 & JE1_byteenable[2]) ) );


--JE1_unshifted_byteenable[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3] at FF_X35_Y42_N7
--register power-up is low

JE1_unshifted_byteenable[3] = DFFEAS(JE1L560, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L554,  ,  ,  ,  );


--JE1L257 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector2~0 at MLABCELL_X34_Y43_N27
JE1L257 = ( JE1_state.READ_ASSERT & ( (((!JE1L264 & JE1_byteenable[3])) # (JE1L258)) # (JE1L607) ) ) # ( !JE1_state.READ_ASSERT & ( ((!JE1L264 & JE1_byteenable[3])) # (JE1L607) ) );


--MF2_pending_response_count[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] at FF_X46_Y39_N16
--register power-up is low

MF2_pending_response_count[1] = DFFEAS(MF2L1, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF2L19,  ,  ,  ,  );


--MF2_pending_response_count[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] at FF_X46_Y39_N50
--register power-up is low

MF2_pending_response_count[0] = DFFEAS(MF2L16, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF2L19,  ,  ,  ,  );


--MF2L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 at LABCELL_X46_Y39_N42
MF2L20 = ( QF3L3 & ( (NC1_h2f_lw_RREADY[0] & ((!QF2L3) # (!MD5_empty))) ) ) # ( !QF3L3 & ( NC1_h2f_lw_RREADY[0] ) );


--MF2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0 at LABCELL_X46_Y39_N36
MF2L8 = ( MF2_last_channel[2] & ( NF2L3 & ( (NC1_h2f_lw_ARVALID[0] & ((!MF2_has_pending_responses) # (!MF2_last_channel[0] $ (NF2L1)))) ) ) ) # ( !MF2_last_channel[2] & ( NF2L3 & ( (NC1_h2f_lw_ARVALID[0] & !MF2_has_pending_responses) ) ) ) # ( MF2_last_channel[2] & ( !NF2L3 & ( (NC1_h2f_lw_ARVALID[0] & !MF2_has_pending_responses) ) ) ) # ( !MF2_last_channel[2] & ( !NF2L3 & ( (NC1_h2f_lw_ARVALID[0] & ((!MF2_has_pending_responses) # (!MF2_last_channel[0] $ (NF2L1)))) ) ) );


--MF2_nonposted_cmd_accepted is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted at LABCELL_X46_Y39_N12
MF2_nonposted_cmd_accepted = ( KF2L1 & ( MF2L8 ) ) # ( !KF2L1 & ( (MF2L8 & ((KF2L4) # (KF2L2))) ) );


--MF2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 at LABCELL_X46_Y39_N24
MF2L6 = ( MF2_has_pending_responses & ( MF2_pending_response_count[1] ) ) # ( MF2_has_pending_responses & ( !MF2_pending_response_count[1] & ( ((!MF2L20) # ((!MF2_pending_response_count[0]) # (!RF2_src_payload[0]))) # (MF2_nonposted_cmd_accepted) ) ) ) # ( !MF2_has_pending_responses & ( !MF2_pending_response_count[1] & ( (MF2_nonposted_cmd_accepted & (!MF2_pending_response_count[0] & ((!MF2L20) # (!RF2_src_payload[0])))) ) ) );


--YE3_top_priority_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X42_Y40_N2
--register power-up is low

YE3_top_priority_reg[1] = DFFEAS(YE3L2, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , YE3L7,  ,  ,  ,  );


--YE3_top_priority_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X42_Y40_N46
--register power-up is low

YE3_top_priority_reg[0] = DFFEAS(YE3L8, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , YE3L7,  ,  ,  ,  );


--MF1_last_channel[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1] at FF_X45_Y42_N46
--register power-up is low

MF1_last_channel[1] = DFFEAS(NF1L9, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L6,  ,  ,  ,  );


--KF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|src1_valid~0 at LABCELL_X45_Y42_N6
KF1L3 = ( MF1_has_pending_responses & ( (NC1_h2f_lw_AWVALID[0] & (NC1_h2f_lw_WVALID[0] & MF1_last_channel[1])) ) ) # ( !MF1_has_pending_responses & ( (NC1_h2f_lw_AWVALID[0] & NC1_h2f_lw_WVALID[0]) ) );


--MF2_last_channel[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1] at FF_X50_Y43_N8
--register power-up is low

MF2_last_channel[1] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF2L8, NF2L2,  ,  , VCC);


--KF2L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~2 at LABCELL_X50_Y43_N24
KF2L10 = ( NC1_h2f_lw_ARVALID[0] & ( NC1_h2f_lw_ARADDR[16] & ( (KF2L12 & (KF2L8 & (!NC1_h2f_lw_ARADDR[17] & NC1_h2f_lw_ARADDR[18]))) ) ) );


--YE3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~0 at LABCELL_X42_Y40_N12
YE3L3 = ( YE3_top_priority_reg[0] & ( YE3_top_priority_reg[1] & ( KF2L10 ) ) ) # ( !YE3_top_priority_reg[0] & ( YE3_top_priority_reg[1] & ( KF2L10 ) ) ) # ( !YE3_top_priority_reg[0] & ( !YE3_top_priority_reg[1] & ( (KF2L10 & ((!NF1L7) # ((!NF1L8) # (!KF1L3)))) ) ) );


--LF2_WideOr1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|WideOr1 at LABCELL_X42_Y40_N36
LF2_WideOr1 = ( NF1L7 & ( LF2_saved_grant[0] & ( (!KF2L10 & (KF1L3 & (NF1L8))) # (KF2L10 & (((KF1L3 & NF1L8)) # (LF2_saved_grant[1]))) ) ) ) # ( !NF1L7 & ( LF2_saved_grant[0] & ( (KF2L10 & LF2_saved_grant[1]) ) ) ) # ( NF1L7 & ( !LF2_saved_grant[0] & ( (KF2L10 & LF2_saved_grant[1]) ) ) ) # ( !NF1L7 & ( !LF2_saved_grant[0] & ( (KF2L10 & LF2_saved_grant[1]) ) ) );


--LF2_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload[0] at LABCELL_X40_Y39_N39
LF2_src_payload[0] = ( NC1_h2f_lw_WLAST[0] & ( (LF2_saved_grant[1]) # (LF2_saved_grant[0]) ) ) # ( !NC1_h2f_lw_WLAST[0] & ( LF2_saved_grant[1] ) );


--LF2_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress at FF_X42_Y40_N8
--register power-up is low

LF2_packet_in_progress = DFFEAS(LF2L4, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF2L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0 at LABCELL_X42_Y40_N21
LF2L67 = ( LF2_packet_in_progress & ( (LF2_WideOr1 & (LF2_src_payload[0] & ((CF3L175) # (CF3L176)))) ) ) # ( !LF2_packet_in_progress & ( (!LF2_WideOr1) # ((LF2_src_payload[0] & ((CF3L175) # (CF3L176)))) ) );


--CF3L180 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 at LABCELL_X43_Y41_N27
CF3L180 = ( CF3_state.ST_COMP_TRANS & ( (!MD6L87 & ((CF3_in_bytecount_reg_zero))) # (MD6L87 & (CF3L157Q)) ) ) # ( !CF3_state.ST_COMP_TRANS & ( CF3_in_eop_reg ) );


--LF2L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_valid~0 at LABCELL_X50_Y43_N6
LF2L66 = ( MF2_last_channel[1] & ( (LF2_saved_grant[1] & (NC1_h2f_lw_ARVALID[0] & NF2L2)) ) ) # ( !MF2_last_channel[1] & ( (LF2_saved_grant[1] & (!MF2L7Q & (NC1_h2f_lw_ARVALID[0] & NF2L2))) ) );


--CF3_in_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid at LABCELL_X43_Y41_N54
CF3_in_valid = ( LF2L66 & ( KF1L3 & ( CF1_in_ready_hold ) ) ) # ( !LF2L66 & ( KF1L3 & ( (LF2_saved_grant[0] & (NF1L7 & (NF1L8 & CF1_in_ready_hold))) ) ) ) # ( LF2L66 & ( !KF1L3 & ( CF1_in_ready_hold ) ) );


--CF3_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE at FF_X43_Y41_N50
--register power-up is low

CF3_state.ST_IDLE = DFFEAS(CF3L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 at LABCELL_X43_Y41_N45
CF3L24 = ( !CF3_state.ST_COMP_TRANS & ( CF3L204Q ) );


--CF3_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd at LABCELL_X42_Y37_N15
CF3_load_next_out_cmd = (!CF3_out_valid_reg) # (MD6L87);


--PE3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|cp_ready~0 at LABCELL_X45_Y41_N12
PE3L3 = ( !CF3_in_byteen_reg[0] & ( (!CF3_in_byteen_reg[1] & (!CF3_in_narrow_reg & (!CF3_in_byteen_reg[3] & !CF3_in_byteen_reg[2]))) ) );


--PE3L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|cp_ready~1 at LABCELL_X42_Y37_N30
PE3L4 = ( SE3_wait_latency_counter[0] & ( (!PE3_local_write & (!SE3L45Q & SE1_waitrequest_reset_override)) ) ) # ( !SE3_wait_latency_counter[0] & ( (PE3_local_write & (!SE3L45Q & SE1_waitrequest_reset_override)) ) );


--CF3L181 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 at LABCELL_X43_Y41_N18
CF3L181 = ( CF3_in_bytecount_reg_zero & ( (!MD6L61Q & (!CF3L157Q & ((PE3L3) # (PE3L4)))) ) ) # ( !CF3_in_bytecount_reg_zero & ( ((!CF3L157Q) # ((!PE3L4 & !PE3L3))) # (MD6L61Q) ) );


--CF3L182 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 at LABCELL_X43_Y41_N0
CF3L182 = ( CF3_state.ST_COMP_TRANS & ( ((LF2_WideOr1 & CF1_in_ready_hold)) # (CF3L181) ) ) # ( !CF3_state.ST_COMP_TRANS & ( (LF2_WideOr1 & CF1_in_ready_hold) ) );


--BF4L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2 at LABCELL_X42_Y36_N12
BF4L23 = ( PE3L2 & ( (!BF4L22 & (!BF4L21 & MD6_mem[0][57])) ) ) # ( !PE3L2 & ( MD6_mem[0][57] ) );


--CF3_in_data_reg[60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] at FF_X42_Y37_N56
--register power-up is low

CF3_in_data_reg[60] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd, LF2_saved_grant[1],  ,  , VCC);


--MD6L88 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|write~1 at LABCELL_X42_Y37_N42
MD6L88 = ( CF3_in_data_reg[59] & ( (CF3_out_valid_reg & (MD6L87 & ((CF3_in_data_reg[60]) # (CF3L180)))) ) ) # ( !CF3_in_data_reg[59] & ( (CF3_out_valid_reg & (MD6L87 & CF3_in_data_reg[60])) ) );


--QF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|WideOr0~0 at LABCELL_X43_Y38_N54
QF2L1 = ( MD6_mem[0][59] & ( (!MD6_mem[0][57] & ((NC1_h2f_lw_BREADY[0]))) # (MD6_mem[0][57] & (NC1_h2f_lw_RREADY[0])) ) ) # ( !MD6_mem[0][59] & ( NC1_h2f_lw_RREADY[0] ) );


--MD6L86 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|read~0 at LABCELL_X42_Y36_N27
MD6L86 = ( PE3L2 & ( QF2L1 ) );


--MD6L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X42_Y36_N48
MD6L60 = ( MD6_mem_used[1] & ( BF4L23 & ( (!MD6L88) # (MD6_mem_used[0]) ) ) ) # ( !MD6_mem_used[1] & ( BF4L23 & ( (MD6L88 & MD6_mem_used[0]) ) ) ) # ( MD6_mem_used[1] & ( !BF4L23 & ( (!MD6L86 & ((!MD6L88) # (MD6_mem_used[0]))) # (MD6L86 & (MD6L88)) ) ) ) # ( !MD6_mem_used[1] & ( !BF4L23 & ( (!MD6L86 & (MD6L88 & MD6_mem_used[0])) ) ) );


--LF2_src_data[78] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[78] at MLABCELL_X39_Y39_N15
LF2_src_data[78] = ( NC1_h2f_lw_ARSIZE[1] & ( ((LF2_saved_grant[0] & NC1_h2f_lw_AWSIZE[1])) # (LF2_saved_grant[1]) ) ) # ( !NC1_h2f_lw_ARSIZE[1] & ( (LF2_saved_grant[0] & NC1_h2f_lw_AWSIZE[1]) ) );


--LF2_src_data[79] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[79] at MLABCELL_X39_Y39_N45
LF2_src_data[79] = ( NC1_h2f_lw_ARSIZE[2] & ( ((LF2_saved_grant[0] & NC1_h2f_lw_AWSIZE[2])) # (LF2_saved_grant[1]) ) ) # ( !NC1_h2f_lw_ARSIZE[2] & ( (LF2_saved_grant[0] & NC1_h2f_lw_AWSIZE[2]) ) );


--CF3L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 at LABCELL_X45_Y41_N39
CF3L21 = ( !LF2_src_data[78] & ( !LF2_src_data[79] ) );


--CF3_NON_PIPELINED_INPUTS.load_next_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd at LABCELL_X43_Y41_N3
CF3_NON_PIPELINED_INPUTS.load_next_cmd = ( CF3L175 & ( (LF2_WideOr1 & CF1_in_ready_hold) ) ) # ( !CF3L175 & ( (LF2_WideOr1 & (CF1_in_ready_hold & CF3L176)) ) );


--LF2_src_data[35] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[35] at LABCELL_X45_Y41_N33
LF2_src_data[35] = ((LF2_saved_grant[0] & NC1_h2f_lw_WSTRB[3])) # (LF2_saved_grant[1]);


--LF2_src_data[34] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[34] at LABCELL_X45_Y41_N36
LF2_src_data[34] = ( LF2_saved_grant[0] & ( (LF2_saved_grant[1]) # (NC1_h2f_lw_WSTRB[2]) ) ) # ( !LF2_saved_grant[0] & ( LF2_saved_grant[1] ) );


--LF2_src_data[33] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[33] at LABCELL_X45_Y41_N30
LF2_src_data[33] = ((LF2_saved_grant[0] & NC1_h2f_lw_WSTRB[1])) # (LF2_saved_grant[1]);


--LF2_src_data[32] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[32] at LABCELL_X45_Y41_N15
LF2_src_data[32] = ( LF2_saved_grant[1] ) # ( !LF2_saved_grant[1] & ( (LF2_saved_grant[0] & NC1_h2f_lw_WSTRB[0]) ) );


--PE3_m0_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|m0_write at LABCELL_X42_Y37_N33
PE3_m0_write = ( PE3L1 & ( (!MD6L61Q & PE3_local_write) ) );


--SE3L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|read_latency_shift_reg~0 at LABCELL_X42_Y37_N54
SE3L39 = ( PE3L1 & ( (CF3_out_valid_reg & (!MD6L61Q & CF3_in_data_reg[60])) ) );


--SE3L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[1]~0 at LABCELL_X42_Y37_N3
SE3L44 = ( PE3_m0_write & ( (SE1_waitrequest_reset_override & ((SE3_wait_latency_counter[1]) # (SE3_wait_latency_counter[0]))) ) ) # ( !PE3_m0_write & ( (SE3L39 & (SE1_waitrequest_reset_override & ((!SE3_wait_latency_counter[0]) # (SE3_wait_latency_counter[1])))) ) );


--SE3L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter~1 at LABCELL_X42_Y37_N21
SE3L46 = ( SE3L44 & ( !SE3_wait_latency_counter[0] $ (!SE3_wait_latency_counter[1]) ) );


--SE3L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter~2 at LABCELL_X42_Y37_N24
SE3L47 = ( SE3L44 & ( !SE3_wait_latency_counter[0] ) );


--CF3_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] at FF_X42_Y38_N59
--register power-up is low

CF3_out_byte_cnt_reg[2] = DFFEAS(CF3L192, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] at FF_X42_Y38_N34
--register power-up is low

CF3_out_uncomp_byte_cnt_reg[5] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd, CF3L186,  ,  , VCC);


--CF3L188 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 at LABCELL_X42_Y37_N57
CF3L188 = ( MD6L87 & ( CF3_out_valid_reg ) );


--CF3_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] at FF_X42_Y38_N26
--register power-up is low

CF3_out_uncomp_byte_cnt_reg[4] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd, CF3L185,  ,  , VCC);


--CF3_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] at FF_X42_Y38_N10
--register power-up is low

CF3_out_uncomp_byte_cnt_reg[3] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd, CF3L184,  ,  , VCC);


--CF3_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] at FF_X42_Y38_N16
--register power-up is low

CF3_out_uncomp_byte_cnt_reg[2] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd, CF3L183,  ,  , VCC);


--CF3L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 at LABCELL_X42_Y38_N51
CF3L19 = ( !CF3_out_uncomp_byte_cnt_reg[4] & ( (CF3L188 & (!CF3_out_uncomp_byte_cnt_reg[2] & !CF3L196Q)) ) );


--CF3L186 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 at LABCELL_X42_Y38_N39
CF3L186 = ( CF3L199Q & ( (!CF3_state.ST_UNCOMP_TRANS & (!CF3L19)) # (CF3_state.ST_UNCOMP_TRANS & (((!CF3L188) # (!CF3_out_byte_cnt_reg[2])))) ) ) # ( !CF3L199Q & ( (!CF3_state.ST_UNCOMP_TRANS & (CF3L19)) # (CF3_state.ST_UNCOMP_TRANS & (((CF3L188 & !CF3_out_byte_cnt_reg[2])))) ) );


--CF3L185 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 at LABCELL_X42_Y38_N27
CF3L185 = ( CF3_out_byte_cnt_reg[2] & ( CF3L196Q & ( (CF3_out_uncomp_byte_cnt_reg[4] & ((!CF3L188) # (!CF3_state.ST_UNCOMP_TRANS))) ) ) ) # ( !CF3_out_byte_cnt_reg[2] & ( CF3L196Q & ( ((CF3L188 & CF3_state.ST_UNCOMP_TRANS)) # (CF3_out_uncomp_byte_cnt_reg[4]) ) ) ) # ( CF3_out_byte_cnt_reg[2] & ( !CF3L196Q & ( (!CF3L188 & (((CF3_out_uncomp_byte_cnt_reg[4])))) # (CF3L188 & (!CF3_state.ST_UNCOMP_TRANS & (!CF3_out_uncomp_byte_cnt_reg[2] $ (CF3_out_uncomp_byte_cnt_reg[4])))) ) ) ) # ( !CF3_out_byte_cnt_reg[2] & ( !CF3L196Q & ( (!CF3L188 & (((CF3_out_uncomp_byte_cnt_reg[4])))) # (CF3L188 & ((!CF3_out_uncomp_byte_cnt_reg[2] $ (CF3_out_uncomp_byte_cnt_reg[4])) # (CF3_state.ST_UNCOMP_TRANS))) ) ) );


--CF3L184 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 at LABCELL_X42_Y38_N48
CF3L184 = ( CF3_state.ST_UNCOMP_TRANS & ( (!CF3L188 & ((CF3_out_uncomp_byte_cnt_reg[3]))) # (CF3L188 & (!CF3L191Q)) ) ) # ( !CF3_state.ST_UNCOMP_TRANS & ( !CF3_out_uncomp_byte_cnt_reg[3] $ (((!CF3L188) # (CF3_out_uncomp_byte_cnt_reg[2]))) ) );


--CF3L183 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 at LABCELL_X42_Y38_N54
CF3L183 = ( CF3_state.ST_UNCOMP_TRANS & ( (!CF3L188 & (CF3_out_uncomp_byte_cnt_reg[2])) # (CF3L188 & ((!CF3_out_byte_cnt_reg[2]))) ) ) # ( !CF3_state.ST_UNCOMP_TRANS & ( !CF3_out_uncomp_byte_cnt_reg[2] $ (!CF3L188) ) );


--CF3L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 at LABCELL_X43_Y41_N21
CF3L36 = ( !CF3L180 & ( !CF3L174 ) );


--CF3_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] at FF_X42_Y38_N7
--register power-up is low

CF3_out_uncomp_byte_cnt_reg[6] = DFFEAS(CF3L187, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L187 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 at LABCELL_X42_Y38_N6
CF3L187 = ( CF3_out_uncomp_byte_cnt_reg[6] & ( CF3L206Q & ( (!CF3_out_byte_cnt_reg[2]) # (!CF3L188) ) ) ) # ( !CF3_out_uncomp_byte_cnt_reg[6] & ( CF3L206Q & ( (!CF3_out_byte_cnt_reg[2] & CF3L188) ) ) ) # ( CF3_out_uncomp_byte_cnt_reg[6] & ( !CF3L206Q & ( (!CF3L19) # (CF3L199Q) ) ) ) # ( !CF3_out_uncomp_byte_cnt_reg[6] & ( !CF3L206Q & ( (!CF3L199Q & CF3L19) ) ) );


--CF3L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 at LABCELL_X42_Y38_N42
CF3L31 = ( CF3L36 & ( !CF3L185 & ( (!CF3L183 & (!CF3L187 & (!CF3L184 & !CF3L186))) ) ) );


--CF3L32 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 at LABCELL_X42_Y38_N36
CF3L32 = ( CF3L180 & ( CF3_state.ST_UNCOMP_TRANS ) );


--CF3L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 at LABCELL_X43_Y41_N12
CF3L33 = ( CF3L204Q & ( (!CF3L180) # ((!CF3_state.ST_COMP_TRANS & !CF3L208Q)) ) );


--CF3L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 at LABCELL_X42_Y40_N48
CF3L34 = ( CF1_in_ready_hold & ( LF2_saved_grant[0] & ( (NF1L8 & (KF1L3 & (NF1L7 & !CF3L33))) ) ) );


--CF3L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4 at LABCELL_X42_Y38_N12
CF3L35 = ( CF3L31 & ( CF1_in_ready_hold ) ) # ( !CF3L31 & ( CF1_in_ready_hold & ( (!LF2_saved_grant[1] & (((CF3L32 & LF2_WideOr1)) # (CF3L34))) ) ) ) # ( CF3L31 & ( !CF1_in_ready_hold ) ) # ( !CF3L31 & ( !CF1_in_ready_hold & ( (CF3L34 & !LF2_saved_grant[1]) ) ) );


--CF3L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 at LABCELL_X42_Y38_N30
CF3L37 = ( CF3L36 & ( CF3L185 ) ) # ( CF3L36 & ( !CF3L185 & ( (((CF3L186) # (CF3L183)) # (CF3L187)) # (CF3L184) ) ) );


--CF3L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 at LABCELL_X43_Y41_N15
CF3L25 = ( LF2_WideOr1 & ( (CF3_state.ST_COMP_TRANS & ((!CF3L180) # ((CF1_in_ready_hold & !LF2_saved_grant[0])))) ) ) # ( !LF2_WideOr1 & ( (CF3_state.ST_COMP_TRANS & !CF3L180) ) );


--CF3L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 at LABCELL_X43_Y41_N6
CF3L26 = ( !CF3L24 & ( CF3L174 & ( (CF1_in_ready_hold & (LF2_WideOr1 & LF2_saved_grant[1])) ) ) ) # ( CF3L24 & ( !CF3L174 & ( (CF3L180 & (CF1_in_ready_hold & (LF2_WideOr1 & LF2_saved_grant[1]))) ) ) ) # ( !CF3L24 & ( !CF3L174 & ( (CF1_in_ready_hold & (LF2_WideOr1 & LF2_saved_grant[1])) ) ) );


--CF3_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] at FF_X40_Y39_N14
--register power-up is low

CF3_int_bytes_remaining_reg[6] = DFFEAS(CF3L55, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] at FF_X40_Y39_N16
--register power-up is low

CF3_int_bytes_remaining_reg[5] = DFFEAS(CF3L53, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] at FF_X40_Y39_N56
--register power-up is low

CF3_int_bytes_remaining_reg[4] = DFFEAS(CF3L51, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] at FF_X40_Y39_N5
--register power-up is low

CF3_int_bytes_remaining_reg[3] = DFFEAS(CF3L49, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] at FF_X40_Y39_N59
--register power-up is low

CF3_int_bytes_remaining_reg[2] = DFFEAS(CF3L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 at LABCELL_X40_Y39_N0
CF3L17 = ( !CF3_int_bytes_remaining_reg[4] & ( (CF3L191Q & (!CF3_int_bytes_remaining_reg[3] & !CF3_int_bytes_remaining_reg[2])) ) );


--NE2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add2~0 at LABCELL_X36_Y36_N3
NE2L3 = (NC1_h2f_lw_ARLEN[2] & (NC1_h2f_lw_ARLEN[1] & (NC1_h2f_lw_ARLEN[0] & NC1_h2f_lw_ARLEN[3])));


--NE2_burst_bytecount[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] at FF_X39_Y41_N32
--register power-up is low

NE2_burst_bytecount[6] = DFFEAS(NE2L41, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--NE2L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 at MLABCELL_X39_Y40_N36
NE2L78 = ( NC1_h2f_lw_AWLEN[2] & ( NC1_h2f_lw_AWLEN[0] & ( (!NE2_sop_enable & (NC1_h2f_lw_AWLEN[3] & (NC1_h2f_lw_AWLEN[1]))) # (NE2_sop_enable & (((NE2_burst_bytecount[6])))) ) ) ) # ( !NC1_h2f_lw_AWLEN[2] & ( NC1_h2f_lw_AWLEN[0] & ( (NE2_sop_enable & NE2_burst_bytecount[6]) ) ) ) # ( NC1_h2f_lw_AWLEN[2] & ( !NC1_h2f_lw_AWLEN[0] & ( (NE2_sop_enable & NE2_burst_bytecount[6]) ) ) ) # ( !NC1_h2f_lw_AWLEN[2] & ( !NC1_h2f_lw_AWLEN[0] & ( (NE2_sop_enable & NE2_burst_bytecount[6]) ) ) );


--CF3L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 at MLABCELL_X39_Y41_N39
CF3L54 = ( LF2_saved_grant[1] & ( ((NE2L78 & LF2_saved_grant[0])) # (NE2L3) ) ) # ( !LF2_saved_grant[1] & ( (NE2L78 & LF2_saved_grant[0]) ) );


--CF3L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 at LABCELL_X40_Y39_N12
CF3L55 = ( CF3_int_bytes_remaining_reg[5] & ( (!CF3_new_burst_reg & ((CF3_int_bytes_remaining_reg[6]))) # (CF3_new_burst_reg & (CF3L54)) ) ) # ( !CF3_int_bytes_remaining_reg[5] & ( (!CF3_new_burst_reg & (!CF3L17 $ (((!CF3_int_bytes_remaining_reg[6]))))) # (CF3_new_burst_reg & (((CF3L54)))) ) );


--NE2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add2~1 at LABCELL_X36_Y36_N42
NE2L4 = ( NC1_h2f_lw_ARLEN[0] & ( !NC1_h2f_lw_ARLEN[3] $ (((!NC1_h2f_lw_ARLEN[1]) # (!NC1_h2f_lw_ARLEN[2]))) ) ) # ( !NC1_h2f_lw_ARLEN[0] & ( NC1_h2f_lw_ARLEN[3] ) );


--NE2_burst_bytecount[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] at FF_X39_Y41_N35
--register power-up is low

NE2_burst_bytecount[5] = DFFEAS(NE2L42, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--NE2L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 at MLABCELL_X39_Y41_N42
NE2L77 = ( NE2_sop_enable & ( NC1_h2f_lw_AWLEN[2] & ( NE2_burst_bytecount[5] ) ) ) # ( !NE2_sop_enable & ( NC1_h2f_lw_AWLEN[2] & ( !NC1_h2f_lw_AWLEN[3] $ (((!NC1_h2f_lw_AWLEN[1]) # (!NC1_h2f_lw_AWLEN[0]))) ) ) ) # ( NE2_sop_enable & ( !NC1_h2f_lw_AWLEN[2] & ( NE2_burst_bytecount[5] ) ) ) # ( !NE2_sop_enable & ( !NC1_h2f_lw_AWLEN[2] & ( NC1_h2f_lw_AWLEN[3] ) ) );


--CF3L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 at MLABCELL_X39_Y41_N51
CF3L52 = ( LF2_saved_grant[0] & ( ((NE2L4 & LF2_saved_grant[1])) # (NE2L77) ) ) # ( !LF2_saved_grant[0] & ( (NE2L4 & LF2_saved_grant[1]) ) );


--CF3L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 at LABCELL_X40_Y39_N15
CF3L53 = ( CF3L157Q & ( CF3L52 ) ) # ( !CF3L157Q & ( !CF3L17 $ (!CF3_int_bytes_remaining_reg[5]) ) );


--NE2_burst_bytecount[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] at FF_X39_Y41_N10
--register power-up is low

NE2_burst_bytecount[3] = DFFEAS(NE2L43, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--NE2L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~2 at LABCELL_X37_Y41_N12
NE2L75 = ( NE2_sop_enable & ( NE2_burst_bytecount[3] ) ) # ( !NE2_sop_enable & ( !NC1_h2f_lw_AWLEN[0] $ (!NC1_h2f_lw_AWLEN[1]) ) );


--CF3L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4 at LABCELL_X42_Y40_N9
CF3L48 = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0] $ (!NC1_h2f_lw_ARLEN[1])))) # (NE2L75) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0] $ (!NC1_h2f_lw_ARLEN[1]))) ) );


--CF3L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5 at LABCELL_X40_Y39_N3
CF3L49 = ( CF3L157Q & ( CF3L48 ) ) # ( !CF3L157Q & ( !CF3_int_bytes_remaining_reg[3] $ (((!CF3L191Q) # (CF3_int_bytes_remaining_reg[2]))) ) );


--CF3L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 at LABCELL_X40_Y39_N18
CF3L18 = ( CF3_int_bytes_remaining_reg[4] & ( (!CF3_int_bytes_remaining_reg[3] & (CF3L191Q & !CF3_int_bytes_remaining_reg[2])) ) ) # ( !CF3_int_bytes_remaining_reg[4] & ( ((!CF3L191Q) # (CF3_int_bytes_remaining_reg[2])) # (CF3_int_bytes_remaining_reg[3]) ) );


--NE2_burst_bytecount[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] at FF_X39_Y41_N8
--register power-up is low

NE2_burst_bytecount[4] = DFFEAS(NE2L44, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--NE2L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3 at MLABCELL_X39_Y41_N15
NE2L76 = ( NE2_sop_enable & ( NE2_burst_bytecount[4] ) ) # ( !NE2_sop_enable & ( !NC1_h2f_lw_AWLEN[2] $ (((!NC1_h2f_lw_AWLEN[1]) # (!NC1_h2f_lw_AWLEN[0]))) ) );


--CF3L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 at LABCELL_X36_Y40_N39
CF3L50 = ( NC1_h2f_lw_ARLEN[2] & ( (LF2_saved_grant[1] & ((!NC1_h2f_lw_ARLEN[1]) # (!NC1_h2f_lw_ARLEN[0]))) ) ) # ( !NC1_h2f_lw_ARLEN[2] & ( (NC1_h2f_lw_ARLEN[1] & (NC1_h2f_lw_ARLEN[0] & LF2_saved_grant[1])) ) );


--CF3L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 at LABCELL_X40_Y39_N54
CF3L51 = ( CF3L18 & ( (CF3L157Q & (((LF2_saved_grant[0] & NE2L76)) # (CF3L50))) ) ) # ( !CF3L18 & ( (!CF3L157Q) # (((LF2_saved_grant[0] & NE2L76)) # (CF3L50)) ) );


--NE2_burst_bytecount[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] at FF_X39_Y41_N14
--register power-up is low

NE2_burst_bytecount[2] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, NE2L74,  ,  , VCC);


--NE2L74 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 at MLABCELL_X39_Y41_N18
NE2L74 = ( NE2_burst_bytecount[2] & ( (!NE2_sop_enable & NC1_h2f_lw_AWLEN[0]) ) ) # ( !NE2_burst_bytecount[2] & ( (NC1_h2f_lw_AWLEN[0]) # (NE2_sop_enable) ) );


--CF3L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 at MLABCELL_X39_Y41_N27
CF3L46 = ( LF2_saved_grant[0] & ( LF2_saved_grant[1] & ( (!NC1_h2f_lw_ARLEN[0]) # ((!NE2_sop_enable & ((!NC1_h2f_lw_AWLEN[0]))) # (NE2_sop_enable & (NE2_burst_bytecount[2]))) ) ) ) # ( !LF2_saved_grant[0] & ( LF2_saved_grant[1] & ( !NC1_h2f_lw_ARLEN[0] ) ) ) # ( LF2_saved_grant[0] & ( !LF2_saved_grant[1] & ( (!NE2_sop_enable & ((!NC1_h2f_lw_AWLEN[0]))) # (NE2_sop_enable & (NE2_burst_bytecount[2])) ) ) );


--CF3L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 at LABCELL_X40_Y39_N57
CF3L47 = ( CF3L46 & ( (!CF3L191Q $ (!CF3_int_bytes_remaining_reg[2])) # (CF3L157Q) ) ) # ( !CF3L46 & ( (!CF3L157Q & (!CF3L191Q $ (!CF3_int_bytes_remaining_reg[2]))) ) );


--CF3L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 at LABCELL_X40_Y39_N21
CF3L20 = ( CF3L47 & ( !CF3L51 ) );


--CF3L156 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 at LABCELL_X40_Y39_N42
CF3L156 = ( CF3L20 & ( CF3L25 & ( (!CF3L53 & (!CF3L49 & !CF3L55)) ) ) ) # ( CF3L20 & ( !CF3L25 & ( (!CF3L26) # ((!CF3L53 & (!CF3L49 & !CF3L55))) ) ) ) # ( !CF3L20 & ( !CF3L25 & ( !CF3L26 ) ) );


--CF3L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 at MLABCELL_X39_Y41_N54
CF3L43 = ( !NE2_burst_bytecount[3] & ( !NE2_burst_bytecount[2] & ( (!NE2_burst_bytecount[5] & (!NE2_burst_bytecount[4] & (NE2_sop_enable & !NE2_burst_bytecount[6]))) ) ) );


--CF3L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 at MLABCELL_X39_Y39_N42
CF3L44 = ( LF2_saved_grant[0] & ( (CF3L43 & !LF2_saved_grant[1]) ) ) # ( !LF2_saved_grant[0] & ( !LF2_saved_grant[1] ) );


--LF1L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]~0 at LABCELL_X46_Y39_N9
LF1L8 = ( MF2_has_pending_responses & ( (MF2_last_channel[0] & NC1_h2f_lw_ARVALID[0]) ) ) # ( !MF2_has_pending_responses & ( NC1_h2f_lw_ARVALID[0] ) );


--LF1_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress at FF_X34_Y39_N53
--register power-up is low

LF1_packet_in_progress = DFFEAS(LF1L5, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KF2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~3 at LABCELL_X50_Y43_N9
KF2L11 = ( !NC1_h2f_lw_ARADDR[17] & ( (KF2L9 & KF2L8) ) );


--CF2L107 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 at LABCELL_X46_Y39_N6
CF2L107 = ( CF2_out_valid_reg & ( (!CF2_state.ST_COMP_TRANS & (CF2L105)) # (CF2_state.ST_COMP_TRANS & ((!CF2L106))) ) ) # ( !CF2_out_valid_reg & ( (CF2L105 & !CF2_state.ST_COMP_TRANS) ) );


--LF1L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|last_cycle~0 at MLABCELL_X34_Y39_N27
LF1L2 = ( LF1L8 & ( LF1_saved_grant[1] ) );


--LF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|last_cycle~1 at LABCELL_X50_Y43_N18
LF1L3 = ( !NC1_h2f_lw_ARADDR[18] & ( KF2L11 & ( (!NC1_h2f_lw_ARADDR[3] & (LF1L2 & (NC1_h2f_lw_ARADDR[16] & !CF2L107))) ) ) );


--LF1L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]~1 at MLABCELL_X34_Y39_N48
LF1L9 = ( NF2L1 & ( (!LF1_packet_in_progress & (((LF1L8)))) # (LF1_packet_in_progress & ((!LF1L3 & ((LF1_saved_grant[1]))) # (LF1L3 & (LF1L8)))) ) ) # ( !NF2L1 & ( (LF1_packet_in_progress & (!LF1L3 & LF1_saved_grant[1])) ) );


--CF2L113 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 at LABCELL_X37_Y38_N48
CF2L113 = ( MD4L48Q & ( CF2L53Q & ( (CF2_state.ST_COMP_TRANS) # (CF2_in_data_reg[60]) ) ) ) # ( !MD4L48Q & ( CF2L53Q & ( (!CF2_state.ST_COMP_TRANS & (((CF2_in_data_reg[60])))) # (CF2_state.ST_COMP_TRANS & ((!PE2L1) # ((CF2L94Q)))) ) ) ) # ( MD4L48Q & ( !CF2L53Q & ( (CF2_in_data_reg[60] & !CF2_state.ST_COMP_TRANS) ) ) ) # ( !MD4L48Q & ( !CF2L53Q & ( (!CF2_state.ST_COMP_TRANS & (((CF2_in_data_reg[60])))) # (CF2_state.ST_COMP_TRANS & (PE2L1 & (CF2L94Q))) ) ) );


--LF1L29 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_valid~0 at LABCELL_X46_Y39_N3
LF1L29 = ( NC1_h2f_lw_ARVALID[0] & ( (NF2L1 & (LF1_saved_grant[1] & ((!MF2_has_pending_responses) # (MF2_last_channel[0])))) ) );


--CF2_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE at FF_X37_Y38_N59
--register power-up is low

CF2_state.ST_IDLE = DFFEAS(CF2L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 at LABCELL_X37_Y38_N33
CF2L18 = ( LF1_saved_grant[1] & ( (!CF2_state.ST_IDLE) # ((CF2L113 & !CF2L20)) ) );


--CF2L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 at LABCELL_X37_Y38_N30
CF2L19 = ( LF1L29 & ( (!CF1_in_ready_hold & (!CF2L113 & ((CF2_state.ST_COMP_TRANS)))) # (CF1_in_ready_hold & (((CF2_state.ST_COMP_TRANS) # (CF2L18)))) ) ) # ( !LF1L29 & ( (!CF2L113 & CF2_state.ST_COMP_TRANS) ) );


--CF2_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd at LABCELL_X37_Y37_N42
CF2_load_next_out_cmd = ( PE2L1 & ( (!CF2_out_valid_reg) # (!MD4L48Q) ) ) # ( !PE2L1 & ( !CF2_out_valid_reg ) );


--PE2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|cp_ready~1 at LABCELL_X37_Y37_N24
PE2L2 = ( CF2_in_data_reg[60] & ( (SE2_wait_latency_counter[0] & (!SE2_wait_latency_counter[1] & SE1_waitrequest_reset_override)) ) ) # ( !CF2_in_data_reg[60] & ( (!CF2_in_narrow_reg) # ((SE2_wait_latency_counter[0] & (!SE2_wait_latency_counter[1] & SE1_waitrequest_reset_override))) ) );


--CF2L114 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 at LABCELL_X37_Y37_N15
CF2L114 = ( CF2_new_burst_reg & ( (!CF2_in_bytecount_reg_zero & ((!PE2L2) # (MD4L48Q))) ) ) # ( !CF2_new_burst_reg & ( (!CF2_in_bytecount_reg_zero) # ((PE2L2 & !MD4L48Q)) ) );


--CF2L115 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 at LABCELL_X37_Y37_N39
CF2L115 = ( CF2L114 & ( ((LF1L29 & CF1_in_ready_hold)) # (CF2_state.ST_COMP_TRANS) ) ) # ( !CF2L114 & ( (LF1L29 & CF1_in_ready_hold) ) );


--MD4L68 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|write~0 at LABCELL_X43_Y38_N33
MD4L68 = ( CF2_in_data_reg[60] & ( (CF2_out_valid_reg & (SE1_waitrequest_reset_override & !MD4_mem_used[1])) ) );


--MD4L69 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|write~1 at LABCELL_X37_Y37_N36
MD4L69 = ( SE2_wait_latency_counter[0] & ( (MD4L68 & !SE2_wait_latency_counter[1]) ) );


--MD4L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X43_Y38_N0
MD4L47 = ( MD4_mem_used[1] & ( MD4_mem_used[0] & ( (((!NC1_h2f_lw_RREADY[0]) # (MD4L69)) # (BF3L26)) # (MD5_empty) ) ) ) # ( !MD4_mem_used[1] & ( MD4_mem_used[0] & ( (MD4L69 & (((!NC1_h2f_lw_RREADY[0]) # (BF3L26)) # (MD5_empty))) ) ) ) # ( MD4_mem_used[1] & ( !MD4_mem_used[0] & ( !MD4L69 ) ) );


--CF2L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0 at MLABCELL_X34_Y39_N24
CF2L16 = ( LF1L2 & ( (NF2L1 & (CF1_in_ready_hold & !CF2L107)) ) );


--NE2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~0 at LABCELL_X37_Y37_N27
NE2L45 = ( !NC1_h2f_lw_ARSIZE[2] & ( !NC1_h2f_lw_ARSIZE[1] ) );


--SE2L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter~0 at LABCELL_X37_Y37_N54
SE2L11 = ( !SE2_wait_latency_counter[0] & ( (MD4L68 & SE2_wait_latency_counter[1]) ) );


--SE2L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter~1 at LABCELL_X37_Y37_N57
SE2L12 = (MD4L68 & !SE2_wait_latency_counter[0]);


--CF2_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] at FF_X39_Y38_N47
--register power-up is low

CF2_out_uncomp_byte_cnt_reg[3] = DFFEAS(CF2L117, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L121 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 at LABCELL_X37_Y37_N45
CF2L121 = ( PE2L1 & ( (CF2_out_valid_reg & !MD4L48Q) ) );


--CF2_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] at FF_X39_Y38_N50
--register power-up is low

CF2_out_uncomp_byte_cnt_reg[2] = DFFEAS(CF2L116, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] at FF_X39_Y36_N4
--register power-up is low

CF2_out_byte_cnt_reg[2] = DFFEAS(CF2L124, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L117 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1 at MLABCELL_X39_Y38_N45
CF2L117 = ( CF2_out_uncomp_byte_cnt_reg[2] & ( (!CF2L121 & (((CF2_out_uncomp_byte_cnt_reg[3])))) # (CF2L121 & ((!CF2L135Q & ((CF2_out_uncomp_byte_cnt_reg[3]))) # (CF2L135Q & (!CF2_out_byte_cnt_reg[2])))) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[2] & ( (!CF2L121 & (((CF2_out_uncomp_byte_cnt_reg[3])))) # (CF2L121 & ((!CF2L135Q & ((!CF2_out_uncomp_byte_cnt_reg[3]))) # (CF2L135Q & (!CF2_out_byte_cnt_reg[2])))) ) );


--CF2_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] at FF_X39_Y38_N20
--register power-up is low

CF2_out_uncomp_byte_cnt_reg[4] = DFFEAS(CF2L118, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L118 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 at MLABCELL_X39_Y38_N18
CF2L118 = ( CF2_out_uncomp_byte_cnt_reg[4] & ( CF2_out_uncomp_byte_cnt_reg[2] & ( (!CF2_state.ST_UNCOMP_TRANS) # ((!CF2L121) # (!CF2_out_byte_cnt_reg[2])) ) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[4] & ( CF2_out_uncomp_byte_cnt_reg[2] & ( (CF2_state.ST_UNCOMP_TRANS & (CF2L121 & !CF2_out_byte_cnt_reg[2])) ) ) ) # ( CF2_out_uncomp_byte_cnt_reg[4] & ( !CF2_out_uncomp_byte_cnt_reg[2] & ( (!CF2L121) # ((!CF2_state.ST_UNCOMP_TRANS & (CF2_out_uncomp_byte_cnt_reg[3])) # (CF2_state.ST_UNCOMP_TRANS & ((!CF2_out_byte_cnt_reg[2])))) ) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[4] & ( !CF2_out_uncomp_byte_cnt_reg[2] & ( (CF2L121 & ((!CF2_state.ST_UNCOMP_TRANS & (!CF2_out_uncomp_byte_cnt_reg[3])) # (CF2_state.ST_UNCOMP_TRANS & ((!CF2_out_byte_cnt_reg[2]))))) ) ) );


--CF2_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] at FF_X39_Y38_N25
--register power-up is low

CF2_out_uncomp_byte_cnt_reg[6] = DFFEAS(CF2L120, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] at FF_X39_Y38_N53
--register power-up is low

CF2_out_uncomp_byte_cnt_reg[5] = DFFEAS(CF2L119, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 at MLABCELL_X39_Y38_N42
CF2L15 = ( !CF2_out_uncomp_byte_cnt_reg[2] & ( (CF2L121 & (!CF2_out_uncomp_byte_cnt_reg[4] & !CF2_out_uncomp_byte_cnt_reg[3])) ) );


--CF2L120 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 at MLABCELL_X39_Y38_N24
CF2L120 = ( CF2_out_uncomp_byte_cnt_reg[6] & ( CF2L15 & ( (!CF2L135Q & (CF2_out_uncomp_byte_cnt_reg[5])) # (CF2L135Q & (((!CF2L121) # (!CF2_out_byte_cnt_reg[2])))) ) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[6] & ( CF2L15 & ( (!CF2L135Q & (!CF2_out_uncomp_byte_cnt_reg[5])) # (CF2L135Q & (((CF2L121 & !CF2_out_byte_cnt_reg[2])))) ) ) ) # ( CF2_out_uncomp_byte_cnt_reg[6] & ( !CF2L15 & ( (!CF2L135Q) # ((!CF2L121) # (!CF2_out_byte_cnt_reg[2])) ) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[6] & ( !CF2L15 & ( (CF2L135Q & (CF2L121 & !CF2_out_byte_cnt_reg[2])) ) ) );


--CF2L119 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4 at MLABCELL_X39_Y38_N51
CF2L119 = ( CF2L121 & ( (!CF2_state.ST_UNCOMP_TRANS & ((!CF2L15 $ (!CF2_out_uncomp_byte_cnt_reg[5])))) # (CF2_state.ST_UNCOMP_TRANS & (!CF2_out_byte_cnt_reg[2])) ) ) # ( !CF2L121 & ( !CF2_out_uncomp_byte_cnt_reg[5] $ (((!CF2L15) # (CF2_state.ST_UNCOMP_TRANS))) ) );


--CF2L116 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 at MLABCELL_X39_Y38_N48
CF2L116 = ( CF2L121 & ( (!CF2_state.ST_UNCOMP_TRANS & ((!CF2_out_uncomp_byte_cnt_reg[2]))) # (CF2_state.ST_UNCOMP_TRANS & (!CF2_out_byte_cnt_reg[2])) ) ) # ( !CF2L121 & ( CF2_out_uncomp_byte_cnt_reg[2] ) );


--CF2_WideNor1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 at MLABCELL_X39_Y38_N30
CF2_WideNor1 = ( !CF2L118 & ( (!CF2L120 & (!CF2L116 & (!CF2L119 & !CF2L117))) ) );


--CF2L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 at MLABCELL_X39_Y38_N36
CF2L21 = ( CF2_WideNor1 & ( (!CF2L113 & !CF2L20) ) );


--CF2L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 at MLABCELL_X39_Y38_N39
CF2L22 = ( !CF2_WideNor1 & ( (!CF2L113 & !CF2L20) ) );


--CF2_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] at FF_X37_Y38_N2
--register power-up is low

CF2_int_bytes_remaining_reg[5] = DFFEAS(CF2L37, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] at FF_X37_Y38_N44
--register power-up is low

CF2_int_bytes_remaining_reg[4] = DFFEAS(CF2L36, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] at FF_X37_Y38_N38
--register power-up is low

CF2_int_bytes_remaining_reg[3] = DFFEAS(CF2L32, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] at FF_X37_Y38_N5
--register power-up is low

CF2_int_bytes_remaining_reg[2] = DFFEAS(CF2L31, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 at LABCELL_X37_Y38_N12
CF2L13 = ( !CF2_int_bytes_remaining_reg[3] & ( (!CF2_int_bytes_remaining_reg[4] & (CF2_out_byte_cnt_reg[2] & !CF2_int_bytes_remaining_reg[2])) ) );


--CF2L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0 at LABCELL_X37_Y38_N0
CF2L37 = ( CF2L13 & ( (!CF2L94Q & (((!CF2_int_bytes_remaining_reg[5])))) # (CF2L94Q & (LF1_saved_grant[1] & (NE2L4))) ) ) # ( !CF2L13 & ( (!CF2L94Q & (((CF2_int_bytes_remaining_reg[5])))) # (CF2L94Q & (LF1_saved_grant[1] & (NE2L4))) ) );


--CF2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 at LABCELL_X37_Y38_N15
CF2L14 = ( CF2_int_bytes_remaining_reg[3] & ( !CF2_int_bytes_remaining_reg[4] ) ) # ( !CF2_int_bytes_remaining_reg[3] & ( !CF2_int_bytes_remaining_reg[4] $ (((CF2_out_byte_cnt_reg[2] & !CF2_int_bytes_remaining_reg[2]))) ) );


--CF2L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 at LABCELL_X37_Y38_N42
CF2L36 = ( LF1_saved_grant[1] & ( NC1_h2f_lw_ARLEN[1] & ( (!CF2L94Q & (((!CF2L14)))) # (CF2L94Q & (!NC1_h2f_lw_ARLEN[2] $ (((!NC1_h2f_lw_ARLEN[0]))))) ) ) ) # ( !LF1_saved_grant[1] & ( NC1_h2f_lw_ARLEN[1] & ( (!CF2L14 & !CF2L94Q) ) ) ) # ( LF1_saved_grant[1] & ( !NC1_h2f_lw_ARLEN[1] & ( (!CF2L94Q & ((!CF2L14))) # (CF2L94Q & (NC1_h2f_lw_ARLEN[2])) ) ) ) # ( !LF1_saved_grant[1] & ( !NC1_h2f_lw_ARLEN[1] & ( (!CF2L14 & !CF2L94Q) ) ) );


--CF2L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~2 at LABCELL_X37_Y38_N3
CF2L31 = ( CF2_out_byte_cnt_reg[2] & ( (!CF2L94Q & (((!CF2_int_bytes_remaining_reg[2])))) # (CF2L94Q & (LF1_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0]))) ) ) # ( !CF2_out_byte_cnt_reg[2] & ( (!CF2L94Q & (((CF2_int_bytes_remaining_reg[2])))) # (CF2L94Q & (LF1_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0]))) ) );


--CF2_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] at FF_X37_Y38_N20
--register power-up is low

CF2_int_bytes_remaining_reg[6] = DFFEAS(CF2L38, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 at LABCELL_X37_Y38_N18
CF2L38 = ( CF2_int_bytes_remaining_reg[6] & ( CF2L13 & ( (!CF2L94Q & (((CF2_int_bytes_remaining_reg[5])))) # (CF2L94Q & (LF1_saved_grant[1] & ((NE2L3)))) ) ) ) # ( !CF2_int_bytes_remaining_reg[6] & ( CF2L13 & ( (!CF2L94Q & (((!CF2_int_bytes_remaining_reg[5])))) # (CF2L94Q & (LF1_saved_grant[1] & ((NE2L3)))) ) ) ) # ( CF2_int_bytes_remaining_reg[6] & ( !CF2L13 & ( (!CF2L94Q) # ((LF1_saved_grant[1] & NE2L3)) ) ) ) # ( !CF2_int_bytes_remaining_reg[6] & ( !CF2L13 & ( (LF1_saved_grant[1] & (CF2L94Q & NE2L3)) ) ) );


--CF2L93 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 at LABCELL_X37_Y38_N6
CF2L93 = ( !CF2L32 & ( CF2L19 & ( (!CF2L37 & (!CF2L36 & (!CF2L38 & CF2L31))) ) ) ) # ( CF2L32 & ( !CF2L19 ) ) # ( !CF2L32 & ( !CF2L19 ) );


--YE4_top_priority_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X45_Y40_N19
--register power-up is low

YE4_top_priority_reg[1] = DFFEAS(YE4L2, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , YE4L7,  ,  ,  ,  );


--YE4_top_priority_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X45_Y40_N1
--register power-up is low

YE4_top_priority_reg[0] = DFFEAS(YE4L8, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , YE4L7,  ,  ,  ,  );


--KF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux|src2_valid~0 at LABCELL_X45_Y42_N9
KF1L4 = ( MF1_has_pending_responses & ( (NC1_h2f_lw_AWVALID[0] & (NC1_h2f_lw_WVALID[0] & MF1_last_dest_id[0])) ) ) # ( !MF1_has_pending_responses & ( (NC1_h2f_lw_AWVALID[0] & NC1_h2f_lw_WVALID[0]) ) );


--KF2L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src2_valid~0 at LABCELL_X50_Y43_N0
KF2L13 = ( MF2L7Q & ( (MF2_last_channel[2] & (NF2L3 & NC1_h2f_lw_ARVALID[0])) ) ) # ( !MF2L7Q & ( (NF2L3 & NC1_h2f_lw_ARVALID[0]) ) );


--YE4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~0 at LABCELL_X45_Y40_N12
YE4L3 = ( YE4_top_priority_reg[0] & ( YE4_top_priority_reg[1] & ( KF2L13 ) ) ) # ( !YE4_top_priority_reg[0] & ( YE4_top_priority_reg[1] & ( KF2L13 ) ) ) # ( !YE4_top_priority_reg[0] & ( !YE4_top_priority_reg[1] & ( (KF2L13 & ((!KF1L4) # ((NF1L8 & NF1L7)))) ) ) );


--LF3L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_valid~0 at LABCELL_X50_Y43_N54
LF3L33 = ( NF2L3 & ( (LF3_saved_grant[1] & (NC1_h2f_lw_ARVALID[0] & ((!MF2L7Q) # (MF2_last_channel[2])))) ) );


--LF3L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_valid~1 at LABCELL_X45_Y40_N39
LF3L34 = ( LF3_saved_grant[0] & ( NF1L8 & ( (KF1L4 & !NF1L7) ) ) ) # ( LF3_saved_grant[0] & ( !NF1L8 & ( KF1L4 ) ) );


--LF3_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_payload[0] at LABCELL_X40_Y40_N54
LF3_src_payload[0] = ((NC1_h2f_lw_WLAST[0] & LF3_saved_grant[0])) # (LF3_saved_grant[1]);


--LF3_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress at FF_X45_Y40_N32
--register power-up is low

LF3_packet_in_progress = DFFEAS(LF3L3, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--LF3L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0 at LABCELL_X45_Y40_N24
LF3L35 = ( CF4L146 & ( LF3L34 & ( LF3_src_payload[0] ) ) ) # ( !CF4L146 & ( LF3L34 & ( (CF4L145 & LF3_src_payload[0]) ) ) ) # ( CF4L146 & ( !LF3L34 & ( (!LF3L33 & ((!LF3_packet_in_progress))) # (LF3L33 & (LF3_src_payload[0])) ) ) ) # ( !CF4L146 & ( !LF3L34 & ( (!LF3L33 & (((!LF3_packet_in_progress)))) # (LF3L33 & (CF4L145 & (LF3_src_payload[0]))) ) ) );


--CF4_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE at FF_X40_Y40_N38
--register power-up is low

CF4_state.ST_IDLE = DFFEAS(CF4L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_in_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid at LABCELL_X42_Y40_N30
CF4_in_valid = ( NF1L8 & ( NF1L7 & ( (LF3L33 & CF1_in_ready_hold) ) ) ) # ( !NF1L8 & ( NF1L7 & ( (CF1_in_ready_hold & (((KF1L4 & LF3_saved_grant[0])) # (LF3L33))) ) ) ) # ( NF1L8 & ( !NF1L7 & ( (CF1_in_ready_hold & (((KF1L4 & LF3_saved_grant[0])) # (LF3L33))) ) ) ) # ( !NF1L8 & ( !NF1L7 & ( (CF1_in_ready_hold & (((KF1L4 & LF3_saved_grant[0])) # (LF3L33))) ) ) );


--CF4L148 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 at LABCELL_X43_Y40_N18
CF4L148 = ( CF4_in_bytecount_reg_zero & ( (!CF4_state.ST_COMP_TRANS & (((CF4_in_eop_reg)))) # (CF4_state.ST_COMP_TRANS & ((!MD8L78) # ((CF4L128Q)))) ) ) # ( !CF4_in_bytecount_reg_zero & ( (!CF4_state.ST_COMP_TRANS & (((CF4_in_eop_reg)))) # (CF4_state.ST_COMP_TRANS & (MD8L78 & ((CF4L128Q)))) ) );


--CF4L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 at LABCELL_X43_Y40_N15
CF4L27 = ( CF4L148 & ( (CF4L174Q) # (CF4_state.ST_UNCOMP_TRANS) ) );


--CF4L28 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 at LABCELL_X45_Y42_N39
CF4L28 = ( !LF3_saved_grant[1] & ( LF3_saved_grant[0] ) );


--CF4_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd at LABCELL_X43_Y40_N21
CF4_load_next_out_cmd = ( CF4_out_valid_reg & ( MD8L78 ) ) # ( !CF4_out_valid_reg );


--PE4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|cp_ready~0 at LABCELL_X46_Y41_N12
PE4L3 = ( !CF4_in_narrow_reg & ( (!CF4_in_byteen_reg[2] & (!CF4_in_byteen_reg[1] & (!CF4_in_byteen_reg[3] & !CF4_in_byteen_reg[0]))) ) );


--PE4L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|cp_ready~1 at LABCELL_X46_Y36_N18
PE4L4 = ( SE1_waitrequest_reset_override & ( (!SE4_wait_latency_counter[1] & (!PE4_local_write $ (!SE4_wait_latency_counter[0]))) ) );


--CF4L149 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 at LABCELL_X43_Y40_N12
CF4L149 = ( CF4_in_bytecount_reg_zero & ( (!CF4L128Q & (!MD8L52Q & ((PE4L3) # (PE4L4)))) ) ) # ( !CF4_in_bytecount_reg_zero & ( (!CF4L128Q) # (((!PE4L4 & !PE4L3)) # (MD8L52Q)) ) );


--CF4L150 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 at LABCELL_X43_Y40_N3
CF4L150 = ( LF3L33 & ( ((CF4_state.ST_COMP_TRANS & CF4L149)) # (CF1_in_ready_hold) ) ) # ( !LF3L33 & ( (!CF4_state.ST_COMP_TRANS & (CF1_in_ready_hold & ((LF3L34)))) # (CF4_state.ST_COMP_TRANS & (((CF1_in_ready_hold & LF3L34)) # (CF4L149))) ) );


--CF4_in_data_reg[60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] at FF_X46_Y36_N59
--register power-up is low

CF4_in_data_reg[60] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd, LF3_saved_grant[1],  ,  , VCC);


--MD8L79 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|write~1 at LABCELL_X43_Y40_N24
MD8L79 = ( CF4L148 & ( (MD8L78 & (CF4_out_valid_reg & ((CF4_in_data_reg[60]) # (CF4_in_data_reg[59])))) ) ) # ( !CF4L148 & ( (MD8L78 & (CF4_out_valid_reg & CF4_in_data_reg[60])) ) );


--QF3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|WideOr0~0 at LABCELL_X46_Y36_N3
QF3L1 = (!MD8_mem[0][59] & (((NC1_h2f_lw_RREADY[0])))) # (MD8_mem[0][59] & ((!MD8_mem[0][57] & ((NC1_h2f_lw_BREADY[0]))) # (MD8_mem[0][57] & (NC1_h2f_lw_RREADY[0]))));


--MD8L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|read~0 at LABCELL_X46_Y36_N9
MD8L77 = ( PE4L2 & ( QF3L1 ) );


--MD8L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X47_Y41_N3
MD8L51 = ( MD8L49Q & ( (!MD8L79 & (MD8_mem_used[1] & ((!MD8L77) # (BF5L25)))) # (MD8L79 & (((!MD8L77) # (MD8_mem_used[1])) # (BF5L25))) ) ) # ( !MD8L49Q & ( (MD8_mem_used[1] & (!MD8L79 $ (((!BF5L25 & MD8L77))))) ) );


--LF3_src_data[78] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[78] at LABCELL_X46_Y41_N3
LF3_src_data[78] = ( LF3_saved_grant[0] & ( NC1_h2f_lw_AWSIZE[1] ) ) # ( !LF3_saved_grant[0] & ( NC1_h2f_lw_AWSIZE[1] & ( (LF3_saved_grant[1] & NC1_h2f_lw_ARSIZE[1]) ) ) ) # ( LF3_saved_grant[0] & ( !NC1_h2f_lw_AWSIZE[1] & ( (LF3_saved_grant[1] & NC1_h2f_lw_ARSIZE[1]) ) ) ) # ( !LF3_saved_grant[0] & ( !NC1_h2f_lw_AWSIZE[1] & ( (LF3_saved_grant[1] & NC1_h2f_lw_ARSIZE[1]) ) ) );


--LF3_src_data[79] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[79] at LABCELL_X43_Y39_N39
LF3_src_data[79] = ( LF3_saved_grant[1] & ( ((NC1_h2f_lw_AWSIZE[2] & LF3_saved_grant[0])) # (NC1_h2f_lw_ARSIZE[2]) ) ) # ( !LF3_saved_grant[1] & ( (NC1_h2f_lw_AWSIZE[2] & LF3_saved_grant[0]) ) );


--CF4L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 at LABCELL_X46_Y41_N15
CF4L21 = ( !LF3_src_data[79] & ( !LF3_src_data[78] ) );


--CF4_NON_PIPELINED_INPUTS.load_next_cmd is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd at LABCELL_X45_Y40_N57
CF4_NON_PIPELINED_INPUTS.load_next_cmd = ( LF3L34 & ( (CF1_in_ready_hold & ((CF4L146) # (CF4L145))) ) ) # ( !LF3L34 & ( (CF1_in_ready_hold & (LF3L33 & ((CF4L146) # (CF4L145)))) ) );


--LF3_src_data[35] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[35] at LABCELL_X46_Y41_N33
LF3_src_data[35] = ( LF3_saved_grant[1] ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_WSTRB[3]) ) );


--LF3_src_data[34] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[34] at LABCELL_X46_Y41_N36
LF3_src_data[34] = ( LF3_saved_grant[1] ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_WSTRB[2]) ) );


--LF3_src_data[33] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[33] at LABCELL_X46_Y41_N30
LF3_src_data[33] = ( LF3_saved_grant[1] ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_WSTRB[1]) ) );


--LF3_src_data[32] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[32] at LABCELL_X46_Y41_N39
LF3_src_data[32] = ( LF3_saved_grant[1] ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_WSTRB[0]) ) );


--PE4_m0_write is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|m0_write at LABCELL_X46_Y36_N21
PE4_m0_write = (PE4_local_write & (!MD8L52Q & PE4L1));


--SE4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg~0 at LABCELL_X46_Y36_N57
SE4L14 = ( !MD8L52Q & ( (CF4_out_valid_reg & (PE4L1 & CF4_in_data_reg[60])) ) );


--SE4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter[1]~0 at LABCELL_X46_Y36_N30
SE4L19 = ( SE4_wait_latency_counter[1] & ( (SE1_waitrequest_reset_override & ((PE4_m0_write) # (SE4L14))) ) ) # ( !SE4_wait_latency_counter[1] & ( (SE1_waitrequest_reset_override & ((!SE4_wait_latency_counter[0] & (SE4L14 & !PE4_m0_write)) # (SE4_wait_latency_counter[0] & ((PE4_m0_write))))) ) );


--SE4L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter~1 at LABCELL_X46_Y36_N48
SE4L20 = ( SE4L19 & ( !SE4_wait_latency_counter[0] $ (!SE4_wait_latency_counter[1]) ) );


--SE4L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|wait_latency_counter~2 at LABCELL_X46_Y36_N51
SE4L21 = ( SE4L19 & ( !SE4_wait_latency_counter[0] ) );


--CF4L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 at LABCELL_X43_Y36_N45
CF4L41 = ( CF4_state.ST_UNCOMP_TRANS & ( !CF4L148 ) ) # ( !CF4_state.ST_UNCOMP_TRANS & ( (!CF4L148 & CF4_state.ST_UNCOMP_WR_SUBBURST) ) );


--CF4_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] at FF_X42_Y39_N56
--register power-up is low

CF4_out_byte_cnt_reg[2] = DFFEAS(CF4L160, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_out_uncomp_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] at FF_X43_Y36_N14
--register power-up is low

CF4_out_uncomp_byte_cnt_reg[4] = DFFEAS(CF4L153, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_out_uncomp_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] at FF_X43_Y36_N23
--register power-up is low

CF4_out_uncomp_byte_cnt_reg[3] = DFFEAS(CF4L152, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L156 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 at LABCELL_X43_Y36_N39
CF4L156 = (MD8L78 & CF4_out_valid_reg);


--CF4_out_uncomp_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] at FF_X43_Y36_N50
--register power-up is low

CF4_out_uncomp_byte_cnt_reg[2] = DFFEAS(CF4L151, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L153 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 at LABCELL_X43_Y36_N12
CF4L153 = ( CF4_out_uncomp_byte_cnt_reg[4] & ( CF4L156 & ( (!CF4_state.ST_UNCOMP_TRANS & (((CF4_out_uncomp_byte_cnt_reg[3])) # (CF4_out_uncomp_byte_cnt_reg[2]))) # (CF4_state.ST_UNCOMP_TRANS & (((!CF4L159Q)))) ) ) ) # ( !CF4_out_uncomp_byte_cnt_reg[4] & ( CF4L156 & ( (!CF4_state.ST_UNCOMP_TRANS & (!CF4_out_uncomp_byte_cnt_reg[2] & (!CF4_out_uncomp_byte_cnt_reg[3]))) # (CF4_state.ST_UNCOMP_TRANS & (((!CF4L159Q)))) ) ) ) # ( CF4_out_uncomp_byte_cnt_reg[4] & ( !CF4L156 ) );


--CF4L152 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 at LABCELL_X43_Y36_N21
CF4L152 = ( CF4_state.ST_UNCOMP_TRANS & ( (!CF4L156 & ((CF4_out_uncomp_byte_cnt_reg[3]))) # (CF4L156 & (!CF4L159Q)) ) ) # ( !CF4_state.ST_UNCOMP_TRANS & ( !CF4_out_uncomp_byte_cnt_reg[3] $ (((!CF4L156) # (CF4_out_uncomp_byte_cnt_reg[2]))) ) );


--CF4_out_uncomp_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] at FF_X43_Y36_N53
--register power-up is low

CF4_out_uncomp_byte_cnt_reg[5] = DFFEAS(CF4L154, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 at LABCELL_X43_Y36_N18
CF4L19 = ( !CF4_out_uncomp_byte_cnt_reg[4] & ( (!CF4_out_uncomp_byte_cnt_reg[2] & (CF4L156 & !CF4_out_uncomp_byte_cnt_reg[3])) ) );


--CF4L154 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 at LABCELL_X43_Y36_N51
CF4L154 = ( CF4L156 & ( (!CF4_state.ST_UNCOMP_TRANS & ((!CF4L19 $ (!CF4_out_uncomp_byte_cnt_reg[5])))) # (CF4_state.ST_UNCOMP_TRANS & (!CF4L159Q)) ) ) # ( !CF4L156 & ( !CF4_out_uncomp_byte_cnt_reg[5] $ (((!CF4L19) # (CF4_state.ST_UNCOMP_TRANS))) ) );


--CF4L151 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 at LABCELL_X43_Y36_N48
CF4L151 = ( CF4L156 & ( (!CF4_state.ST_UNCOMP_TRANS & ((!CF4_out_uncomp_byte_cnt_reg[2]))) # (CF4_state.ST_UNCOMP_TRANS & (!CF4L159Q)) ) ) # ( !CF4L156 & ( CF4_out_uncomp_byte_cnt_reg[2] ) );


--CF4_out_uncomp_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] at FF_X43_Y36_N31
--register power-up is low

CF4_out_uncomp_byte_cnt_reg[6] = DFFEAS(CF4L155, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L155 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 at LABCELL_X43_Y36_N30
CF4L155 = ( CF4_out_uncomp_byte_cnt_reg[6] & ( CF4L156 & ( (!CF4_state.ST_UNCOMP_TRANS & (((!CF4L19)) # (CF4_out_uncomp_byte_cnt_reg[5]))) # (CF4_state.ST_UNCOMP_TRANS & (((!CF4L159Q)))) ) ) ) # ( !CF4_out_uncomp_byte_cnt_reg[6] & ( CF4L156 & ( (!CF4_state.ST_UNCOMP_TRANS & (!CF4_out_uncomp_byte_cnt_reg[5] & (CF4L19))) # (CF4_state.ST_UNCOMP_TRANS & (((!CF4L159Q)))) ) ) ) # ( CF4_out_uncomp_byte_cnt_reg[6] & ( !CF4L156 & ( ((!CF4L19) # (CF4_state.ST_UNCOMP_TRANS)) # (CF4_out_uncomp_byte_cnt_reg[5]) ) ) ) # ( !CF4_out_uncomp_byte_cnt_reg[6] & ( !CF4L156 & ( (!CF4_out_uncomp_byte_cnt_reg[5] & (CF4L19 & !CF4_state.ST_UNCOMP_TRANS)) ) ) );


--CF4_WideOr0 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 at LABCELL_X43_Y36_N42
CF4_WideOr0 = ( CF4L151 ) # ( !CF4L151 & ( (((CF4L153) # (CF4L152)) # (CF4L155)) # (CF4L154) ) );


--CF4L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 at LABCELL_X43_Y40_N0
CF4L35 = ( CF4L148 & ( (!CF4_state.ST_COMP_TRANS & (CF4L171Q & !CF4L174Q)) ) ) # ( !CF4L148 & ( CF4L171Q ) );


--CF4L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 at LABCELL_X42_Y40_N24
CF4L36 = ( CF1_in_ready_hold & ( LF3_saved_grant[0] & ( (KF1L4 & (!CF4L35 & ((!NF1L8) # (!NF1L7)))) ) ) );


--CF4L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 at LABCELL_X43_Y36_N36
CF4L42 = ( CF4_WideOr0 & ( CF4L41 ) );


--CF4_int_bytes_remaining_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] at FF_X42_Y39_N49
--register power-up is low

CF4_int_bytes_remaining_reg[5] = DFFEAS(CF4L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_bytes_remaining_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] at FF_X42_Y39_N44
--register power-up is low

CF4_int_bytes_remaining_reg[4] = DFFEAS(CF4L56, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_bytes_remaining_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] at FF_X42_Y39_N17
--register power-up is low

CF4_int_bytes_remaining_reg[3] = DFFEAS(CF4L54, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_bytes_remaining_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] at FF_X42_Y39_N47
--register power-up is low

CF4_int_bytes_remaining_reg[2] = DFFEAS(CF4L52, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 at LABCELL_X42_Y39_N12
CF4L17 = ( !CF4_int_bytes_remaining_reg[3] & ( (CF4_out_byte_cnt_reg[2] & (!CF4_int_bytes_remaining_reg[2] & !CF4_int_bytes_remaining_reg[4])) ) );


--CF4L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0 at MLABCELL_X39_Y41_N48
CF4L57 = ( LF3_saved_grant[0] & ( ((NE2L4 & LF3_saved_grant[1])) # (NE2L77) ) ) # ( !LF3_saved_grant[0] & ( (NE2L4 & LF3_saved_grant[1]) ) );


--CF4L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 at LABCELL_X42_Y39_N48
CF4L58 = ( CF4_new_burst_reg & ( CF4L57 ) ) # ( !CF4_new_burst_reg & ( !CF4L17 $ (!CF4_int_bytes_remaining_reg[5]) ) );


--CF4L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2 at LABCELL_X42_Y39_N30
CF4L53 = ( NE2L75 & ( ((LF3_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0] $ (!NC1_h2f_lw_ARLEN[1])))) # (LF3_saved_grant[0]) ) ) # ( !NE2L75 & ( (LF3_saved_grant[1] & (!NC1_h2f_lw_ARLEN[0] $ (!NC1_h2f_lw_ARLEN[1]))) ) );


--CF4L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 at LABCELL_X42_Y39_N15
CF4L54 = ( CF4_new_burst_reg & ( CF4L53 ) ) # ( !CF4_new_burst_reg & ( !CF4_int_bytes_remaining_reg[3] $ (((!CF4_out_byte_cnt_reg[2]) # (CF4_int_bytes_remaining_reg[2]))) ) );


--CF4_int_bytes_remaining_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] at FF_X42_Y39_N53
--register power-up is low

CF4_int_bytes_remaining_reg[6] = DFFEAS(CF4L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4 at MLABCELL_X39_Y41_N36
CF4L59 = ( NE2L3 & ( ((NE2L78 & LF3_saved_grant[0])) # (LF3_saved_grant[1]) ) ) # ( !NE2L3 & ( (NE2L78 & LF3_saved_grant[0]) ) );


--CF4L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5 at LABCELL_X42_Y39_N51
CF4L60 = ( CF4_new_burst_reg & ( CF4L59 ) ) # ( !CF4_new_burst_reg & ( !CF4_int_bytes_remaining_reg[6] $ (((!CF4L17) # (CF4_int_bytes_remaining_reg[5]))) ) );


--CF4L29 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 at LABCELL_X45_Y40_N42
CF4L29 = ( CF1_in_ready_hold & ( LF3L34 & ( (LF3_saved_grant[1] & ((!CF4L171Q) # (CF4L27))) ) ) ) # ( CF1_in_ready_hold & ( !LF3L34 & ( (LF3_saved_grant[1] & (LF3L33 & ((!CF4L171Q) # (CF4L27)))) ) ) );


--CF4L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 at LABCELL_X45_Y40_N48
CF4L30 = ( LF3L33 & ( CF4L28 & ( (CF4L169Q & !CF4L148) ) ) ) # ( !LF3L33 & ( CF4L28 & ( (CF4L169Q & !CF4L148) ) ) ) # ( LF3L33 & ( !CF4L28 & ( (CF4L169Q & ((!CF4L148) # (CF1_in_ready_hold))) ) ) ) # ( !LF3L33 & ( !CF4L28 & ( (CF4L169Q & ((!CF4L148) # ((CF1_in_ready_hold & LF3L34)))) ) ) );


--CF4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 at LABCELL_X42_Y39_N24
CF4L18 = !CF4_int_bytes_remaining_reg[4] $ (((!CF4_int_bytes_remaining_reg[3] & (CF4L159Q & !CF4_int_bytes_remaining_reg[2]))));


--CF4L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 at LABCELL_X50_Y43_N57
CF4L55 = ( NC1_h2f_lw_ARLEN[2] & ( (LF3_saved_grant[1] & ((!NC1_h2f_lw_ARLEN[1]) # (!NC1_h2f_lw_ARLEN[0]))) ) ) # ( !NC1_h2f_lw_ARLEN[2] & ( (LF3_saved_grant[1] & (NC1_h2f_lw_ARLEN[1] & NC1_h2f_lw_ARLEN[0])) ) );


--CF4L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 at LABCELL_X42_Y39_N42
CF4L56 = ( CF4L18 & ( (CF4_new_burst_reg & (((LF3_saved_grant[0] & NE2L76)) # (CF4L55))) ) ) # ( !CF4L18 & ( (!CF4_new_burst_reg) # (((LF3_saved_grant[0] & NE2L76)) # (CF4L55)) ) );


--CF4L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 at MLABCELL_X39_Y41_N24
CF4L51 = ( LF3_saved_grant[0] & ( LF3_saved_grant[1] & ( (!NC1_h2f_lw_ARLEN[0]) # ((!NE2_sop_enable & ((!NC1_h2f_lw_AWLEN[0]))) # (NE2_sop_enable & (NE2_burst_bytecount[2]))) ) ) ) # ( !LF3_saved_grant[0] & ( LF3_saved_grant[1] & ( !NC1_h2f_lw_ARLEN[0] ) ) ) # ( LF3_saved_grant[0] & ( !LF3_saved_grant[1] & ( (!NE2_sop_enable & ((!NC1_h2f_lw_AWLEN[0]))) # (NE2_sop_enable & (NE2_burst_bytecount[2])) ) ) );


--CF4L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 at LABCELL_X42_Y39_N45
CF4L52 = ( CF4L159Q & ( (!CF4_new_burst_reg & ((!CF4_int_bytes_remaining_reg[2]))) # (CF4_new_burst_reg & (CF4L51)) ) ) # ( !CF4L159Q & ( (!CF4_new_burst_reg & ((CF4_int_bytes_remaining_reg[2]))) # (CF4_new_burst_reg & (CF4L51)) ) );


--CF4L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 at LABCELL_X42_Y39_N27
CF4L20 = ( !CF4L56 & ( CF4L52 ) );


--CF4L127 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 at LABCELL_X42_Y39_N18
CF4L127 = ( CF4L20 & ( CF4L58 & ( (!CF4L30 & !CF4L29) ) ) ) # ( !CF4L20 & ( CF4L58 & ( (!CF4L30 & !CF4L29) ) ) ) # ( CF4L20 & ( !CF4L58 & ( (!CF4L30 & ((!CF4L29) # ((!CF4L54 & !CF4L60)))) # (CF4L30 & (!CF4L54 & (!CF4L60))) ) ) ) # ( !CF4L20 & ( !CF4L58 & ( (!CF4L30 & !CF4L29) ) ) );


--CF4L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 at LABCELL_X42_Y39_N3
CF4L48 = ( CF3L43 & ( !LF3_saved_grant[1] ) ) # ( !CF3L43 & ( (!LF3_saved_grant[1] & !LF3_saved_grant[0]) ) );


--YE3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1 at LABCELL_X42_Y40_N0
YE3L2 = ( YE3_top_priority_reg[1] & ( YE3_top_priority_reg[0] & ( (NF1L7 & (KF1L3 & (!KF2L10 & NF1L8))) ) ) ) # ( YE3_top_priority_reg[1] & ( !YE3_top_priority_reg[0] & ( (NF1L7 & (KF1L3 & NF1L8)) ) ) ) # ( !YE3_top_priority_reg[1] & ( !YE3_top_priority_reg[0] & ( (NF1L7 & (KF1L3 & NF1L8)) ) ) );


--AF4L160 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[8]~2 at MLABCELL_X39_Y42_N30
AF4L160 = (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[8]))) # (NE2_sop_enable & (AF4L135Q));


--AF4L159 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[7]~3 at MLABCELL_X39_Y42_N27
AF4L159 = (!NE2_sop_enable & ((NC1_h2f_lw_AWADDR[7]))) # (NE2_sop_enable & (AF4L132Q));


--AF4L167 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[15]~4 at LABCELL_X40_Y41_N3
AF4L167 = ( NC1_h2f_lw_AWADDR[15] & ( (!NE2_sop_enable) # (AF4_address_burst[15]) ) ) # ( !NC1_h2f_lw_AWADDR[15] & ( (NE2_sop_enable & AF4_address_burst[15]) ) );


--AF4L161 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[9]~5 at MLABCELL_X39_Y42_N12
AF4L161 = ( AF4L138Q & ( (NC1_h2f_lw_AWADDR[9]) # (NE2_sop_enable) ) ) # ( !AF4L138Q & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[9]) ) );


--AF4L169 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[17]~6 at LABCELL_X40_Y41_N18
AF4L169 = ( AF4_address_burst[17] & ( (NC1_h2f_lw_AWADDR[17]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[17] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[17]) ) );


--AF4L168 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[16]~7 at LABCELL_X40_Y41_N21
AF4L168 = ( AF4L147Q & ( (NC1_h2f_lw_AWADDR[16]) # (NE2_sop_enable) ) ) # ( !AF4L147Q & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[16]) ) );


--AF4L165 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[13]~8 at LABCELL_X40_Y41_N27
AF4L165 = ( AF4_address_burst[13] & ( (NC1_h2f_lw_AWADDR[13]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[13] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[13]) ) );


--AF4L170 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[18]~9 at LABCELL_X40_Y41_N15
AF4L170 = ( NC1_h2f_lw_AWADDR[18] & ( (!NE2_sop_enable) # (AF4_address_burst[18]) ) ) # ( !NC1_h2f_lw_AWADDR[18] & ( (NE2_sop_enable & AF4_address_burst[18]) ) );


--AF4L166 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[14]~10 at LABCELL_X40_Y41_N24
AF4L166 = ( AF4_address_burst[14] & ( (NC1_h2f_lw_AWADDR[14]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[14] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[14]) ) );


--AF4L162 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[10]~11 at LABCELL_X40_Y42_N21
AF4L162 = ( AF4_address_burst[10] & ( (NC1_h2f_lw_AWADDR[10]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[10] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[10]) ) );


--AF4L163 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[11]~12 at LABCELL_X40_Y41_N9
AF4L163 = ( AF4_address_burst[11] & ( (NC1_h2f_lw_AWADDR[11]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[11] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[11]) ) );


--AF4L164 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[12]~13 at MLABCELL_X39_Y41_N21
AF4L164 = ( NC1_h2f_lw_AWADDR[12] & ( (!NE2_sop_enable) # (AF4_address_burst[12]) ) ) # ( !NC1_h2f_lw_AWADDR[12] & ( (NE2_sop_enable & AF4_address_burst[12]) ) );


--AF4L158 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[6]~14 at MLABCELL_X39_Y42_N9
AF4L158 = ( AF4L129Q & ( (NE2_sop_enable) # (NC1_h2f_lw_AWADDR[6]) ) ) # ( !AF4L129Q & ( (NC1_h2f_lw_AWADDR[6] & !NE2_sop_enable) ) );


--NE2L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|log2ceil~0 at MLABCELL_X39_Y40_N6
NE2L71 = ( !NC1_h2f_lw_AWLEN[3] & ( (NC1_h2f_lw_AWLEN[2]) # (NC1_h2f_lw_AWLEN[1]) ) );


--NE2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add1~0 at MLABCELL_X39_Y40_N51
NE2L1 = ( NC1_h2f_lw_AWLEN[0] & ( (NC1_h2f_lw_AWSIZE[0] & (!NC1_h2f_lw_AWLEN[3] & ((!NC1_h2f_lw_AWLEN[1]) # (NC1_h2f_lw_AWLEN[2])))) ) ) # ( !NC1_h2f_lw_AWLEN[0] & ( (NC1_h2f_lw_AWLEN[2] & (NC1_h2f_lw_AWSIZE[0] & !NC1_h2f_lw_AWLEN[3])) ) );


--AF4L109 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector15~0 at MLABCELL_X39_Y40_N54
AF4L109 = ( NE2L1 & ( (!NC1_h2f_lw_AWLEN[3] & (!NC1_h2f_lw_AWSIZE[2] & ((!NE2L71) # (!NC1_h2f_lw_AWSIZE[1])))) ) ) # ( !NE2L1 & ( (!NC1_h2f_lw_AWLEN[3] & ((!NC1_h2f_lw_AWSIZE[2]) # ((!NE2L71 & !NC1_h2f_lw_AWSIZE[1])))) # (NC1_h2f_lw_AWLEN[3] & (!NE2L71 & (!NC1_h2f_lw_AWSIZE[1] & !NC1_h2f_lw_AWSIZE[2]))) ) );


--AF4L110 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector15~1 at MLABCELL_X39_Y42_N0
AF4L110 = ( NC1_h2f_lw_AWBURST[1] & ( AF4L109 & ( (!NC1_h2f_lw_AWBURST[0] & ((AF4L157))) # (NC1_h2f_lw_AWBURST[0] & (AF4L54)) ) ) ) # ( !NC1_h2f_lw_AWBURST[1] & ( AF4L109 & ( (!NC1_h2f_lw_AWBURST[0] & ((AF4L157))) # (NC1_h2f_lw_AWBURST[0] & (AF4L54)) ) ) ) # ( NC1_h2f_lw_AWBURST[1] & ( !AF4L109 & ( (!NC1_h2f_lw_AWBURST[0] & (AF4L78)) # (NC1_h2f_lw_AWBURST[0] & ((AF4L54))) ) ) ) # ( !NC1_h2f_lw_AWBURST[1] & ( !AF4L109 & ( (!NC1_h2f_lw_AWBURST[0] & ((AF4L157))) # (NC1_h2f_lw_AWBURST[0] & (AF4L54)) ) ) );


--NE2L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add1~1 at MLABCELL_X39_Y40_N48
NE2L2 = ( NC1_h2f_lw_AWLEN[0] & ( !NC1_h2f_lw_AWSIZE[0] $ ((((!NC1_h2f_lw_AWLEN[2] & NC1_h2f_lw_AWLEN[1])) # (NC1_h2f_lw_AWLEN[3]))) ) ) # ( !NC1_h2f_lw_AWLEN[0] & ( !NC1_h2f_lw_AWSIZE[0] $ (((!NC1_h2f_lw_AWLEN[2]) # (NC1_h2f_lw_AWLEN[3]))) ) );


--NE2L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|LessThan14~0 at MLABCELL_X39_Y40_N0
NE2L51 = ( !NC1_h2f_lw_AWSIZE[2] & ( NE2L2 & ( (!NC1_h2f_lw_AWLEN[3] & ((!NC1_h2f_lw_AWSIZE[1] & ((!NE2L71) # (!NE2L1))) # (NC1_h2f_lw_AWSIZE[1] & (!NE2L71 & !NE2L1)))) ) ) ) # ( NC1_h2f_lw_AWSIZE[2] & ( !NE2L2 & ( (!NC1_h2f_lw_AWSIZE[1] & (!NE2L71 & (!NE2L1 & !NC1_h2f_lw_AWLEN[3]))) ) ) ) # ( !NC1_h2f_lw_AWSIZE[2] & ( !NE2L2 & ( (!NC1_h2f_lw_AWSIZE[1] & ((!NC1_h2f_lw_AWLEN[3]) # ((!NE2L71 & !NE2L1)))) # (NC1_h2f_lw_AWSIZE[1] & (!NC1_h2f_lw_AWLEN[3] & ((!NE2L71) # (!NE2L1)))) ) ) );


--AF4L111 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector16~0 at MLABCELL_X39_Y42_N36
AF4L111 = ( AF4L156 & ( AF4L82 & ( (!NC1_h2f_lw_AWBURST[0]) # (AF4L58) ) ) ) # ( !AF4L156 & ( AF4L82 & ( (!NC1_h2f_lw_AWBURST[0] & (((!NE2L51 & NC1_h2f_lw_AWBURST[1])))) # (NC1_h2f_lw_AWBURST[0] & (AF4L58)) ) ) ) # ( AF4L156 & ( !AF4L82 & ( (!NC1_h2f_lw_AWBURST[0] & (((!NC1_h2f_lw_AWBURST[1]) # (NE2L51)))) # (NC1_h2f_lw_AWBURST[0] & (AF4L58)) ) ) ) # ( !AF4L156 & ( !AF4L82 & ( (AF4L58 & NC1_h2f_lw_AWBURST[0]) ) ) );


--YE4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~1 at LABCELL_X45_Y40_N18
YE4L2 = ( YE4_top_priority_reg[1] & ( YE4_top_priority_reg[0] & ( (KF1L4 & (!KF2L13 & ((!NF1L8) # (!NF1L7)))) ) ) ) # ( YE4_top_priority_reg[1] & ( !YE4_top_priority_reg[0] & ( (KF1L4 & ((!NF1L8) # (!NF1L7))) ) ) ) # ( !YE4_top_priority_reg[1] & ( !YE4_top_priority_reg[0] & ( (KF1L4 & ((!NF1L8) # (!NF1L7))) ) ) );


--MF1_pending_response_count[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] at FF_X45_Y42_N59
--register power-up is low

MF1_pending_response_count[1] = DFFEAS(MF1L1, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L18,  ,  ,  ,  );


--MF1_pending_response_count[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] at FF_X45_Y42_N1
--register power-up is low

MF1_pending_response_count[0] = DFFEAS(MF1L16, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L18,  ,  ,  ,  );


--RF2L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|src_payload~29 at LABCELL_X42_Y36_N36
RF2L63 = ( MD6_mem[0][57] & ( MD6_mem[0][115] & ( (PE3L2 & ((BF4L21) # (BF4L22))) ) ) ) # ( !MD6_mem[0][57] & ( MD6_mem[0][115] ) );


--MF1L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 at LABCELL_X43_Y38_N18
MF1L19 = ( RF2L63 & ( QF3_src0_valid & ( (NC1_h2f_lw_BREADY[0] & (((MD8_mem[0][115] & !BF5L25)) # (QF2_src0_valid))) ) ) ) # ( !RF2L63 & ( QF3_src0_valid & ( (NC1_h2f_lw_BREADY[0] & (MD8_mem[0][115] & !BF5L25)) ) ) ) # ( RF2L63 & ( !QF3_src0_valid & ( (NC1_h2f_lw_BREADY[0] & QF2_src0_valid) ) ) );


--MF1L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 at LABCELL_X45_Y42_N21
MF1L3 = ( MF1_has_pending_responses & ( (!MF1L19) # ((!MF1_pending_response_count[0]) # (MF1_pending_response_count[1])) ) );


--MF1L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1 at LABCELL_X45_Y42_N18
MF1L4 = (!MF1_has_pending_responses & (((MF1_pending_response_count[1]) # (MF1_pending_response_count[0])) # (MF1L19)));


--MF1L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2 at LABCELL_X45_Y42_N24
MF1L5 = ( KF1L2 & ( MF1L6 & ( ((!MF1L4 & NC1_h2f_lw_WLAST[0])) # (MF1L3) ) ) ) # ( !KF1L2 & ( MF1L6 & ( ((KF1L1 & (!MF1L4 & NC1_h2f_lw_WLAST[0]))) # (MF1L3) ) ) ) # ( KF1L2 & ( !MF1L6 & ( MF1L3 ) ) ) # ( !KF1L2 & ( !MF1L6 & ( MF1L3 ) ) );


--NF1L9 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|Equal2~8 at LABCELL_X45_Y42_N45
NF1L9 = ( NF1L8 & ( NF1L7 ) );


--SE3L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|read_latency_shift_reg~1 at LABCELL_X42_Y37_N18
SE3L40 = ( PE3_m0_write & ( (!SE3_wait_latency_counter[0] & (SE1_waitrequest_reset_override & (!SE3L45Q & SE3L39))) ) ) # ( !PE3_m0_write & ( (SE3_wait_latency_counter[0] & (SE1_waitrequest_reset_override & (!SE3L45Q & SE3L39))) ) );


--MD7_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[1] at FF_X47_Y38_N38
--register power-up is low

MD7_mem_used[1] = DFFEAS(MD7L73, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L107 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|read~0 at LABCELL_X42_Y36_N24
MD7L107 = ( SE3_read_latency_shift_reg[0] & ( (QF2L1 & ((!MD6L58Q) # (!MD6_mem[0][114]))) ) ) # ( !SE3_read_latency_shift_reg[0] & ( (MD7_mem_used[0] & (QF2L1 & ((!MD6L58Q) # (!MD6_mem[0][114])))) ) );


--MD7L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[0]~0 at LABCELL_X42_Y36_N21
MD7L71 = ( MD7L107 & ( ((SE3_read_latency_shift_reg[0] & MD7_mem_used[0])) # (MD7L74Q) ) ) # ( !MD7L107 & ( ((SE3_read_latency_shift_reg[0] & !MD7L74Q)) # (MD7_mem_used[0]) ) );


--MD6_mem[1][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][114] at FF_X42_Y37_N38
--register power-up is low

MD6_mem[1][114] = DFFEAS(MD6L82, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PE3_rp_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|rp_valid at LABCELL_X42_Y36_N42
PE3_rp_valid = ( !MD7_mem_used[0] & ( (!SE3_read_latency_shift_reg[0] & ((!MD6L58Q) # (!MD6_mem[0][114]))) ) );


--MD6L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|always0~0 at LABCELL_X42_Y36_N45
MD6L1 = ( BF4L23 & ( !MD6L58Q ) ) # ( !BF4L23 & ( (!MD6L58Q) # ((!PE3_rp_valid & MD6L86)) ) );


--MD6L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X42_Y36_N30
MD6L57 = ( MD6_mem_used[0] & ( BF4L23 ) ) # ( !MD6_mem_used[0] & ( BF4L23 & ( MD6L88 ) ) ) # ( MD6_mem_used[0] & ( !BF4L23 & ( (!MD6L86) # (((MD6L88) # (MD6_mem_used[1])) # (PE3_rp_valid)) ) ) ) # ( !MD6_mem_used[0] & ( !BF4L23 & ( MD6L88 ) ) );


--MD6_mem[1][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][59] at FF_X42_Y37_N14
--register power-up is low

MD6_mem[1][59] = DFFEAS(MD6L62, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~0 at LABCELL_X42_Y37_N12
MD6L62 = ( CF3_in_data_reg[59] & ( (!MD6L61Q) # (MD6_mem[1][59]) ) ) # ( !CF3_in_data_reg[59] & ( (MD6L61Q & MD6_mem[1][59]) ) );


--MD6_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][60] at FF_X42_Y37_N29
--register power-up is low

MD6_mem[1][60] = DFFEAS(MD6L63, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~1 at LABCELL_X42_Y37_N27
MD6L63 = (!MD6L61Q & (CF3_in_data_reg[60])) # (MD6L61Q & ((MD6_mem[1][60])));


--SE4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg~1 at LABCELL_X46_Y36_N33
SE4L15 = ( !SE4_wait_latency_counter[1] & ( (SE4L14 & (SE1_waitrequest_reset_override & (!SE4_wait_latency_counter[0] $ (!PE4_m0_write)))) ) );


--MD9_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[1] at FF_X40_Y40_N31
--register power-up is low

MD9_mem_used[1] = DFFEAS(MD9L25, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|read~0 at LABCELL_X46_Y36_N6
MD9L34 = ( SE4_read_latency_shift_reg[0] & ( (QF3L1 & ((!MD8_mem[0][114]) # (!MD8L49Q))) ) ) # ( !SE4_read_latency_shift_reg[0] & ( (QF3L1 & (MD9_mem_used[0] & ((!MD8_mem[0][114]) # (!MD8L49Q)))) ) );


--MD9L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[0]~0 at LABCELL_X40_Y40_N3
MD9L23 = ( MD9_mem_used[1] & ( (MD9_mem_used[0]) # (MD9L34) ) ) # ( !MD9_mem_used[1] & ( (!SE4L13Q & (!MD9L34 & MD9_mem_used[0])) # (SE4L13Q & ((!MD9L34) # (MD9_mem_used[0]))) ) );


--MD8_mem[1][114] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][114] at FF_X43_Y40_N50
--register power-up is low

MD8_mem[1][114] = DFFEAS(MD8L73, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PE4_rp_valid is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|rp_valid at LABCELL_X46_Y36_N12
PE4_rp_valid = ( MD8_mem[0][114] & ( (!SE4_read_latency_shift_reg[0] & (!MD9_mem_used[0] & !MD8L49Q)) ) ) # ( !MD8_mem[0][114] & ( (!SE4_read_latency_shift_reg[0] & !MD9_mem_used[0]) ) );


--MD8L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|always0~0 at MLABCELL_X47_Y40_N6
MD8L1 = ( MD8L77 & ( (!MD8_mem_used[0]) # ((!BF5L25 & !PE4_rp_valid)) ) ) # ( !MD8L77 & ( !MD8_mem_used[0] ) );


--MD8L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X47_Y40_N24
MD8L48 = ( MD8_mem_used[0] & ( MD8L52Q ) ) # ( !MD8_mem_used[0] & ( MD8L52Q & ( MD8L79 ) ) ) # ( MD8_mem_used[0] & ( !MD8L52Q & ( ((!MD8L77) # ((BF5L25) # (PE4_rp_valid))) # (MD8L79) ) ) ) # ( !MD8_mem_used[0] & ( !MD8L52Q & ( MD8L79 ) ) );


--MD8_mem[1][59] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][59] at FF_X46_Y36_N2
--register power-up is low

MD8_mem[1][59] = DFFEAS(MD8L53, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~0 at LABCELL_X46_Y36_N0
MD8L53 = ( CF4_in_data_reg[59] & ( (!MD8L52Q) # (MD8_mem[1][59]) ) ) # ( !CF4_in_data_reg[59] & ( (MD8L52Q & MD8_mem[1][59]) ) );


--MD8_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][60] at FF_X45_Y36_N44
--register power-up is low

MD8_mem[1][60] = DFFEAS(MD8L54, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~1 at LABCELL_X45_Y36_N42
MD8L54 = ( CF4_in_data_reg[60] & ( (!MD8L52Q) # (MD8_mem[1][60]) ) ) # ( !CF4_in_data_reg[60] & ( (MD8L52Q & MD8_mem[1][60]) ) );


--MD5_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1] at FF_X43_Y38_N32
--register power-up is low

MD5_mem_used[1] = DFFEAS(MD5L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD5L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~0 at LABCELL_X43_Y38_N57
MD5L13 = ( SE2L7Q & ( (!NC1_h2f_lw_RREADY[0] $ (MD5_mem_used[1])) # (MD5_mem_used[0]) ) ) # ( !SE2L7Q & ( (MD5_mem_used[0] & ((!NC1_h2f_lw_RREADY[0]) # (MD5_mem_used[1]))) ) );


--MD4_mem[1][60] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60] at FF_X43_Y38_N29
--register power-up is low

MD4_mem[1][60] = DFFEAS(MD4L49, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~0 at LABCELL_X43_Y38_N27
MD4L49 = ( CF2_in_data_reg[60] & ( (!MD4_mem_used[1]) # (MD4_mem[1][60]) ) ) # ( !CF2_in_data_reg[60] & ( (MD4_mem_used[1] & MD4_mem[1][60]) ) );


--MD4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0 at LABCELL_X43_Y38_N42
MD4L1 = ( BF3L26 & ( !MD4_mem_used[0] ) ) # ( !BF3L26 & ( (!MD4_mem_used[0]) # ((!MD5_empty & NC1_h2f_lw_RREADY[0])) ) );


--MD4L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X43_Y38_N48
MD4L45 = ( MD4_mem_used[0] & ( NC1_h2f_lw_RREADY[0] & ( (((BF3L26) # (MD4_mem_used[1])) # (MD4L69)) # (MD5_empty) ) ) ) # ( !MD4_mem_used[0] & ( NC1_h2f_lw_RREADY[0] & ( MD4L69 ) ) ) # ( MD4_mem_used[0] & ( !NC1_h2f_lw_RREADY[0] ) ) # ( !MD4_mem_used[0] & ( !NC1_h2f_lw_RREADY[0] & ( MD4L69 ) ) );


--BF3L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0 at LABCELL_X43_Y38_N45
BF3L6 = ( NC1_h2f_lw_RREADY[0] & ( (MD4_mem_used[0] & !MD5_empty) ) );


--BF3_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] at FF_X40_Y38_N37
--register power-up is low

BF3_burst_uncompress_byte_counter[7] = DFFEAS(BF3L22, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--BF3L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0 at MLABCELL_X39_Y38_N6
BF3L16 = ( BF3_burst_uncompress_busy & ( ((!BF3L24) # (BF3_burst_uncompress_byte_counter[2])) # (BF3_burst_uncompress_byte_counter[7]) ) );


--BF3L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1 at LABCELL_X40_Y38_N18
BF3L17 = ( !BF3L23 & ( (BF3L26 & ((!MD4_mem[0][65]) # (BF3L16))) ) );


--BF3L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0 at LABCELL_X40_Y38_N45
BF3L1 = ( !BF3L12Q & ( (!BF3_burst_uncompress_byte_counter[2] & (!BF3_burst_uncompress_byte_counter[3] & !BF3_burst_uncompress_byte_counter[5])) ) );


--BF3L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0 at LABCELL_X40_Y38_N54
BF3L4 = (!MD4_mem[0][65] & (!MD4_mem[0][68] & (!MD4_mem[0][66] & !MD4_mem[0][67])));


--BF3L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2 at LABCELL_X40_Y38_N0
BF3L18 = ( BF3_burst_uncompress_byte_counter[6] & ( BF3L1 & ( (BF3L26 & (!BF3L16 & (!MD4_mem[0][69] $ (!BF3L4)))) ) ) ) # ( !BF3_burst_uncompress_byte_counter[6] & ( BF3L1 & ( (BF3L26 & ((!MD4_mem[0][69] $ (!BF3L4)) # (BF3L16))) ) ) ) # ( BF3_burst_uncompress_byte_counter[6] & ( !BF3L1 & ( (BF3L26 & ((!MD4_mem[0][69] $ (!BF3L4)) # (BF3L16))) ) ) ) # ( !BF3_burst_uncompress_byte_counter[6] & ( !BF3L1 & ( (BF3L26 & (!BF3L16 & (!MD4_mem[0][69] $ (!BF3L4)))) ) ) );


--BF3L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1 at LABCELL_X40_Y38_N6
BF3L2 = ( BF3_burst_uncompress_byte_counter[2] & ( !BF3_burst_uncompress_byte_counter[5] ) ) # ( !BF3_burst_uncompress_byte_counter[2] & ( !BF3_burst_uncompress_byte_counter[5] $ (((!BF3_burst_uncompress_byte_counter[4] & !BF3_burst_uncompress_byte_counter[3]))) ) );


--BF3L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1 at LABCELL_X40_Y38_N57
BF3L5 = ( MD4_mem[0][67] & ( !MD4_mem[0][68] ) ) # ( !MD4_mem[0][67] & ( !MD4_mem[0][68] $ (((!MD4_mem[0][65] & !MD4_mem[0][66]))) ) );


--BF3L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3 at LABCELL_X40_Y38_N21
BF3L19 = ( BF3L5 & ( (BF3L16 & (BF3L26 & !BF3L2)) ) ) # ( !BF3L5 & ( (BF3L26 & ((!BF3L16) # (!BF3L2))) ) );


--BF3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2 at LABCELL_X40_Y38_N42
BF3L3 = ( BF3L12Q & ( (!BF3_burst_uncompress_byte_counter[2] & !BF3_burst_uncompress_byte_counter[3]) ) ) # ( !BF3L12Q & ( (BF3_burst_uncompress_byte_counter[3]) # (BF3_burst_uncompress_byte_counter[2]) ) );


--BF3L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4 at LABCELL_X40_Y38_N30
BF3L20 = ( BF3L16 & ( MD4_mem[0][67] & ( (BF3L26 & !BF3L3) ) ) ) # ( !BF3L16 & ( MD4_mem[0][67] & ( (BF3L26 & ((MD4_mem[0][65]) # (MD4_mem[0][66]))) ) ) ) # ( BF3L16 & ( !MD4_mem[0][67] & ( (BF3L26 & !BF3L3) ) ) ) # ( !BF3L16 & ( !MD4_mem[0][67] & ( (!MD4_mem[0][66] & (BF3L26 & !MD4_mem[0][65])) ) ) );


--BF3L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5 at LABCELL_X40_Y38_N48
BF3L21 = ( BF3_burst_uncompress_byte_counter[3] & ( MD4L5Q & ( (BF3L26 & ((!BF3L16 & (MD4_mem[0][66])) # (BF3L16 & ((BF3_burst_uncompress_byte_counter[2]))))) ) ) ) # ( !BF3_burst_uncompress_byte_counter[3] & ( MD4L5Q & ( (BF3L26 & ((!BF3L16 & (MD4_mem[0][66])) # (BF3L16 & ((!BF3_burst_uncompress_byte_counter[2]))))) ) ) ) # ( BF3_burst_uncompress_byte_counter[3] & ( !MD4L5Q & ( (BF3L26 & ((!BF3L16 & (!MD4_mem[0][66])) # (BF3L16 & ((BF3_burst_uncompress_byte_counter[2]))))) ) ) ) # ( !BF3_burst_uncompress_byte_counter[3] & ( !MD4L5Q & ( (BF3L26 & ((!BF3L16 & (!MD4_mem[0][66])) # (BF3L16 & ((!BF3_burst_uncompress_byte_counter[2]))))) ) ) );


--MD4_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69] at FF_X39_Y38_N2
--register power-up is low

MD4_mem[1][69] = DFFEAS(MD4L50, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~1 at MLABCELL_X39_Y38_N0
MD4L50 = ( CF2_out_uncomp_byte_cnt_reg[6] & ( (!MD4L48Q & (CF2_state.ST_UNCOMP_WR_SUBBURST)) # (MD4L48Q & ((MD4_mem[1][69]))) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[6] & ( (MD4L48Q & MD4_mem[1][69]) ) );


--MD4_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68] at FF_X39_Y38_N5
--register power-up is low

MD4_mem[1][68] = DFFEAS(MD4L51, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~2 at MLABCELL_X39_Y38_N3
MD4L51 = ( CF2_out_uncomp_byte_cnt_reg[5] & ( (!MD4L48Q & (CF2_state.ST_UNCOMP_WR_SUBBURST)) # (MD4L48Q & ((MD4_mem[1][68]))) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[5] & ( (MD4L48Q & MD4_mem[1][68]) ) );


--MD4_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][67] at FF_X39_Y38_N59
--register power-up is low

MD4_mem[1][67] = DFFEAS(MD4L52, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~3 at MLABCELL_X39_Y38_N57
MD4L52 = ( CF2_out_uncomp_byte_cnt_reg[4] & ( (!MD4L48Q & (CF2_state.ST_UNCOMP_WR_SUBBURST)) # (MD4L48Q & ((MD4_mem[1][67]))) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[4] & ( (MD4L48Q & MD4_mem[1][67]) ) );


--MD4_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][66] at FF_X39_Y38_N14
--register power-up is low

MD4_mem[1][66] = DFFEAS(MD4L53, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~4 at MLABCELL_X39_Y38_N12
MD4L53 = ( CF2L137Q & ( (!MD4L48Q & (CF2_out_uncomp_byte_cnt_reg[3])) # (MD4L48Q & ((MD4_mem[1][66]))) ) ) # ( !CF2L137Q & ( (MD4L48Q & MD4_mem[1][66]) ) );


--MD4_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][65] at FF_X39_Y38_N56
--register power-up is low

MD4_mem[1][65] = DFFEAS(MD4L54, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~5 at MLABCELL_X39_Y38_N54
MD4L54 = ( CF2_out_uncomp_byte_cnt_reg[2] & ( (!MD4L48Q & (((CF2_out_byte_cnt_reg[2])) # (CF2_state.ST_UNCOMP_WR_SUBBURST))) # (MD4L48Q & (((MD4_mem[1][65])))) ) ) # ( !CF2_out_uncomp_byte_cnt_reg[2] & ( (!MD4L48Q & (!CF2_state.ST_UNCOMP_WR_SUBBURST & (CF2_out_byte_cnt_reg[2]))) # (MD4L48Q & (((MD4_mem[1][65])))) ) );


--MD6_mem[1][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][115] at FF_X42_Y37_N8
--register power-up is low

MD6_mem[1][115] = DFFEAS(MD6L64, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~2 at LABCELL_X42_Y37_N6
MD6L64 = (!MD6L61Q & (CF3L180)) # (MD6L61Q & ((MD6_mem[1][115])));


--BF4L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0 at MLABCELL_X34_Y39_N33
BF4L1 = ( !BF4_burst_uncompress_byte_counter[2] & ( !BF4_burst_uncompress_byte_counter[4] & ( (!BF4_burst_uncompress_byte_counter[5] & !BF4_burst_uncompress_byte_counter[3]) ) ) );


--BF4L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3 at MLABCELL_X34_Y39_N39
BF4L24 = ( !BF4_burst_uncompress_byte_counter[6] & ( !BF4_burst_uncompress_byte_counter[4] & ( (!BF4_burst_uncompress_byte_counter[5] & !BF4_burst_uncompress_byte_counter[3]) ) ) );


--BF4_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] at FF_X33_Y39_N44
--register power-up is low

BF4_burst_uncompress_byte_counter[7] = DFFEAS(BF4L20, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L86,  ,  ,  ,  );


--BF4L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0 at LABCELL_X33_Y39_N15
BF4L14 = ( BF4_burst_uncompress_busy & ( BF4_burst_uncompress_byte_counter[7] ) ) # ( BF4_burst_uncompress_busy & ( !BF4_burst_uncompress_byte_counter[7] & ( (!BF4L24) # (BF4_burst_uncompress_byte_counter[2]) ) ) );


--BF4L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0 at LABCELL_X33_Y39_N18
BF4L4 = ( !MD6_mem[0][68] & ( (!MD6_mem[0][65] & (!MD6_mem[0][66] & !MD6_mem[0][67])) ) );


--BF4L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1 at LABCELL_X33_Y39_N6
BF4L15 = ( BF4_burst_uncompress_byte_counter[6] & ( BF4L1 & ( (BF4L23 & (!BF4L14 & (!MD6_mem[0][69] $ (!BF4L4)))) ) ) ) # ( !BF4_burst_uncompress_byte_counter[6] & ( BF4L1 & ( (BF4L23 & ((!MD6_mem[0][69] $ (!BF4L4)) # (BF4L14))) ) ) ) # ( BF4_burst_uncompress_byte_counter[6] & ( !BF4L1 & ( (BF4L23 & ((!MD6_mem[0][69] $ (!BF4L4)) # (BF4L14))) ) ) ) # ( !BF4_burst_uncompress_byte_counter[6] & ( !BF4L1 & ( (BF4L23 & (!BF4L14 & (!MD6_mem[0][69] $ (!BF4L4)))) ) ) );


--BF4L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1 at MLABCELL_X34_Y39_N18
BF4L2 = ( BF4_burst_uncompress_byte_counter[4] & ( !BF4_burst_uncompress_byte_counter[5] ) ) # ( !BF4_burst_uncompress_byte_counter[4] & ( !BF4_burst_uncompress_byte_counter[5] $ (((!BF4_burst_uncompress_byte_counter[3] & !BF4_burst_uncompress_byte_counter[2]))) ) );


--BF4L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1 at LABCELL_X33_Y39_N57
BF4L5 = ( MD6_mem[0][68] & ( (!MD6_mem[0][66] & (!MD6_mem[0][65] & !MD6_mem[0][67])) ) ) # ( !MD6_mem[0][68] & ( ((MD6_mem[0][67]) # (MD6_mem[0][65])) # (MD6_mem[0][66]) ) );


--BF4L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2 at LABCELL_X33_Y39_N36
BF4L16 = ( BF4L5 & ( (BF4L14 & (!BF4L2 & BF4L23)) ) ) # ( !BF4L5 & ( (BF4L23 & ((!BF4L14) # (!BF4L2))) ) );


--BF4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2 at MLABCELL_X34_Y39_N3
BF4L3 = ( !BF4_burst_uncompress_byte_counter[2] & ( BF4_burst_uncompress_byte_counter[4] & ( !BF4_burst_uncompress_byte_counter[3] ) ) ) # ( BF4_burst_uncompress_byte_counter[2] & ( !BF4_burst_uncompress_byte_counter[4] ) ) # ( !BF4_burst_uncompress_byte_counter[2] & ( !BF4_burst_uncompress_byte_counter[4] & ( BF4_burst_uncompress_byte_counter[3] ) ) );


--BF4L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3 at LABCELL_X33_Y39_N30
BF4L17 = ( MD6_mem[0][67] & ( MD6_mem[0][66] & ( (BF4L23 & ((!BF4L14) # (!BF4L3))) ) ) ) # ( !MD6_mem[0][67] & ( MD6_mem[0][66] & ( (BF4L14 & (BF4L23 & !BF4L3)) ) ) ) # ( MD6_mem[0][67] & ( !MD6_mem[0][66] & ( (BF4L23 & ((!BF4L14 & ((MD6_mem[0][65]))) # (BF4L14 & (!BF4L3)))) ) ) ) # ( !MD6_mem[0][67] & ( !MD6_mem[0][66] & ( (BF4L23 & ((!BF4L14 & ((!MD6_mem[0][65]))) # (BF4L14 & (!BF4L3)))) ) ) );


--BF4L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4 at LABCELL_X33_Y39_N24
BF4L18 = ( BF4_burst_uncompress_byte_counter[3] & ( BF4_burst_uncompress_byte_counter[2] & ( (BF4L23 & ((!MD6_mem[0][66] $ (MD6_mem[0][65])) # (BF4L14))) ) ) ) # ( !BF4_burst_uncompress_byte_counter[3] & ( BF4_burst_uncompress_byte_counter[2] & ( (BF4L23 & (!BF4L14 & (!MD6_mem[0][66] $ (MD6_mem[0][65])))) ) ) ) # ( BF4_burst_uncompress_byte_counter[3] & ( !BF4_burst_uncompress_byte_counter[2] & ( (BF4L23 & (!BF4L14 & (!MD6_mem[0][66] $ (MD6_mem[0][65])))) ) ) ) # ( !BF4_burst_uncompress_byte_counter[3] & ( !BF4_burst_uncompress_byte_counter[2] & ( (BF4L23 & ((!MD6_mem[0][66] $ (MD6_mem[0][65])) # (BF4L14))) ) ) );


--BF4L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5 at LABCELL_X33_Y39_N21
BF4L19 = ( BF4_burst_uncompress_busy & ( (BF4L23 & (!BF4_burst_uncompress_byte_counter[2] & ((!MD6_mem[0][65]) # (BF4L14)))) ) ) # ( !BF4_burst_uncompress_busy & ( (BF4L23 & ((!MD6_mem[0][65]) # (BF4L14))) ) );


--MD6_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][69] at FF_X42_Y37_N11
--register power-up is low

MD6_mem[1][69] = DFFEAS(MD6L65, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~3 at LABCELL_X42_Y37_N9
MD6L65 = ( CF3_out_uncomp_byte_cnt_reg[6] & ( (!MD6L61Q & (CF3L208Q)) # (MD6L61Q & ((MD6_mem[1][69]))) ) ) # ( !CF3_out_uncomp_byte_cnt_reg[6] & ( (MD6L61Q & MD6_mem[1][69]) ) );


--MD6_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][68] at FF_X42_Y38_N5
--register power-up is low

MD6_mem[1][68] = DFFEAS(MD6L66, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~4 at LABCELL_X42_Y38_N3
MD6L66 = ( CF3_out_uncomp_byte_cnt_reg[5] & ( (!MD6L61Q & (CF3_state.ST_UNCOMP_WR_SUBBURST)) # (MD6L61Q & ((MD6_mem[1][68]))) ) ) # ( !CF3_out_uncomp_byte_cnt_reg[5] & ( (MD6L61Q & MD6_mem[1][68]) ) );


--MD6_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][67] at FF_X42_Y38_N2
--register power-up is low

MD6_mem[1][67] = DFFEAS(MD6L67, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~5 at LABCELL_X42_Y38_N0
MD6L67 = (!MD6L61Q & (CF3_state.ST_UNCOMP_WR_SUBBURST & (CF3_out_uncomp_byte_cnt_reg[4]))) # (MD6L61Q & (((MD6_mem[1][67]))));


--MD6_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][66] at FF_X42_Y38_N23
--register power-up is low

MD6_mem[1][66] = DFFEAS(MD6L68, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L68 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~6 at LABCELL_X42_Y38_N21
MD6L68 = (!MD6L61Q & (CF3_state.ST_UNCOMP_WR_SUBBURST & (CF3L196Q))) # (MD6L61Q & (((MD6_mem[1][66]))));


--MD6_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][65] at FF_X42_Y38_N20
--register power-up is low

MD6_mem[1][65] = DFFEAS(MD6L69, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L69 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~7 at LABCELL_X42_Y38_N18
MD6L69 = ( CF3_out_uncomp_byte_cnt_reg[2] & ( (!MD6L61Q & (((CF3L191Q)) # (CF3_state.ST_UNCOMP_WR_SUBBURST))) # (MD6L61Q & (((MD6_mem[1][65])))) ) ) # ( !CF3_out_uncomp_byte_cnt_reg[2] & ( (!MD6L61Q & (!CF3_state.ST_UNCOMP_WR_SUBBURST & (CF3L191Q))) # (MD6L61Q & (((MD6_mem[1][65])))) ) );


--MD8_mem[1][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][115] at FF_X45_Y36_N47
--register power-up is low

MD8_mem[1][115] = DFFEAS(MD8L55, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~2 at LABCELL_X45_Y36_N45
MD8L55 = ( CF4L148 & ( (!MD8L52Q) # (MD8_mem[1][115]) ) ) # ( !CF4L148 & ( (MD8L52Q & MD8_mem[1][115]) ) );


--BF5_burst_uncompress_byte_counter[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] at FF_X45_Y36_N14
--register power-up is low

BF5_burst_uncompress_byte_counter[7] = DFFEAS(BF5L22, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--BF5L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0 at LABCELL_X45_Y36_N57
BF5L16 = ( BF5_burst_uncompress_byte_counter[2] & ( BF5_burst_uncompress_busy ) ) # ( !BF5_burst_uncompress_byte_counter[2] & ( (BF5_burst_uncompress_busy & ((!BF5L23) # (BF5_burst_uncompress_byte_counter[7]))) ) );


--BF5L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1 at LABCELL_X45_Y36_N6
BF5L17 = ( MD8_mem[0][65] & ( (BF5L16 & (BF5L25 & ((!BF5_burst_uncompress_busy) # (!BF5_burst_uncompress_byte_counter[2])))) ) ) # ( !MD8_mem[0][65] & ( (BF5L25 & ((!BF5_burst_uncompress_busy) # (!BF5_burst_uncompress_byte_counter[2]))) ) );


--BF5L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0 at LABCELL_X45_Y36_N39
BF5L1 = ( !BF5_burst_uncompress_byte_counter[3] & ( (!BF5_burst_uncompress_byte_counter[5] & (!BF5_burst_uncompress_byte_counter[4] & !BF5L10Q)) ) );


--BF5L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0 at LABCELL_X43_Y36_N27
BF5L4 = ( !MD8_mem[0][66] & ( (!MD8_mem[0][65] & (!MD8_mem[0][68] & !MD8_mem[0][67])) ) );


--BF5L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2 at LABCELL_X45_Y36_N24
BF5L18 = ( BF5_burst_uncompress_byte_counter[6] & ( MD8_mem[0][69] & ( (BF5L25 & ((!BF5L16 & (!BF5L4)) # (BF5L16 & ((!BF5L1))))) ) ) ) # ( !BF5_burst_uncompress_byte_counter[6] & ( MD8_mem[0][69] & ( (BF5L25 & ((!BF5L16 & (!BF5L4)) # (BF5L16 & ((BF5L1))))) ) ) ) # ( BF5_burst_uncompress_byte_counter[6] & ( !MD8_mem[0][69] & ( (BF5L25 & ((!BF5L16 & (BF5L4)) # (BF5L16 & ((!BF5L1))))) ) ) ) # ( !BF5_burst_uncompress_byte_counter[6] & ( !MD8_mem[0][69] & ( (BF5L25 & ((!BF5L16 & (BF5L4)) # (BF5L16 & ((BF5L1))))) ) ) );


--BF5L2 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1 at LABCELL_X45_Y36_N30
BF5L2 = ( BF5_burst_uncompress_byte_counter[5] & ( (!BF5_burst_uncompress_byte_counter[4] & (!BF5_burst_uncompress_byte_counter[3] & !BF5L10Q)) ) ) # ( !BF5_burst_uncompress_byte_counter[5] & ( ((BF5L10Q) # (BF5_burst_uncompress_byte_counter[3])) # (BF5_burst_uncompress_byte_counter[4]) ) );


--BF5L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1 at LABCELL_X43_Y36_N24
BF5L5 = !MD8_mem[0][68] $ (((!MD8_mem[0][66] & (!MD8_mem[0][65] & !MD8_mem[0][67]))));


--BF5L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3 at LABCELL_X45_Y36_N33
BF5L19 = ( BF5L2 & ( (BF5L25 & (!BF5L5 & !BF5L16)) ) ) # ( !BF5L2 & ( (BF5L25 & ((!BF5L5) # (BF5L16))) ) );


--BF5L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2 at LABCELL_X45_Y36_N9
BF5L3 = ( BF5_burst_uncompress_byte_counter[3] & ( !BF5_burst_uncompress_byte_counter[4] ) ) # ( !BF5_burst_uncompress_byte_counter[3] & ( !BF5L10Q $ (!BF5_burst_uncompress_byte_counter[4]) ) );


--BF5L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4 at LABCELL_X45_Y36_N48
BF5L20 = ( MD8_mem[0][67] & ( MD8_mem[0][65] & ( (BF5L25 & ((!BF5L3) # (!BF5L16))) ) ) ) # ( !MD8_mem[0][67] & ( MD8_mem[0][65] & ( (!BF5L3 & (BF5L25 & BF5L16)) ) ) ) # ( MD8_mem[0][67] & ( !MD8_mem[0][65] & ( (BF5L25 & ((!BF5L16 & (MD8_mem[0][66])) # (BF5L16 & ((!BF5L3))))) ) ) ) # ( !MD8_mem[0][67] & ( !MD8_mem[0][65] & ( (BF5L25 & ((!BF5L16 & (!MD8_mem[0][66])) # (BF5L16 & ((!BF5L3))))) ) ) );


--BF5L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5 at LABCELL_X45_Y36_N18
BF5L21 = ( BF5_burst_uncompress_byte_counter[3] & ( MD8_mem[0][65] & ( (BF5L25 & ((!BF5L16 & (MD8_mem[0][66])) # (BF5L16 & ((BF5_burst_uncompress_byte_counter[2]))))) ) ) ) # ( !BF5_burst_uncompress_byte_counter[3] & ( MD8_mem[0][65] & ( (BF5L25 & ((!BF5L16 & (MD8_mem[0][66])) # (BF5L16 & ((!BF5_burst_uncompress_byte_counter[2]))))) ) ) ) # ( BF5_burst_uncompress_byte_counter[3] & ( !MD8_mem[0][65] & ( (BF5L25 & ((!BF5L16 & (!MD8_mem[0][66])) # (BF5L16 & ((BF5_burst_uncompress_byte_counter[2]))))) ) ) ) # ( !BF5_burst_uncompress_byte_counter[3] & ( !MD8_mem[0][65] & ( (BF5L25 & ((!BF5L16 & (!MD8_mem[0][66])) # (BF5L16 & ((!BF5_burst_uncompress_byte_counter[2]))))) ) ) );


--MD8_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][69] at FF_X45_Y36_N56
--register power-up is low

MD8_mem[1][69] = DFFEAS(MD8L56, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~3 at LABCELL_X45_Y36_N54
MD8L56 = ( CF4L174Q & ( (!MD8L52Q & (CF4_out_uncomp_byte_cnt_reg[6])) # (MD8L52Q & ((MD8_mem[1][69]))) ) ) # ( !CF4L174Q & ( (MD8L52Q & MD8_mem[1][69]) ) );


--MD8_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][68] at FF_X43_Y36_N5
--register power-up is low

MD8_mem[1][68] = DFFEAS(MD8L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~4 at LABCELL_X43_Y36_N3
MD8L57 = ( CF4_out_uncomp_byte_cnt_reg[5] & ( (!MD8L52Q & (CF4_state.ST_UNCOMP_WR_SUBBURST)) # (MD8L52Q & ((MD8_mem[1][68]))) ) ) # ( !CF4_out_uncomp_byte_cnt_reg[5] & ( (MD8L52Q & MD8_mem[1][68]) ) );


--MD8_mem[1][67] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][67] at FF_X43_Y36_N2
--register power-up is low

MD8_mem[1][67] = DFFEAS(MD8L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~5 at LABCELL_X43_Y36_N0
MD8L58 = ( CF4_out_uncomp_byte_cnt_reg[4] & ( (!MD8L52Q & (CF4_state.ST_UNCOMP_WR_SUBBURST)) # (MD8L52Q & ((MD8_mem[1][67]))) ) ) # ( !CF4_out_uncomp_byte_cnt_reg[4] & ( (MD8L52Q & MD8_mem[1][67]) ) );


--MD8_mem[1][66] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][66] at FF_X43_Y36_N11
--register power-up is low

MD8_mem[1][66] = DFFEAS(MD8L59, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~6 at LABCELL_X43_Y36_N9
MD8L59 = ( CF4_out_uncomp_byte_cnt_reg[3] & ( (!MD8L52Q & (CF4_state.ST_UNCOMP_WR_SUBBURST)) # (MD8L52Q & ((MD8_mem[1][66]))) ) ) # ( !CF4_out_uncomp_byte_cnt_reg[3] & ( (MD8L52Q & MD8_mem[1][66]) ) );


--MD8_mem[1][65] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][65] at FF_X43_Y36_N8
--register power-up is low

MD8_mem[1][65] = DFFEAS(MD8L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~7 at LABCELL_X43_Y36_N6
MD8L60 = ( CF4L159Q & ( (!MD8L52Q & ((!CF4_state.ST_UNCOMP_WR_SUBBURST) # ((CF4_out_uncomp_byte_cnt_reg[2])))) # (MD8L52Q & (((MD8_mem[1][65])))) ) ) # ( !CF4L159Q & ( (!MD8L52Q & (CF4_state.ST_UNCOMP_WR_SUBBURST & (CF4_out_uncomp_byte_cnt_reg[2]))) # (MD8L52Q & (((MD8_mem[1][65])))) ) );


--MD4_mem[1][115] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][115] at FF_X43_Y38_N26
--register power-up is low

MD4_mem[1][115] = DFFEAS(MD4L55, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD4L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~6 at LABCELL_X43_Y38_N24
MD4L55 = ( CF2L113 & ( (!MD4_mem_used[1]) # (MD4_mem[1][115]) ) ) # ( !CF2L113 & ( (MD4_mem_used[1] & MD4_mem[1][115]) ) );


--MD6_mem[1][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][90] at FF_X47_Y40_N53
--register power-up is low

MD6_mem[1][90] = DFFEAS(MD6L70, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] at FF_X46_Y41_N19
--register power-up is low

CF3_in_data_reg[90] = DFFEAS(LF2_src_data[90], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~8 at MLABCELL_X47_Y40_N51
MD6L70 = (!MD6L61Q & (CF3_in_data_reg[90])) # (MD6L61Q & ((MD6_mem[1][90])));


--MD8_mem[1][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][90] at FF_X47_Y40_N50
--register power-up is low

MD8_mem[1][90] = DFFEAS(MD8L61, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] at FF_X46_Y41_N28
--register power-up is low

CF4_in_data_reg[90] = DFFEAS(LF3_src_data[90], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~8 at MLABCELL_X47_Y40_N48
MD8L61 = ( CF4_in_data_reg[90] & ( (!MD8L52Q) # (MD8_mem[1][90]) ) ) # ( !CF4_in_data_reg[90] & ( (MD8L52Q & MD8_mem[1][90]) ) );


--MD6_mem[1][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][91] at FF_X47_Y42_N59
--register power-up is low

MD6_mem[1][91] = DFFEAS(MD6L71, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] at FF_X46_Y41_N58
--register power-up is low

CF3_in_data_reg[91] = DFFEAS(LF2_src_data[91], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~9 at MLABCELL_X47_Y42_N57
MD6L71 = ( CF3_in_data_reg[91] & ( (!MD6L61Q) # (MD6_mem[1][91]) ) ) # ( !CF3_in_data_reg[91] & ( (MD6L61Q & MD6_mem[1][91]) ) );


--MD8_mem[1][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][91] at FF_X47_Y41_N29
--register power-up is low

MD8_mem[1][91] = DFFEAS(MD8L62, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] at FF_X46_Y41_N25
--register power-up is low

CF4_in_data_reg[91] = DFFEAS(LF3_src_data[91], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~9 at MLABCELL_X47_Y41_N27
MD8L62 = ( MD8_mem_used[1] & ( MD8_mem[1][91] ) ) # ( !MD8_mem_used[1] & ( CF4_in_data_reg[91] ) );


--MD6_mem[1][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][92] at FF_X47_Y42_N38
--register power-up is low

MD6_mem[1][92] = DFFEAS(MD6L72, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] at FF_X46_Y41_N22
--register power-up is low

CF3_in_data_reg[92] = DFFEAS(LF2_src_data[92], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L72 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~10 at MLABCELL_X47_Y42_N36
MD6L72 = ( CF3_in_data_reg[92] & ( (!MD6L61Q) # (MD6_mem[1][92]) ) ) # ( !CF3_in_data_reg[92] & ( (MD6L61Q & MD6_mem[1][92]) ) );


--MD8_mem[1][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][92] at FF_X47_Y41_N26
--register power-up is low

MD8_mem[1][92] = DFFEAS(MD8L63, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] at FF_X46_Y41_N49
--register power-up is low

CF4_in_data_reg[92] = DFFEAS(LF3_src_data[92], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~10 at MLABCELL_X47_Y41_N24
MD8L63 = ( CF4_in_data_reg[92] & ( (!MD8L52Q) # (MD8_mem[1][92]) ) ) # ( !CF4_in_data_reg[92] & ( (MD8L52Q & MD8_mem[1][92]) ) );


--MD6_mem[1][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][93] at FF_X47_Y42_N41
--register power-up is low

MD6_mem[1][93] = DFFEAS(MD6L73, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] at FF_X48_Y42_N49
--register power-up is low

CF3_in_data_reg[93] = DFFEAS(LF2_src_data[93], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L73 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~11 at MLABCELL_X47_Y42_N39
MD6L73 = ( CF3_in_data_reg[93] & ( (!MD6L61Q) # (MD6_mem[1][93]) ) ) # ( !CF3_in_data_reg[93] & ( (MD6L61Q & MD6_mem[1][93]) ) );


--MD8_mem[1][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][93] at FF_X47_Y41_N2
--register power-up is low

MD8_mem[1][93] = DFFEAS(MD8L64, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] at FF_X46_Y41_N52
--register power-up is low

CF4_in_data_reg[93] = DFFEAS(LF3_src_data[93], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~11 at MLABCELL_X47_Y41_N0
MD8L64 = ( CF4_in_data_reg[93] & ( (!MD8L52Q) # (MD8_mem[1][93]) ) ) # ( !CF4_in_data_reg[93] & ( (MD8L52Q & MD8_mem[1][93]) ) );


--MD6_mem[1][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][94] at FF_X47_Y42_N32
--register power-up is low

MD6_mem[1][94] = DFFEAS(MD6L74, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] at FF_X48_Y42_N46
--register power-up is low

CF3_in_data_reg[94] = DFFEAS(LF2_src_data[94], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L74 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~12 at MLABCELL_X47_Y42_N30
MD6L74 = ( CF3_in_data_reg[94] & ( (!MD6L61Q) # (MD6_mem[1][94]) ) ) # ( !CF3_in_data_reg[94] & ( (MD6L61Q & MD6_mem[1][94]) ) );


--MD8_mem[1][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][94] at FF_X47_Y40_N20
--register power-up is low

MD8_mem[1][94] = DFFEAS(MD8L65, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] at FF_X48_Y42_N2
--register power-up is low

CF4_in_data_reg[94] = DFFEAS(LF3_src_data[94], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~12 at MLABCELL_X47_Y40_N18
MD8L65 = (!MD8L52Q & (CF4_in_data_reg[94])) # (MD8L52Q & ((MD8_mem[1][94])));


--MD6_mem[1][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][95] at FF_X47_Y42_N35
--register power-up is low

MD6_mem[1][95] = DFFEAS(MD6L75, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] at FF_X48_Y42_N55
--register power-up is low

CF3_in_data_reg[95] = DFFEAS(LF2_src_data[95], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~13 at MLABCELL_X47_Y42_N33
MD6L75 = ( CF3_in_data_reg[95] & ( (!MD6L61Q) # (MD6_mem[1][95]) ) ) # ( !CF3_in_data_reg[95] & ( (MD6L61Q & MD6_mem[1][95]) ) );


--MD8_mem[1][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][95] at FF_X47_Y41_N23
--register power-up is low

MD8_mem[1][95] = DFFEAS(MD8L66, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] at FF_X48_Y42_N4
--register power-up is low

CF4_in_data_reg[95] = DFFEAS(LF3_src_data[95], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~13 at MLABCELL_X47_Y41_N21
MD8L66 = ( MD8_mem_used[1] & ( MD8_mem[1][95] ) ) # ( !MD8_mem_used[1] & ( CF4_in_data_reg[95] ) );


--MD6_mem[1][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][96] at FF_X47_Y40_N5
--register power-up is low

MD6_mem[1][96] = DFFEAS(MD6L76, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] at FF_X48_Y42_N16
--register power-up is low

CF3_in_data_reg[96] = DFFEAS(LF2_src_data[96], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~14 at MLABCELL_X47_Y40_N3
MD6L76 = ( CF3_in_data_reg[96] & ( (!MD6L61Q) # (MD6_mem[1][96]) ) ) # ( !CF3_in_data_reg[96] & ( (MD6L61Q & MD6_mem[1][96]) ) );


--MD8_mem[1][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][96] at FF_X47_Y40_N2
--register power-up is low

MD8_mem[1][96] = DFFEAS(MD8L67, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] at FF_X48_Y42_N19
--register power-up is low

CF4_in_data_reg[96] = DFFEAS(LF3_src_data[96], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~14 at MLABCELL_X47_Y40_N0
MD8L67 = ( CF4_in_data_reg[96] & ( (!MD8L52Q) # (MD8_mem[1][96]) ) ) # ( !CF4_in_data_reg[96] & ( (MD8L52Q & MD8_mem[1][96]) ) );


--MD6_mem[1][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][97] at FF_X47_Y42_N17
--register power-up is low

MD6_mem[1][97] = DFFEAS(MD6L77, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] at FF_X48_Y42_N37
--register power-up is low

CF3_in_data_reg[97] = DFFEAS(LF2_src_data[97], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~15 at MLABCELL_X47_Y42_N15
MD6L77 = ( CF3_in_data_reg[97] & ( (!MD6L61Q) # (MD6_mem[1][97]) ) ) # ( !CF3_in_data_reg[97] & ( (MD6L61Q & MD6_mem[1][97]) ) );


--MD8_mem[1][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][97] at FF_X47_Y40_N47
--register power-up is low

MD8_mem[1][97] = DFFEAS(MD8L68, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] at FF_X48_Y42_N22
--register power-up is low

CF4_in_data_reg[97] = DFFEAS(LF3_src_data[97], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L68 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~15 at MLABCELL_X47_Y40_N45
MD8L68 = (!MD8L52Q & (CF4_in_data_reg[97])) # (MD8L52Q & ((MD8_mem[1][97])));


--MD6_mem[1][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][98] at FF_X47_Y42_N14
--register power-up is low

MD6_mem[1][98] = DFFEAS(MD6L78, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] at FF_X48_Y42_N58
--register power-up is low

CF3_in_data_reg[98] = DFFEAS(LF2_src_data[98], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~16 at MLABCELL_X47_Y42_N12
MD6L78 = ( CF3_in_data_reg[98] & ( (!MD6L61Q) # (MD6_mem[1][98]) ) ) # ( !CF3_in_data_reg[98] & ( (MD6L61Q & MD6_mem[1][98]) ) );


--MD8_mem[1][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][98] at FF_X47_Y40_N44
--register power-up is low

MD8_mem[1][98] = DFFEAS(MD8L69, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] at FF_X48_Y42_N7
--register power-up is low

CF4_in_data_reg[98] = DFFEAS(LF3_src_data[98], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L69 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~16 at MLABCELL_X47_Y40_N42
MD8L69 = ( CF4_in_data_reg[98] & ( (!MD8L52Q) # (MD8_mem[1][98]) ) ) # ( !CF4_in_data_reg[98] & ( (MD8L52Q & MD8_mem[1][98]) ) );


--MD6_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][99] at FF_X47_Y42_N56
--register power-up is low

MD6_mem[1][99] = DFFEAS(MD6L79, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] at FF_X48_Y42_N26
--register power-up is low

CF3_in_data_reg[99] = DFFEAS(LF2_src_data[99], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L79 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~17 at MLABCELL_X47_Y42_N54
MD6L79 = ( CF3_in_data_reg[99] & ( (!MD6L61Q) # (MD6_mem[1][99]) ) ) # ( !CF3_in_data_reg[99] & ( (MD6L61Q & MD6_mem[1][99]) ) );


--MD8_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][99] at FF_X47_Y40_N11
--register power-up is low

MD8_mem[1][99] = DFFEAS(MD8L70, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] at FF_X48_Y42_N11
--register power-up is low

CF4_in_data_reg[99] = DFFEAS(LF3_src_data[99], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L70 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~17 at MLABCELL_X47_Y40_N9
MD8L70 = ( MD8L52Q & ( MD8_mem[1][99] ) ) # ( !MD8L52Q & ( CF4_in_data_reg[99] ) );


--MD6_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][100] at FF_X47_Y42_N8
--register power-up is low

MD6_mem[1][100] = DFFEAS(MD6L80, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] at FF_X48_Y42_N28
--register power-up is low

CF3_in_data_reg[100] = DFFEAS(LF2_src_data[100], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L80 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~18 at MLABCELL_X47_Y42_N6
MD6L80 = ( CF3_in_data_reg[100] & ( (!MD6L61Q) # (MD6_mem[1][100]) ) ) # ( !CF3_in_data_reg[100] & ( (MD6L61Q & MD6_mem[1][100]) ) );


--MD8_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][100] at FF_X47_Y40_N23
--register power-up is low

MD8_mem[1][100] = DFFEAS(MD8L71, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] at FF_X48_Y42_N32
--register power-up is low

CF4_in_data_reg[100] = DFFEAS(LF3_src_data[100], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L71 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~18 at MLABCELL_X47_Y40_N21
MD8L71 = ( CF4_in_data_reg[100] & ( (!MD8L52Q) # (MD8_mem[1][100]) ) ) # ( !CF4_in_data_reg[100] & ( (MD8L52Q & MD8_mem[1][100]) ) );


--MD6_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[1][101] at FF_X47_Y42_N11
--register power-up is low

MD6_mem[1][101] = DFFEAS(MD6L81, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] at FF_X48_Y42_N40
--register power-up is low

CF3_in_data_reg[101] = DFFEAS(LF2_src_data[101], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD6L81 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem~19 at MLABCELL_X47_Y42_N9
MD6L81 = (!MD6L61Q & (CF3_in_data_reg[101])) # (MD6L61Q & ((MD6_mem[1][101])));


--MD8_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem[1][101] at FF_X47_Y41_N20
--register power-up is low

MD8_mem[1][101] = DFFEAS(MD8L72, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] at FF_X48_Y42_N34
--register power-up is low

CF4_in_data_reg[101] = DFFEAS(LF3_src_data[101], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD8L72 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem~19 at MLABCELL_X47_Y41_N18
MD8L72 = ( MD8_mem_used[1] & ( MD8_mem[1][101] ) ) # ( !MD8_mem_used[1] & ( CF4_in_data_reg[101] ) );


--KC1_readdata[0] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[0] at FF_X35_Y39_N13
--register power-up is low

KC1_readdata[0] = DFFEAS(KC1_read_mux_out[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][0] at FF_X37_Y39_N11
--register power-up is low

MD9_mem[1][0] = DFFEAS(MD9L26, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L26 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~0 at LABCELL_X37_Y39_N9
MD9L26 = ( MD9_mem[1][0] & ( MD9_mem_used[1] ) ) # ( MD9_mem[1][0] & ( !MD9_mem_used[1] & ( SE4_av_readdata_pre[0] ) ) ) # ( !MD9_mem[1][0] & ( !MD9_mem_used[1] & ( SE4_av_readdata_pre[0] ) ) );


--MD9L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|always0~0 at LABCELL_X40_Y40_N57
MD9L1 = ( MD9L34 ) # ( !MD9L34 & ( !MD9_mem_used[0] ) );


--MD5_mem[1][30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30] at FF_X46_Y38_N50
--register power-up is low

MD5_mem[1][30] = DFFEAS(MD5L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD5L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem~0 at LABCELL_X46_Y38_N48
MD5L17 = ( MD5_mem[1][30] & ( MD5L16Q ) ) # ( MD5_mem[1][30] & ( !MD5L16Q & ( SE2_av_readdata_pre[30] ) ) ) # ( !MD5_mem[1][30] & ( !MD5L16Q & ( SE2_av_readdata_pre[30] ) ) );


--MD5L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0 at LABCELL_X43_Y38_N39
MD5L1 = ( NC1_h2f_lw_RREADY[0] ) # ( !NC1_h2f_lw_RREADY[0] & ( !MD5_mem_used[0] ) );


--CF2_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] at FF_X36_Y37_N44
--register power-up is low

CF2_int_nxt_addr_reg_dly[2] = DFFEAS(CF2L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--JC1_data_out[0] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[0] at FF_X36_Y39_N59
--register power-up is low

JC1_data_out[0] = DFFEAS(JC1L4, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--CF3_int_nxt_addr_reg_dly[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] at FF_X39_Y37_N26
--register power-up is low

CF3_int_nxt_addr_reg_dly[3] = DFFEAS(CF3L62, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] at FF_X39_Y37_N8
--register power-up is low

CF3_int_nxt_addr_reg_dly[2] = DFFEAS(CF3L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--JC1_readdata[0] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[0] at LABCELL_X36_Y39_N3
JC1_readdata[0] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (JC1_data_out[0] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][0] at FF_X36_Y39_N2
--register power-up is low

MD7_mem[1][0] = DFFEAS(MD7L75, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L75 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~0 at LABCELL_X36_Y39_N0
MD7L75 = ( SE3_av_readdata_pre[0] & ( (!MD7L74Q) # (MD7_mem[1][0]) ) ) # ( !SE3_av_readdata_pre[0] & ( (MD7L74Q & MD7_mem[1][0]) ) );


--MD7L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|always0~0 at LABCELL_X46_Y38_N21
MD7L1 = (!MD7_mem_used[0]) # (MD7L107);


--KC1_readdata[1] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[1] at FF_X35_Y39_N52
--register power-up is low

KC1_readdata[1] = DFFEAS(KC1_read_mux_out[1], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][1] at FF_X37_Y39_N26
--register power-up is low

MD9_mem[1][1] = DFFEAS(MD9L27, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L27 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~1 at LABCELL_X37_Y39_N24
MD9L27 = ( SE4_av_readdata_pre[1] & ( (!MD9_mem_used[1]) # (MD9_mem[1][1]) ) ) # ( !SE4_av_readdata_pre[1] & ( (MD9_mem_used[1] & MD9_mem[1][1]) ) );


--MD5_mem[1][31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31] at FF_X46_Y38_N29
--register power-up is low

MD5_mem[1][31] = DFFEAS(MD5L18, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD5L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem~1 at LABCELL_X46_Y38_N27
MD5L18 = ( SE2_av_readdata_pre[31] & ( (!MD5L16Q) # (MD5_mem[1][31]) ) ) # ( !SE2_av_readdata_pre[31] & ( (MD5L16Q & MD5_mem[1][31]) ) );


--JC1_data_out[1] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[1] at FF_X37_Y36_N56
--register power-up is low

JC1_data_out[1] = DFFEAS(JC1L6, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[1] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[1] at LABCELL_X37_Y36_N12
JC1_readdata[1] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (!CF3_int_nxt_addr_reg_dly[2] & JC1_data_out[1]) ) );


--MD7_mem[1][1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][1] at FF_X37_Y36_N17
--register power-up is low

MD7_mem[1][1] = DFFEAS(MD7L76, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L76 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~1 at LABCELL_X37_Y36_N15
MD7L76 = ( MD7L74Q & ( MD7_mem[1][1] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[1] ) );


--KC1_readdata[2] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[2] at FF_X35_Y39_N44
--register power-up is low

KC1_readdata[2] = DFFEAS(KC1_read_mux_out[2], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][2] at FF_X37_Y39_N29
--register power-up is low

MD9_mem[1][2] = DFFEAS(MD9L28, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L28 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~2 at LABCELL_X37_Y39_N27
MD9L28 = (!MD9_mem_used[1] & (SE4_av_readdata_pre[2])) # (MD9_mem_used[1] & ((MD9_mem[1][2])));


--JC1_data_out[2] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[2] at FF_X37_Y36_N59
--register power-up is low

JC1_data_out[2] = DFFEAS(JC1L8, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[2] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[2] at LABCELL_X37_Y36_N9
JC1_readdata[2] = ( !CF3_int_nxt_addr_reg_dly[2] & ( (!CF3_int_nxt_addr_reg_dly[3] & JC1_data_out[2]) ) );


--MD7_mem[1][2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][2] at FF_X37_Y36_N8
--register power-up is low

MD7_mem[1][2] = DFFEAS(MD7L77, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L77 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~2 at LABCELL_X37_Y36_N6
MD7L77 = (!MD7L74Q & (SE3_av_readdata_pre[2])) # (MD7L74Q & ((MD7_mem[1][2])));


--JC1_data_out[3] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[3] at FF_X45_Y39_N53
--register power-up is low

JC1_data_out[3] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[3],  ,  , VCC);


--JC1_readdata[3] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[3] at LABCELL_X45_Y39_N24
JC1_readdata[3] = ( JC1_data_out[3] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][3] at FF_X47_Y39_N38
--register power-up is low

MD7_mem[1][3] = DFFEAS(MD7L78, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L78 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~3 at MLABCELL_X47_Y39_N36
MD7L78 = ( SE3_av_readdata_pre[3] & ( (!MD7L74Q) # (MD7_mem[1][3]) ) ) # ( !SE3_av_readdata_pre[3] & ( (MD7L74Q & MD7_mem[1][3]) ) );


--KC1_readdata[3] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[3] at FF_X35_Y39_N4
--register power-up is low

KC1_readdata[3] = DFFEAS(KC1_read_mux_out[3], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][3] at FF_X37_Y39_N23
--register power-up is low

MD9_mem[1][3] = DFFEAS(MD9L29, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L29 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~3 at LABCELL_X37_Y39_N21
MD9L29 = ( MD9_mem[1][3] & ( MD9_mem_used[1] ) ) # ( MD9_mem[1][3] & ( !MD9_mem_used[1] & ( SE4_av_readdata_pre[3] ) ) ) # ( !MD9_mem[1][3] & ( !MD9_mem_used[1] & ( SE4_av_readdata_pre[3] ) ) );


--KC1_readdata[4] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[4] at FF_X35_Y39_N32
--register power-up is low

KC1_readdata[4] = DFFEAS(KC1_read_mux_out[4], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][4] at FF_X37_Y39_N5
--register power-up is low

MD9_mem[1][4] = DFFEAS(MD9L30, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~4 at LABCELL_X37_Y39_N3
MD9L30 = ( MD9_mem[1][4] & ( SE4_av_readdata_pre[4] ) ) # ( !MD9_mem[1][4] & ( SE4_av_readdata_pre[4] & ( !MD9_mem_used[1] ) ) ) # ( MD9_mem[1][4] & ( !SE4_av_readdata_pre[4] & ( MD9_mem_used[1] ) ) );


--JC1_data_out[4] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[4] at FF_X37_Y36_N26
--register power-up is low

JC1_data_out[4] = DFFEAS(JC1L11, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[4] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[4] at LABCELL_X37_Y36_N45
JC1_readdata[4] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (JC1_data_out[4] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][4] at FF_X37_Y36_N44
--register power-up is low

MD7_mem[1][4] = DFFEAS(MD7L79, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L79 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~4 at LABCELL_X37_Y36_N42
MD7L79 = ( SE3_av_readdata_pre[4] & ( (!MD7L74Q) # (MD7_mem[1][4]) ) ) # ( !SE3_av_readdata_pre[4] & ( (MD7L74Q & MD7_mem[1][4]) ) );


--KC1_readdata[5] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[5] at FF_X35_Y39_N38
--register power-up is low

KC1_readdata[5] = DFFEAS(KC1_read_mux_out[5], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][5] at FF_X37_Y39_N56
--register power-up is low

MD9_mem[1][5] = DFFEAS(MD9L31, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L31 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~5 at LABCELL_X37_Y39_N54
MD9L31 = ( SE4_av_readdata_pre[5] & ( (!MD9_mem_used[1]) # (MD9_mem[1][5]) ) ) # ( !SE4_av_readdata_pre[5] & ( (MD9_mem_used[1] & MD9_mem[1][5]) ) );


--JC1_data_out[5] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[5] at FF_X37_Y36_N29
--register power-up is low

JC1_data_out[5] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[5],  ,  , VCC);


--JC1_readdata[5] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[5] at LABCELL_X37_Y36_N3
JC1_readdata[5] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (JC1_data_out[5] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][5] at FF_X37_Y36_N2
--register power-up is low

MD7_mem[1][5] = DFFEAS(MD7L80, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L80 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~5 at LABCELL_X37_Y36_N0
MD7L80 = ( MD7L74Q & ( MD7_mem[1][5] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[5] ) );


--KC1_readdata[6] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[6] at FF_X35_Y39_N23
--register power-up is low

KC1_readdata[6] = DFFEAS(KC1_read_mux_out[6], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][6] at FF_X37_Y39_N59
--register power-up is low

MD9_mem[1][6] = DFFEAS(MD9L32, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L32 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~6 at LABCELL_X37_Y39_N57
MD9L32 = ( SE4_av_readdata_pre[6] & ( (!MD9_mem_used[1]) # (MD9_mem[1][6]) ) ) # ( !SE4_av_readdata_pre[6] & ( (MD9_mem_used[1] & MD9_mem[1][6]) ) );


--JC1_data_out[6] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[6] at FF_X37_Y36_N20
--register power-up is low

JC1_data_out[6] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[6],  ,  , VCC);


--JC1_readdata[6] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[6] at LABCELL_X37_Y36_N51
JC1_readdata[6] = ( JC1_data_out[6] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][6] at FF_X37_Y36_N50
--register power-up is low

MD7_mem[1][6] = DFFEAS(MD7L81, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L81 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~6 at LABCELL_X37_Y36_N48
MD7L81 = ( SE3_av_readdata_pre[6] & ( (!MD7L74Q) # (MD7_mem[1][6]) ) ) # ( !SE3_av_readdata_pre[6] & ( (MD7L74Q & MD7_mem[1][6]) ) );


--JC1_data_out[7] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[7] at FF_X34_Y39_N59
--register power-up is low

JC1_data_out[7] = DFFEAS(JC1L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[7] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[7] at LABCELL_X36_Y39_N51
JC1_readdata[7] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (!CF3_int_nxt_addr_reg_dly[2] & JC1_data_out[7]) ) );


--MD7_mem[1][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][7] at FF_X36_Y39_N50
--register power-up is low

MD7_mem[1][7] = DFFEAS(MD7L82, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L82 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~7 at LABCELL_X36_Y39_N48
MD7L82 = (!MD7L74Q & (SE3_av_readdata_pre[7])) # (MD7L74Q & ((MD7_mem[1][7])));


--KC1_readdata[7] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|readdata[7] at FF_X35_Y39_N58
--register power-up is low

KC1_readdata[7] = DFFEAS(KC1_read_mux_out[7], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9_mem[1][7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem[1][7] at FF_X37_Y39_N53
--register power-up is low

MD9_mem[1][7] = DFFEAS(MD9L33, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD9L33 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem~7 at LABCELL_X37_Y39_N51
MD9L33 = ( MD9_mem[1][7] & ( SE4_av_readdata_pre[7] ) ) # ( !MD9_mem[1][7] & ( SE4_av_readdata_pre[7] & ( !MD9_mem_used[1] ) ) ) # ( MD9_mem[1][7] & ( !SE4_av_readdata_pre[7] & ( MD9_mem_used[1] ) ) );


--JC1_data_out[8] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[8] at FF_X45_Y39_N10
--register power-up is low

JC1_data_out[8] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[8],  ,  , VCC);


--JC1_readdata[8] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[8] at LABCELL_X46_Y38_N54
JC1_readdata[8] = (!CF3_int_nxt_addr_reg_dly[3] & (JC1_data_out[8] & !CF3_int_nxt_addr_reg_dly[2]));


--MD7_mem[1][8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][8] at FF_X46_Y38_N59
--register power-up is low

MD7_mem[1][8] = DFFEAS(MD7L83, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L83 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~8 at LABCELL_X46_Y38_N57
MD7L83 = ( MD7L74Q & ( MD7_mem[1][8] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[8] ) );


--MD5_mem[1][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16] at FF_X40_Y40_N2
--register power-up is low

MD5_mem[1][16] = DFFEAS(MD5L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD5L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem~2 at LABCELL_X40_Y40_N0
MD5L19 = ( CF1_in_ready_hold & ( (!MD5L16Q) # (MD5_mem[1][16]) ) ) # ( !CF1_in_ready_hold & ( (MD5L16Q & MD5_mem[1][16]) ) );


--JC1_data_out[9] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[9] at FF_X47_Y38_N44
--register power-up is low

JC1_data_out[9] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[9],  ,  , VCC);


--JC1_readdata[9] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[9] at MLABCELL_X47_Y38_N39
JC1_readdata[9] = ( !CF3_int_nxt_addr_reg_dly[2] & ( (JC1_data_out[9] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][9] at FF_X46_Y38_N47
--register power-up is low

MD7_mem[1][9] = DFFEAS(MD7L84, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L84 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~9 at LABCELL_X46_Y38_N45
MD7L84 = ( MD7_mem[1][9] & ( MD7L74Q ) ) # ( MD7_mem[1][9] & ( !MD7L74Q & ( SE3_av_readdata_pre[9] ) ) ) # ( !MD7_mem[1][9] & ( !MD7L74Q & ( SE3_av_readdata_pre[9] ) ) );


--JC1_data_out[10] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[10] at FF_X47_Y38_N46
--register power-up is low

JC1_data_out[10] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[10],  ,  , VCC);


--JC1_readdata[10] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[10] at MLABCELL_X47_Y38_N6
JC1_readdata[10] = ( JC1_data_out[10] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][10] at FF_X47_Y38_N11
--register power-up is low

MD7_mem[1][10] = DFFEAS(MD7L85, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L85 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~10 at MLABCELL_X47_Y38_N9
MD7L85 = ( MD7L74Q & ( MD7_mem[1][10] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[10] ) );


--JC1_data_out[11] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[11] at FF_X47_Y38_N13
--register power-up is low

JC1_data_out[11] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[11],  ,  , VCC);


--JC1_readdata[11] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[11] at MLABCELL_X47_Y38_N54
JC1_readdata[11] = ( JC1_data_out[11] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][11] at FF_X47_Y38_N59
--register power-up is low

MD7_mem[1][11] = DFFEAS(MD7L86, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L86 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~11 at MLABCELL_X47_Y38_N57
MD7L86 = ( SE3_av_readdata_pre[11] & ( (!MD7_mem_used[1]) # (MD7_mem[1][11]) ) ) # ( !SE3_av_readdata_pre[11] & ( (MD7_mem_used[1] & MD7_mem[1][11]) ) );


--JC1_data_out[12] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[12] at FF_X47_Y36_N40
--register power-up is low

JC1_data_out[12] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[12],  ,  , VCC);


--JC1_readdata[12] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[12] at LABCELL_X46_Y38_N6
JC1_readdata[12] = (!CF3_int_nxt_addr_reg_dly[2] & (JC1_data_out[12] & !CF3_int_nxt_addr_reg_dly[3]));


--MD7_mem[1][12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][12] at FF_X46_Y38_N11
--register power-up is low

MD7_mem[1][12] = DFFEAS(MD7L87, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L87 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~12 at LABCELL_X46_Y38_N9
MD7L87 = ( MD7L74Q & ( MD7_mem[1][12] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[12] ) );


--JC1_data_out[13] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[13] at FF_X47_Y38_N19
--register power-up is low

JC1_data_out[13] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[13],  ,  , VCC);


--JC1_readdata[13] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[13] at MLABCELL_X47_Y38_N0
JC1_readdata[13] = ( JC1_data_out[13] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][13] at FF_X47_Y38_N5
--register power-up is low

MD7_mem[1][13] = DFFEAS(MD7L88, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L88 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~13 at MLABCELL_X47_Y38_N3
MD7L88 = ( SE3_av_readdata_pre[13] & ( (!MD7_mem_used[1]) # (MD7_mem[1][13]) ) ) # ( !SE3_av_readdata_pre[13] & ( (MD7_mem_used[1] & MD7_mem[1][13]) ) );


--JC1_data_out[14] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[14] at FF_X36_Y39_N25
--register power-up is low

JC1_data_out[14] = DFFEAS(JC1L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[14] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[14] at LABCELL_X36_Y39_N42
JC1_readdata[14] = ( JC1_data_out[14] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][14] at FF_X36_Y39_N47
--register power-up is low

MD7_mem[1][14] = DFFEAS(MD7L89, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L89 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~14 at LABCELL_X36_Y39_N45
MD7L89 = ( MD7L74Q & ( MD7_mem[1][14] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[14] ) );


--JC1_data_out[15] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[15] at FF_X47_Y38_N22
--register power-up is low

JC1_data_out[15] = DFFEAS(JC1L25, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[15] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[15] at MLABCELL_X47_Y38_N24
JC1_readdata[15] = ( JC1_data_out[15] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][15] at FF_X47_Y38_N29
--register power-up is low

MD7_mem[1][15] = DFFEAS(MD7L90, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L90 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~15 at MLABCELL_X47_Y38_N27
MD7L90 = ( SE3_av_readdata_pre[15] & ( (!MD7_mem_used[1]) # (MD7_mem[1][15]) ) ) # ( !SE3_av_readdata_pre[15] & ( (MD7_mem_used[1] & MD7_mem[1][15]) ) );


--JC1_data_out[16] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[16] at FF_X36_Y39_N28
--register power-up is low

JC1_data_out[16] = DFFEAS(JC1L27, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[16] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[16] at MLABCELL_X47_Y39_N54
JC1_readdata[16] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (JC1_data_out[16] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][16] at FF_X47_Y39_N59
--register power-up is low

MD7_mem[1][16] = DFFEAS(MD7L91, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L91 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~16 at MLABCELL_X47_Y39_N57
MD7L91 = ( SE3_av_readdata_pre[16] & ( (!MD7L74Q) # (MD7_mem[1][16]) ) ) # ( !SE3_av_readdata_pre[16] & ( (MD7L74Q & MD7_mem[1][16]) ) );


--JC1_data_out[17] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[17] at FF_X36_Y39_N20
--register power-up is low

JC1_data_out[17] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[17],  ,  , VCC);


--JC1_readdata[17] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[17] at LABCELL_X36_Y39_N6
JC1_readdata[17] = (!CF3_int_nxt_addr_reg_dly[3] & (JC1_data_out[17] & !CF3_int_nxt_addr_reg_dly[2]));


--MD7_mem[1][17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][17] at FF_X36_Y39_N11
--register power-up is low

MD7_mem[1][17] = DFFEAS(MD7L92, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L92 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~17 at LABCELL_X36_Y39_N9
MD7L92 = ( MD7L74Q & ( MD7_mem[1][17] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[17] ) );


--JC1_data_out[18] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[18] at FF_X36_Y39_N22
--register power-up is low

JC1_data_out[18] = DFFEAS(JC1L31, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[18] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[18] at LABCELL_X45_Y38_N30
JC1_readdata[18] = ( JC1_data_out[18] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][18] at FF_X45_Y38_N35
--register power-up is low

MD7_mem[1][18] = DFFEAS(MD7L93, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L93 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~18 at LABCELL_X45_Y38_N33
MD7L93 = ( MD7L74Q & ( MD7_mem[1][18] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[18] ) );


--JC1_data_out[19] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[19] at FF_X45_Y39_N37
--register power-up is low

JC1_data_out[19] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[19],  ,  , VCC);


--JC1_readdata[19] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[19] at LABCELL_X45_Y38_N54
JC1_readdata[19] = ( JC1_data_out[19] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][19] at FF_X45_Y38_N59
--register power-up is low

MD7_mem[1][19] = DFFEAS(MD7L94, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L94 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~19 at LABCELL_X45_Y38_N57
MD7L94 = ( SE3_av_readdata_pre[19] & ( (!MD7L74Q) # (MD7_mem[1][19]) ) ) # ( !SE3_av_readdata_pre[19] & ( (MD7L74Q & MD7_mem[1][19]) ) );


--JC1_data_out[20] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[20] at FF_X47_Y39_N10
--register power-up is low

JC1_data_out[20] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[20],  ,  , VCC);


--JC1_readdata[20] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[20] at MLABCELL_X47_Y39_N27
JC1_readdata[20] = ( JC1_data_out[20] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][20] at FF_X47_Y39_N26
--register power-up is low

MD7_mem[1][20] = DFFEAS(MD7L95, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L95 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~20 at MLABCELL_X47_Y39_N24
MD7L95 = ( SE3_av_readdata_pre[20] & ( (!MD7L74Q) # (MD7_mem[1][20]) ) ) # ( !SE3_av_readdata_pre[20] & ( (MD7L74Q & MD7_mem[1][20]) ) );


--JC1_data_out[21] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[21] at FF_X45_Y39_N49
--register power-up is low

JC1_data_out[21] = DFFEAS(JC1L35, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[21] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[21] at LABCELL_X45_Y39_N54
JC1_readdata[21] = ( JC1_data_out[21] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][21] at FF_X45_Y39_N59
--register power-up is low

MD7_mem[1][21] = DFFEAS(MD7L96, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L96 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~21 at LABCELL_X45_Y39_N57
MD7L96 = ( SE3_av_readdata_pre[21] & ( (!MD7L74Q) # (MD7_mem[1][21]) ) ) # ( !SE3_av_readdata_pre[21] & ( (MD7L74Q & MD7_mem[1][21]) ) );


--JC1_data_out[22] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[22] at FF_X47_Y39_N7
--register power-up is low

JC1_data_out[22] = DFFEAS(JC1L37, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[22] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[22] at MLABCELL_X47_Y39_N3
JC1_readdata[22] = ( JC1_data_out[22] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][22] at FF_X47_Y39_N2
--register power-up is low

MD7_mem[1][22] = DFFEAS(MD7L97, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L97 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~22 at MLABCELL_X47_Y39_N0
MD7L97 = ( SE3_av_readdata_pre[22] & ( (!MD7L74Q) # (MD7_mem[1][22]) ) ) # ( !SE3_av_readdata_pre[22] & ( (MD7L74Q & MD7_mem[1][22]) ) );


--JC1_data_out[23] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[23] at FF_X45_Y38_N1
--register power-up is low

JC1_data_out[23] = DFFEAS(JC1L39, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[23] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[23] at LABCELL_X45_Y38_N18
JC1_readdata[23] = ( JC1_data_out[23] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][23] at FF_X45_Y38_N23
--register power-up is low

MD7_mem[1][23] = DFFEAS(MD7L98, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L98 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~23 at LABCELL_X45_Y38_N21
MD7L98 = ( SE3_av_readdata_pre[23] & ( (!MD7L74Q) # (MD7_mem[1][23]) ) ) # ( !SE3_av_readdata_pre[23] & ( (MD7L74Q & MD7_mem[1][23]) ) );


--JC1_data_out[24] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[24] at FF_X36_Y38_N1
--register power-up is low

JC1_data_out[24] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[24],  ,  , VCC);


--JC1_readdata[24] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[24] at LABCELL_X45_Y38_N24
JC1_readdata[24] = ( !CF3_int_nxt_addr_reg_dly[2] & ( (JC1_data_out[24] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][24] at FF_X45_Y38_N47
--register power-up is low

MD7_mem[1][24] = DFFEAS(MD7L99, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L99 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~24 at LABCELL_X45_Y38_N45
MD7L99 = ( MD7_mem[1][24] & ( SE3_av_readdata_pre[24] ) ) # ( !MD7_mem[1][24] & ( SE3_av_readdata_pre[24] & ( !MD7L74Q ) ) ) # ( MD7_mem[1][24] & ( !SE3_av_readdata_pre[24] & ( MD7L74Q ) ) );


--JC1_data_out[25] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[25] at FF_X45_Y39_N7
--register power-up is low

JC1_data_out[25] = DFFEAS(JC1L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[25] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[25] at LABCELL_X45_Y39_N18
JC1_readdata[25] = ( JC1_data_out[25] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][25] at FF_X45_Y39_N23
--register power-up is low

MD7_mem[1][25] = DFFEAS(MD7L100, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L100 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~25 at LABCELL_X45_Y39_N21
MD7L100 = ( SE3_av_readdata_pre[25] & ( (!MD7L74Q) # (MD7_mem[1][25]) ) ) # ( !SE3_av_readdata_pre[25] & ( (MD7L74Q & MD7_mem[1][25]) ) );


--JC1_data_out[26] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[26] at FF_X47_Y38_N16
--register power-up is low

JC1_data_out[26] = DFFEAS(JC1L44, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[26] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[26] at MLABCELL_X47_Y39_N21
JC1_readdata[26] = ( !CF3_int_nxt_addr_reg_dly[3] & ( (!CF3_int_nxt_addr_reg_dly[2] & JC1_data_out[26]) ) );


--MD7_mem[1][26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][26] at FF_X47_Y39_N20
--register power-up is low

MD7_mem[1][26] = DFFEAS(MD7L101, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L101 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~26 at MLABCELL_X47_Y39_N18
MD7L101 = ( SE3_av_readdata_pre[26] & ( (!MD7L74Q) # (MD7_mem[1][26]) ) ) # ( !SE3_av_readdata_pre[26] & ( (MD7L74Q & MD7_mem[1][26]) ) );


--JC1_data_out[27] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[27] at FF_X42_Y38_N46
--register power-up is low

JC1_data_out[27] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[27],  ,  , VCC);


--JC1_readdata[27] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[27] at LABCELL_X45_Y38_N6
JC1_readdata[27] = ( JC1_data_out[27] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][27] at FF_X45_Y38_N11
--register power-up is low

MD7_mem[1][27] = DFFEAS(MD7L102, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L102 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~27 at LABCELL_X45_Y38_N9
MD7L102 = ( MD7L74Q & ( MD7_mem[1][27] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[27] ) );


--JC1_data_out[28] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[28] at FF_X45_Y39_N40
--register power-up is low

JC1_data_out[28] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[28],  ,  , VCC);


--JC1_readdata[28] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[28] at LABCELL_X45_Y39_N0
JC1_readdata[28] = ( JC1_data_out[28] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][28] at FF_X45_Y39_N5
--register power-up is low

MD7_mem[1][28] = DFFEAS(MD7L103, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~28 at LABCELL_X45_Y39_N3
MD7L103 = ( SE3_av_readdata_pre[28] & ( (!MD7L74Q) # (MD7_mem[1][28]) ) ) # ( !SE3_av_readdata_pre[28] & ( (MD7L74Q & MD7_mem[1][28]) ) );


--JC1_data_out[29] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[29] at FF_X45_Y39_N43
--register power-up is low

JC1_data_out[29] = DFFEAS(JC1L48, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[29] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[29] at MLABCELL_X47_Y39_N30
JC1_readdata[29] = ( JC1_data_out[29] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][29] at FF_X47_Y39_N35
--register power-up is low

MD7_mem[1][29] = DFFEAS(MD7L104, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L104 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~29 at MLABCELL_X47_Y39_N33
MD7L104 = ( SE3_av_readdata_pre[29] & ( (!MD7L74Q) # (MD7_mem[1][29]) ) ) # ( !SE3_av_readdata_pre[29] & ( (MD7L74Q & MD7_mem[1][29]) ) );


--JC1_data_out[30] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[30] at FF_X45_Y39_N46
--register power-up is low

JC1_data_out[30] = DFFEAS(JC1L50, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1,  ,  ,  ,  );


--JC1_readdata[30] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[30] at MLABCELL_X47_Y39_N39
JC1_readdata[30] = ( JC1_data_out[30] & ( (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]) ) );


--MD7_mem[1][30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][30] at FF_X45_Y39_N29
--register power-up is low

MD7_mem[1][30] = DFFEAS(MD7L105, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~30 at LABCELL_X45_Y39_N27
MD7L105 = (!MD7L74Q & (SE3_av_readdata_pre[30])) # (MD7L74Q & ((MD7_mem[1][30])));


--JC1_data_out[31] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[31] at FF_X36_Y39_N55
--register power-up is low

JC1_data_out[31] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[31],  ,  , VCC);


--JC1_readdata[31] is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|readdata[31] at LABCELL_X36_Y39_N12
JC1_readdata[31] = ( JC1_data_out[31] & ( (!CF3_int_nxt_addr_reg_dly[3] & !CF3_int_nxt_addr_reg_dly[2]) ) );


--MD7_mem[1][31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem[1][31] at FF_X36_Y39_N17
--register power-up is low

MD7_mem[1][31] = DFFEAS(MD7L106, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD7L106 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem~31 at LABCELL_X36_Y39_N15
MD7L106 = ( MD7L74Q & ( MD7_mem[1][31] ) ) # ( !MD7L74Q & ( SE3_av_readdata_pre[31] ) );


--MD4_mem[1][90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][90] at FF_X48_Y41_N41
--register power-up is low

MD4_mem[1][90] = DFFEAS(MD4L56, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] at FF_X48_Y41_N10
--register power-up is low

CF2_in_data_reg[90] = DFFEAS(LF1L10, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~7 at LABCELL_X48_Y41_N39
MD4L56 = ( CF2_in_data_reg[90] & ( (!MD4L48Q) # (MD4_mem[1][90]) ) ) # ( !CF2_in_data_reg[90] & ( (MD4L48Q & MD4_mem[1][90]) ) );


--MD4_mem[1][91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][91] at FF_X48_Y41_N38
--register power-up is low

MD4_mem[1][91] = DFFEAS(MD4L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] at FF_X48_Y41_N7
--register power-up is low

CF2_in_data_reg[91] = DFFEAS(LF1L11, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~8 at LABCELL_X48_Y41_N36
MD4L57 = ( CF2_in_data_reg[91] & ( (!MD4L48Q) # (MD4_mem[1][91]) ) ) # ( !CF2_in_data_reg[91] & ( (MD4L48Q & MD4_mem[1][91]) ) );


--MD4_mem[1][92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][92] at FF_X48_Y41_N2
--register power-up is low

MD4_mem[1][92] = DFFEAS(MD4L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] at FF_X48_Y41_N25
--register power-up is low

CF2_in_data_reg[92] = DFFEAS(LF1L12, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~9 at LABCELL_X48_Y41_N0
MD4L58 = ( CF2_in_data_reg[92] & ( (!MD4L48Q) # (MD4_mem[1][92]) ) ) # ( !CF2_in_data_reg[92] & ( (MD4L48Q & MD4_mem[1][92]) ) );


--MD4_mem[1][93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][93] at FF_X48_Y41_N32
--register power-up is low

MD4_mem[1][93] = DFFEAS(MD4L59, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] at FF_X48_Y41_N13
--register power-up is low

CF2_in_data_reg[93] = DFFEAS(LF1L13, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~10 at LABCELL_X48_Y41_N30
MD4L59 = ( CF2_in_data_reg[93] & ( (!MD4L48Q) # (MD4_mem[1][93]) ) ) # ( !CF2_in_data_reg[93] & ( (MD4L48Q & MD4_mem[1][93]) ) );


--MD4_mem[1][94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][94] at FF_X48_Y41_N35
--register power-up is low

MD4_mem[1][94] = DFFEAS(MD4L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] at FF_X48_Y41_N17
--register power-up is low

CF2_in_data_reg[94] = DFFEAS(LF1L14, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~11 at LABCELL_X48_Y41_N33
MD4L60 = (!MD4L48Q & (CF2_in_data_reg[94])) # (MD4L48Q & ((MD4_mem[1][94])));


--MD4_mem[1][95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][95] at FF_X46_Y40_N44
--register power-up is low

MD4_mem[1][95] = DFFEAS(MD4L61, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] at FF_X46_Y40_N40
--register power-up is low

CF2_in_data_reg[95] = DFFEAS(LF1L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~12 at LABCELL_X46_Y40_N42
MD4L61 = ( MD4_mem[1][95] & ( CF2_in_data_reg[95] ) ) # ( !MD4_mem[1][95] & ( CF2_in_data_reg[95] & ( !MD4L48Q ) ) ) # ( MD4_mem[1][95] & ( !CF2_in_data_reg[95] & ( MD4L48Q ) ) );


--MD4_mem[1][96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][96] at FF_X48_Y40_N44
--register power-up is low

MD4_mem[1][96] = DFFEAS(MD4L62, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] at FF_X48_Y40_N25
--register power-up is low

CF2_in_data_reg[96] = DFFEAS(LF1L16, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~13 at LABCELL_X48_Y40_N42
MD4L62 = ( MD4_mem[1][96] & ( CF2_in_data_reg[96] ) ) # ( !MD4_mem[1][96] & ( CF2_in_data_reg[96] & ( !MD4L48Q ) ) ) # ( MD4_mem[1][96] & ( !CF2_in_data_reg[96] & ( MD4L48Q ) ) );


--MD4_mem[1][97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97] at FF_X48_Y40_N59
--register power-up is low

MD4_mem[1][97] = DFFEAS(MD4L63, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] at FF_X48_Y40_N28
--register power-up is low

CF2_in_data_reg[97] = DFFEAS(LF1L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~14 at LABCELL_X48_Y40_N57
MD4L63 = ( MD4_mem[1][97] & ( CF2_in_data_reg[97] ) ) # ( !MD4_mem[1][97] & ( CF2_in_data_reg[97] & ( !MD4L48Q ) ) ) # ( MD4_mem[1][97] & ( !CF2_in_data_reg[97] & ( MD4L48Q ) ) );


--MD4_mem[1][98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][98] at FF_X48_Y40_N38
--register power-up is low

MD4_mem[1][98] = DFFEAS(MD4L64, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] at FF_X48_Y40_N7
--register power-up is low

CF2_in_data_reg[98] = DFFEAS(LF1L18, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~15 at LABCELL_X48_Y40_N36
MD4L64 = ( CF2_in_data_reg[98] & ( (!MD4L48Q) # (MD4_mem[1][98]) ) ) # ( !CF2_in_data_reg[98] & ( (MD4L48Q & MD4_mem[1][98]) ) );


--MD4_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][99] at FF_X48_Y40_N41
--register power-up is low

MD4_mem[1][99] = DFFEAS(MD4L65, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] at FF_X48_Y40_N10
--register power-up is low

CF2_in_data_reg[99] = DFFEAS(LF1L19, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~16 at LABCELL_X48_Y40_N39
MD4L65 = ( CF2_in_data_reg[99] & ( (!MD4L48Q) # (MD4_mem[1][99]) ) ) # ( !CF2_in_data_reg[99] & ( (MD4L48Q & MD4_mem[1][99]) ) );


--MD4_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][100] at FF_X48_Y41_N5
--register power-up is low

MD4_mem[1][100] = DFFEAS(MD4L66, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] at FF_X48_Y41_N55
--register power-up is low

CF2_in_data_reg[100] = DFFEAS(LF1L20, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~17 at LABCELL_X48_Y41_N3
MD4L66 = ( CF2_in_data_reg[100] & ( (!MD4L48Q) # (MD4_mem[1][100]) ) ) # ( !CF2_in_data_reg[100] & ( (MD4L48Q & MD4_mem[1][100]) ) );


--MD4_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][101] at FF_X46_Y40_N23
--register power-up is low

MD4_mem[1][101] = DFFEAS(MD4L67, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] at FF_X46_Y40_N13
--register power-up is low

CF2_in_data_reg[101] = DFFEAS(LF1L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--MD4L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem~18 at LABCELL_X46_Y40_N21
MD4L67 = ( MD4_mem[1][101] & ( CF2_in_data_reg[101] ) ) # ( !MD4_mem[1][101] & ( CF2_in_data_reg[101] & ( !MD4L48Q ) ) ) # ( MD4_mem[1][101] & ( !CF2_in_data_reg[101] & ( MD4L48Q ) ) );


--YE1_top_priority_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X47_Y51_N31
--register power-up is low

YE1_top_priority_reg[1] = DFFEAS(YE1L2, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , YE1L7,  ,  ,  ,  );


--YE1_top_priority_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X47_Y51_N35
--register power-up is low

YE1_top_priority_reg[0] = DFFEAS(YE1L8, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , YE1L7,  ,  ,  ,  );


--YE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[1]~0 at MLABCELL_X47_Y51_N51
YE1L3 = ( NC1_h2f_ARVALID[0] & ( YE1_top_priority_reg[1] ) ) # ( NC1_h2f_ARVALID[0] & ( !YE1_top_priority_reg[1] & ( (!YE1_top_priority_reg[0] & ((!NC1_h2f_WVALID[0]) # (!NC1_h2f_AWVALID[0]))) ) ) );


--ME1_WideOr1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1 at MLABCELL_X47_Y51_N36
ME1_WideOr1 = ( NC1_h2f_ARVALID[0] & ( NC1_h2f_WVALID[0] & ( ((ME1_saved_grant[0] & NC1_h2f_AWVALID[0])) # (ME1_saved_grant[1]) ) ) ) # ( !NC1_h2f_ARVALID[0] & ( NC1_h2f_WVALID[0] & ( (ME1_saved_grant[0] & NC1_h2f_AWVALID[0]) ) ) ) # ( NC1_h2f_ARVALID[0] & ( !NC1_h2f_WVALID[0] & ( ME1_saved_grant[1] ) ) );


--ME1_packet_in_progress is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress at FF_X48_Y51_N32
--register power-up is low

ME1_packet_in_progress = DFFEAS(ME1L6, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ME1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|always6~0 at LABCELL_X48_Y51_N27
ME1L2 = ( !ME1_packet_in_progress & ( !ME1_WideOr1 ) );


--ME1_src_payload[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload[0] at LABCELL_X46_Y51_N3
ME1_src_payload[0] = ( ME1_saved_grant[1] ) # ( !ME1_saved_grant[1] & ( (NC1_h2f_WLAST[0] & ME1_saved_grant[0]) ) );


--ME1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|last_cycle~0 at LABCELL_X43_Y50_N36
ME1L4 = ( ME1_src_payload[0] & ( ME1_WideOr1 ) );


--ME1L68 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0 at LABCELL_X46_Y51_N42
ME1L68 = ( RE2L52 & ( ME1L4 & ( ME1L2 ) ) ) # ( !RE2L52 & ( ME1L4 & ( ((CF1L151) # (CF1L152)) # (ME1L2) ) ) ) # ( RE2L52 & ( !ME1L4 & ( ME1L2 ) ) ) # ( !RE2L52 & ( !ME1L4 & ( ME1L2 ) ) );


--RE2L50 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|count~0 at LABCELL_X46_Y51_N12
RE2L50 = ( !ME1_saved_grant[1] & ( ((ME1_src_data[125] & ME1_src_data[124])) # (ME1_src_data[126]) ) );


--CF1L153 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 at LABCELL_X46_Y51_N15
CF1L153 = ( !CF1L152 & ( !CF1L151 ) );


--RE2_use_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|use_reg at FF_X46_Y51_N56
--register power-up is low

RE2_use_reg = DFFEAS(RE2L85, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE2L18 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~0 at LABCELL_X45_Y50_N33
RE2L18 = ( !ME1_src_data[126] & ( (ME1_src_data[125] & !ME1_src_data[124]) ) );


--RE2L49 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|count[0]~1 at LABCELL_X46_Y51_N36
RE2L49 = ( RE2_count[0] & ( RE2L50 & ( ((!RE2_use_reg & ((!RE2L18) # (!ME1_WideOr1)))) # (CF1L153) ) ) ) # ( !RE2_count[0] & ( RE2L50 & ( (!CF1L153 & (((!RE2L18 & ME1_WideOr1)) # (RE2_use_reg))) ) ) ) # ( RE2_count[0] & ( !RE2L50 & ( (!RE2_use_reg) # (CF1L153) ) ) ) # ( !RE2_count[0] & ( !RE2L50 & ( (!CF1L153 & RE2_use_reg) ) ) );


--YE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[0]~1 at MLABCELL_X47_Y51_N30
YE1L2 = ( NC1_h2f_AWVALID[0] & ( (NC1_h2f_WVALID[0] & ((!YE1_top_priority_reg[0]) # ((!NC1_h2f_ARVALID[0] & YE1_top_priority_reg[1])))) ) );


--CF1L154 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 at LABCELL_X43_Y50_N9
CF1L154 = ( CF1_state.ST_COMP_TRANS & ( (!PE1L3 & ((CF1_in_bytecount_reg_zero))) # (PE1L3 & (CF1_new_burst_reg)) ) ) # ( !CF1_state.ST_COMP_TRANS & ( CF1_in_eop_reg ) );


--CF1_in_valid is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid at LABCELL_X43_Y51_N21
CF1_in_valid = ( CF1_in_ready_hold & ( ME1_WideOr1 ) );


--CF1_state.ST_IDLE is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE at FF_X43_Y50_N49
--register power-up is low

CF1_state.ST_IDLE = DFFEAS(CF1L63, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_load_next_out_cmd is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd at LABCELL_X43_Y50_N3
CF1_load_next_out_cmd = ( CF1_out_valid_reg & ( PE1L3 ) ) # ( !CF1_out_valid_reg );


--CF1L71 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 at LABCELL_X43_Y50_N0
CF1L71 = ( !CF1L154 & ( !CF1L150 ) );


--CF1L162 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 at LABCELL_X42_Y49_N6
CF1L162 = ( PE1L3 & ( CF1L186Q ) );


--CF1_out_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] at FF_X43_Y49_N19
--register power-up is low

CF1_out_byte_cnt_reg[2] = DFFEAS(CF1L177, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1L76 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 at LABCELL_X42_Y49_N51
CF1L76 = ( CF1_out_uncomp_byte_cnt_reg[6] & ( (CF1_out_byte_cnt_reg[2] & CF1L162) ) ) # ( !CF1_out_uncomp_byte_cnt_reg[6] & ( (!CF1L162 & (((!CF1_out_uncomp_byte_cnt_reg[7] & !CF1_out_uncomp_byte_cnt_reg[5])))) # (CF1L162 & (CF1_out_byte_cnt_reg[2])) ) );


--CF1L77 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 at LABCELL_X42_Y49_N48
CF1L77 = ( CF1_out_uncomp_byte_cnt_reg[3] & ( (CF1_out_byte_cnt_reg[2] & CF1L162) ) ) # ( !CF1_out_uncomp_byte_cnt_reg[3] & ( (!CF1L162 & (((!CF1_out_uncomp_byte_cnt_reg[4] & !CF1_out_uncomp_byte_cnt_reg[2])))) # (CF1L162 & (CF1_out_byte_cnt_reg[2])) ) );


--CF1L78 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 at LABCELL_X42_Y49_N21
CF1L78 = ( CF1L77 & ( (!CF1_state.ST_UNCOMP_TRANS & (((!CF1L46 & !CF1L42)))) # (CF1_state.ST_UNCOMP_TRANS & (CF1L76)) ) ) # ( !CF1L77 & ( (!CF1_state.ST_UNCOMP_TRANS & (!CF1L46 & !CF1L42)) ) );


--CF1L79 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 at LABCELL_X42_Y49_N18
CF1L79 = ( CF1L50 & ( !CF1_state.ST_UNCOMP_TRANS ) ) # ( !CF1L50 & ( (!CF1_state.ST_UNCOMP_TRANS & ((CF1L54) # (CF1L58))) ) );


--CF1L68 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 at LABCELL_X43_Y49_N48
CF1L68 = ( CF1_state.ST_COMP_TRANS & ( ME1L67 & ( (CF1_in_ready_hold & ((!CF1_state.ST_IDLE) # (CF1L154))) ) ) ) # ( !CF1_state.ST_COMP_TRANS & ( ME1L67 & ( (CF1_in_ready_hold & ((!CF1_state.ST_IDLE) # ((CF1_state.ST_UNCOMP_WR_SUBBURST & CF1L154)))) ) ) );


--CF1L69 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 at LABCELL_X42_Y49_N9
CF1L69 = ( CF1_state.ST_UNCOMP_TRANS & ( (!ME1_saved_grant[1] & (((CF1L154 & CF1_in_valid)) # (CF1L68))) ) ) # ( !CF1_state.ST_UNCOMP_TRANS & ( (!ME1_saved_grant[1] & CF1L68) ) );


--CF1L70 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 at LABCELL_X42_Y49_N24
CF1L70 = ( CF1_state.ST_UNCOMP_TRANS & ( CF1L78 & ( ((CF1L71 & !CF1L79)) # (CF1L69) ) ) ) # ( !CF1_state.ST_UNCOMP_TRANS & ( CF1L78 & ( ((CF1L71 & (!CF1L79 & !CF1L38))) # (CF1L69) ) ) ) # ( CF1_state.ST_UNCOMP_TRANS & ( !CF1L78 & ( CF1L69 ) ) ) # ( !CF1_state.ST_UNCOMP_TRANS & ( !CF1L78 & ( CF1L69 ) ) );


--CF1L72 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 at LABCELL_X43_Y51_N18
CF1L72 = ( CF1L79 & ( CF1L71 ) ) # ( !CF1L79 & ( (CF1L71 & ((!CF1L78) # ((CF1L38 & !CF1_state.ST_UNCOMP_TRANS)))) ) );


--PE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~1 at LABCELL_X46_Y48_N18
PE1L4 = ( !CF1_in_byteen_reg[3] & ( (!CF1_in_byteen_reg[1] & (!CF1_in_byteen_reg[0] & !CF1_in_byteen_reg[2])) ) );


--PE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~2 at LABCELL_X46_Y48_N42
PE1L5 = ( !SE1_wait_latency_counter[1] & ( (SE1_waitrequest_reset_override & (!PE1_local_write $ (!SE1L8Q))) ) );


--PE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~3 at LABCELL_X46_Y48_N21
PE1L6 = ( PE1L4 & ( (!MD2L76Q & ((!CF1_in_narrow_reg) # (PE1L5))) ) ) # ( !PE1L4 & ( (PE1L5 & !MD2L76Q) ) );


--CF1L155 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 at LABCELL_X43_Y50_N39
CF1L155 = ( CF1_state.ST_COMP_TRANS & ( ((!PE1L6 & (!CF1_in_bytecount_reg_zero)) # (PE1L6 & ((!CF1_new_burst_reg)))) # (CF1_in_valid) ) ) # ( !CF1_state.ST_COMP_TRANS & ( CF1_in_valid ) );


--CF1L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 at LABCELL_X45_Y50_N51
CF1L61 = ( ME1_src_data[126] ) # ( !ME1_src_data[126] & ( ME1_src_data[125] ) );


--CF1_NON_PIPELINED_INPUTS.load_next_cmd is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd at LABCELL_X43_Y50_N54
CF1_NON_PIPELINED_INPUTS.load_next_cmd = ( CF1L152 & ( (CF1_in_ready_hold & ME1_WideOr1) ) ) # ( !CF1L152 & ( (CF1_in_ready_hold & (ME1_WideOr1 & CF1L151)) ) );


--RE2_address_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg[2] at FF_X45_Y50_N8
--register power-up is low

RE2_address_reg[2] = DFFEAS(RE2L2, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--NE1_sop_enable is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable at FF_X50_Y49_N19
--register power-up is low

NE1_sop_enable = DFFEAS(NE1L58, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--AF1_address_burst[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2] at FF_X50_Y50_N44
--register power-up is low

AF1_address_burst[2] = DFFEAS(AF1L26, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--AF1L41 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[2]~0 at LABCELL_X50_Y50_N12
AF1L41 = ( AF1_address_burst[2] & ( (NC1_h2f_AWADDR[2]) # (NE1_sop_enable) ) ) # ( !AF1_address_burst[2] & ( (!NE1_sop_enable & NC1_h2f_AWADDR[2]) ) );


--ME1L54 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~0 at LABCELL_X45_Y50_N45
ME1L54 = ( NC1_h2f_ARADDR[2] & ( ME1_saved_grant[1] ) );


--RE2L53 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0 at LABCELL_X45_Y50_N27
RE2L53 = ( ME1L54 & ( ME1_src_data[125] & ( (!ME1_src_data[124] & !ME1_src_data[126]) ) ) ) # ( !ME1L54 & ( ME1_src_data[125] & ( (ME1_saved_grant[0] & (!ME1_src_data[124] & (AF1L41 & !ME1_src_data[126]))) ) ) ) # ( ME1L54 & ( !ME1_src_data[125] & ( !ME1_src_data[126] ) ) ) # ( !ME1L54 & ( !ME1_src_data[125] & ( (ME1_saved_grant[0] & (AF1L41 & !ME1_src_data[126])) ) ) );


--RE2L54 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1 at LABCELL_X45_Y50_N18
RE2L54 = ( RE2_address_reg[2] & ( (RE2_use_reg) # (RE2L53) ) ) # ( !RE2_address_reg[2] & ( (RE2L53 & !RE2_use_reg) ) );


--RE2L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[35]~0 at LABCELL_X50_Y48_N48
RE2L58 = ( NC1_h2f_WSTRB[7] & ( ((ME1_saved_grant[0] & ((NC1_h2f_WSTRB[3]) # (RE2L54)))) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_WSTRB[7] & ( ((!RE2L54 & (NC1_h2f_WSTRB[3] & ME1_saved_grant[0]))) # (ME1_saved_grant[1]) ) );


--RE2L57 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[34]~1 at LABCELL_X50_Y48_N51
RE2L57 = ( NC1_h2f_WSTRB[2] & ( ((ME1_saved_grant[0] & ((!RE2L54) # (NC1_h2f_WSTRB[6])))) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_WSTRB[2] & ( ((RE2L54 & (ME1_saved_grant[0] & NC1_h2f_WSTRB[6]))) # (ME1_saved_grant[1]) ) );


--RE2L56 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[33]~2 at LABCELL_X50_Y48_N30
RE2L56 = ( NC1_h2f_WSTRB[5] & ( ((ME1_saved_grant[0] & ((RE2L54) # (NC1_h2f_WSTRB[1])))) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_WSTRB[5] & ( ((ME1_saved_grant[0] & (NC1_h2f_WSTRB[1] & !RE2L54))) # (ME1_saved_grant[1]) ) );


--RE2L55 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[32]~3 at LABCELL_X50_Y48_N33
RE2L55 = ( NC1_h2f_WSTRB[0] & ( ((ME1_saved_grant[0] & ((!RE2L54) # (NC1_h2f_WSTRB[4])))) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_WSTRB[0] & ( ((ME1_saved_grant[0] & (NC1_h2f_WSTRB[4] & RE2L54))) # (ME1_saved_grant[1]) ) );


--PE1_m0_write is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|m0_write at LABCELL_X46_Y48_N15
PE1_m0_write = ( !MD2L76Q & ( (PE1L1 & PE1_local_write) ) );


--CF1_in_data_reg[69] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] at FF_X46_Y48_N10
--register power-up is low

CF1_in_data_reg[69] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_saved_grant[1],  ,  , VCC);


--SE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg~0 at LABCELL_X46_Y48_N12
SE1L3 = ( !MD2L76Q & ( (PE1L1 & (CF1_in_data_reg[69] & CF1L186Q)) ) );


--SE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[0]~0 at LABCELL_X46_Y48_N30
SE1L7 = ( SE1L3 & ( (SE1_waitrequest_reset_override & ((!PE1_m0_write $ (SE1L8Q)) # (SE1L10Q))) ) ) # ( !SE1L3 & ( (SE1_waitrequest_reset_override & (PE1_m0_write & ((SE1L10Q) # (SE1L8Q)))) ) );


--SE1L11 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter~1 at LABCELL_X46_Y48_N48
SE1L11 = (SE1L7 & (!SE1L8Q $ (!SE1_wait_latency_counter[1])));


--SE1L12 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter~2 at LABCELL_X46_Y48_N51
SE1L12 = (SE1L7 & !SE1_wait_latency_counter[0]);


--MD2L113 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|write~0 at LABCELL_X46_Y48_N54
MD2L113 = ( CF1L154 & ( (PE1L3 & (CF1L186Q & ((CF1_in_data_reg[69]) # (CF1_in_data_reg[68])))) ) ) # ( !CF1L154 & ( (CF1_in_data_reg[69] & (PE1L3 & CF1L186Q)) ) );


--RE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|p1_ready~0 at LABCELL_X45_Y48_N9
RE1L7 = ( VE1L1 & ( NC1_h2f_BREADY[0] ) ) # ( !VE1L1 & ( NC1_h2f_RREADY[0] ) );


--BF1L56 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0 at LABCELL_X45_Y48_N0
BF1L56 = ( MD2_mem[0][124] & ( RE1L5 & ( PE1L2 ) ) ) # ( !MD2_mem[0][124] & ( RE1L5 & ( PE1L2 ) ) ) # ( MD2_mem[0][124] & ( !RE1L5 & ( (PE1L2 & (((RE1L4 & BF1L51)) # (RE1L7))) ) ) ) # ( !MD2_mem[0][124] & ( !RE1L5 & ( (PE1L2 & ((RE1L4) # (RE1L7))) ) ) );


--MD2L75 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X43_Y49_N57
MD2L75 = ( BF1L51 & ( (!MD2L113 & (MD2L76Q)) # (MD2L113 & ((MD2_mem_used[0]))) ) ) # ( !BF1L51 & ( (!BF1L56 & ((!MD2L113 & (MD2L76Q)) # (MD2L113 & ((MD2_mem_used[0]))))) # (BF1L56 & (MD2L76Q & (MD2L113))) ) );


--RE2_endofpacket_reg is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg at FF_X46_Y51_N5
--register power-up is low

RE2_endofpacket_reg = DFFEAS(ME1_src_payload[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , !RE2_use_reg,  ,  ,  ,  );


--RE2L82 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0 at LABCELL_X46_Y51_N0
RE2L82 = ( !ME1_src_data[126] & ( (NC1_h2f_WLAST[0] & (ME1_saved_grant[0] & ((!ME1_src_data[124]) # (!ME1_src_data[125])))) ) );


--RE2L83 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1 at LABCELL_X46_Y51_N18
RE2L83 = ( RE2_use_reg & ( (!RE2_count[0] & (((RE2L82)) # (ME1_saved_grant[1]))) # (RE2_count[0] & (((RE2_endofpacket_reg)))) ) ) # ( !RE2_use_reg & ( (RE2L82) # (ME1_saved_grant[1]) ) );


--RE2_byte_cnt_reg[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3] at FF_X43_Y51_N43
--register power-up is low

RE2_byte_cnt_reg[3] = DFFEAS(RE2L13, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--NE1_burst_bytecount[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[6] at FF_X50_Y49_N16
--register power-up is low

NE1_burst_bytecount[6] = DFFEAS(NE1L36, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--NE1L34 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add6~0 at LABCELL_X48_Y51_N57
NE1L34 = ( NC1_h2f_AWLEN[0] & ( !NC1_h2f_AWLEN[3] $ (((!NC1_h2f_AWLEN[2]) # (!NC1_h2f_AWLEN[1]))) ) ) # ( !NC1_h2f_AWLEN[0] & ( NC1_h2f_AWLEN[3] ) );


--NE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add2~0 at LABCELL_X48_Y51_N54
NE1L4 = ( NC1_h2f_ARLEN[1] & ( !NC1_h2f_ARLEN[3] $ (((!NC1_h2f_ARLEN[0]) # (!NC1_h2f_ARLEN[2]))) ) ) # ( !NC1_h2f_ARLEN[1] & ( NC1_h2f_ARLEN[3] ) );


--ME1_src_data[114] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[114] at LABCELL_X48_Y51_N12
ME1_src_data[114] = ( ME1_saved_grant[1] & ( NE1_burst_bytecount[6] & ( ((ME1_saved_grant[0] & ((NE1_sop_enable) # (NE1L34)))) # (NE1L4) ) ) ) # ( !ME1_saved_grant[1] & ( NE1_burst_bytecount[6] & ( (ME1_saved_grant[0] & ((NE1_sop_enable) # (NE1L34))) ) ) ) # ( ME1_saved_grant[1] & ( !NE1_burst_bytecount[6] & ( ((ME1_saved_grant[0] & (NE1L34 & !NE1_sop_enable))) # (NE1L4) ) ) ) # ( !ME1_saved_grant[1] & ( !NE1_burst_bytecount[6] & ( (ME1_saved_grant[0] & (NE1L34 & !NE1_sop_enable)) ) ) );


--NE1_burst_bytecount[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[5] at FF_X50_Y49_N47
--register power-up is low

NE1_burst_bytecount[5] = DFFEAS(NE1L37, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--NE1L35 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add6~1 at LABCELL_X50_Y49_N42
NE1L35 = ( NC1_h2f_AWLEN[1] & ( !NC1_h2f_AWLEN[0] $ (!NC1_h2f_AWLEN[2]) ) ) # ( !NC1_h2f_AWLEN[1] & ( NC1_h2f_AWLEN[2] ) );


--NE1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add2~1 at LABCELL_X46_Y49_N27
NE1L5 = ( NC1_h2f_ARLEN[2] & ( (!NC1_h2f_ARLEN[0]) # (!NC1_h2f_ARLEN[1]) ) ) # ( !NC1_h2f_ARLEN[2] & ( (NC1_h2f_ARLEN[0] & NC1_h2f_ARLEN[1]) ) );


--ME1_src_data[113] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[113] at LABCELL_X50_Y49_N0
ME1_src_data[113] = ( NE1_burst_bytecount[5] & ( ME1_saved_grant[0] & ( (((NE1L5 & ME1_saved_grant[1])) # (NE1_sop_enable)) # (NE1L35) ) ) ) # ( !NE1_burst_bytecount[5] & ( ME1_saved_grant[0] & ( (!NE1L5 & (NE1L35 & ((!NE1_sop_enable)))) # (NE1L5 & (((NE1L35 & !NE1_sop_enable)) # (ME1_saved_grant[1]))) ) ) ) # ( NE1_burst_bytecount[5] & ( !ME1_saved_grant[0] & ( (NE1L5 & ME1_saved_grant[1]) ) ) ) # ( !NE1_burst_bytecount[5] & ( !ME1_saved_grant[0] & ( (NE1L5 & ME1_saved_grant[1]) ) ) );


--NE1_burst_bytecount[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4] at FF_X50_Y49_N22
--register power-up is low

NE1_burst_bytecount[4] = DFFEAS(NE1L38, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--NE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add2~2 at LABCELL_X50_Y49_N54
NE1L6 = ( NC1_h2f_ARLEN[0] & ( !NC1_h2f_ARLEN[1] ) ) # ( !NC1_h2f_ARLEN[0] & ( NC1_h2f_ARLEN[1] ) );


--NE1_burst_bytecount[3] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[3] at FF_X50_Y49_N28
--register power-up is low

NE1_burst_bytecount[3] = DFFEAS(NE1L60, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--ME1_src_data[111] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[111] at LABCELL_X50_Y49_N30
ME1_src_data[111] = ( NE1_burst_bytecount[3] & ( NC1_h2f_AWLEN[0] & ( (!NE1_sop_enable & (!NC1_h2f_ARLEN[0] & (ME1_saved_grant[1]))) # (NE1_sop_enable & (((!NC1_h2f_ARLEN[0] & ME1_saved_grant[1])) # (ME1_saved_grant[0]))) ) ) ) # ( !NE1_burst_bytecount[3] & ( NC1_h2f_AWLEN[0] & ( (!NC1_h2f_ARLEN[0] & ME1_saved_grant[1]) ) ) ) # ( NE1_burst_bytecount[3] & ( !NC1_h2f_AWLEN[0] & ( ((!NC1_h2f_ARLEN[0] & ME1_saved_grant[1])) # (ME1_saved_grant[0]) ) ) ) # ( !NE1_burst_bytecount[3] & ( !NC1_h2f_AWLEN[0] & ( (!NE1_sop_enable & (((!NC1_h2f_ARLEN[0] & ME1_saved_grant[1])) # (ME1_saved_grant[0]))) # (NE1_sop_enable & (!NC1_h2f_ARLEN[0] & (ME1_saved_grant[1]))) ) ) );


--RE2L19 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~1 at LABCELL_X46_Y49_N33
RE2L19 = ( !NC1_h2f_AWSIZE[1] & ( ME1_saved_grant[0] & ( (!NC1_h2f_AWSIZE[2] & ((!ME1_saved_grant[1]) # ((!NC1_h2f_ARSIZE[1] & !NC1_h2f_ARSIZE[2])))) ) ) ) # ( NC1_h2f_AWSIZE[1] & ( !ME1_saved_grant[0] & ( (!ME1_saved_grant[1]) # ((!NC1_h2f_ARSIZE[1] & !NC1_h2f_ARSIZE[2])) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( !ME1_saved_grant[0] & ( (!ME1_saved_grant[1]) # ((!NC1_h2f_ARSIZE[1] & !NC1_h2f_ARSIZE[2])) ) ) );


--RE2L67 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[76]~4 at LABCELL_X46_Y49_N48
RE2L67 = ( !NC1_h2f_AWSIZE[1] & ( NC1_h2f_ARSIZE[1] & ( (NC1_h2f_AWSIZE[2] & (!ME1_saved_grant[1] & ME1_saved_grant[0])) ) ) ) # ( NC1_h2f_AWSIZE[1] & ( !NC1_h2f_ARSIZE[1] & ( (NC1_h2f_ARSIZE[2] & (ME1_saved_grant[1] & !ME1_saved_grant[0])) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( !NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_AWSIZE[2] & (NC1_h2f_ARSIZE[2] & (ME1_saved_grant[1]))) # (NC1_h2f_AWSIZE[2] & (((NC1_h2f_ARSIZE[2] & ME1_saved_grant[1])) # (ME1_saved_grant[0]))) ) ) );


--RE2L66 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[75]~5 at LABCELL_X46_Y51_N57
RE2L66 = ( RE2L29 & ( (!RE2_use_reg & (!ME1_src_data[126])) # (RE2_use_reg & ((RE2_byte_cnt_reg[3]))) ) ) # ( !RE2L29 & ( (RE2_use_reg & RE2_byte_cnt_reg[3]) ) );


--NE1L62 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[113]~0 at LABCELL_X50_Y49_N24
NE1L62 = ( NE1_sop_enable & ( NE1_burst_bytecount[5] ) ) # ( !NE1_sop_enable & ( !NC1_h2f_AWLEN[2] $ (((!NC1_h2f_AWLEN[1]) # (!NC1_h2f_AWLEN[0]))) ) );


--ME1L55 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~1 at LABCELL_X46_Y49_N18
ME1L55 = ( NC1_h2f_ARLEN[2] & ( (ME1_saved_grant[1] & ((!NC1_h2f_ARLEN[0]) # (!NC1_h2f_ARLEN[1]))) ) ) # ( !NC1_h2f_ARLEN[2] & ( (ME1_saved_grant[1] & (NC1_h2f_ARLEN[0] & NC1_h2f_ARLEN[1])) ) );


--RE2L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0 at LABCELL_X45_Y49_N57
RE2L25 = ( NE1L62 & ( (!ME1_src_data[124] & (((ME1_saved_grant[0])) # (ME1L55))) # (ME1_src_data[124] & (RE2L19 & ((ME1_saved_grant[0]) # (ME1L55)))) ) ) # ( !NE1L62 & ( (ME1L55 & ((!ME1_src_data[124]) # (RE2L19))) ) );


--ME1L56 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~2 at LABCELL_X46_Y49_N24
ME1L56 = ( NE1_burst_bytecount[4] & ( (ME1_saved_grant[0] & ((!NC1_h2f_AWLEN[0] $ (!NC1_h2f_AWLEN[1])) # (NE1_sop_enable))) ) ) # ( !NE1_burst_bytecount[4] & ( (ME1_saved_grant[0] & (!NE1_sop_enable & (!NC1_h2f_AWLEN[0] $ (!NC1_h2f_AWLEN[1])))) ) );


--ME1L57 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~3 at LABCELL_X46_Y49_N0
ME1L57 = ( NC1_h2f_ARLEN[0] & ( (ME1_saved_grant[1] & !NC1_h2f_ARLEN[1]) ) ) # ( !NC1_h2f_ARLEN[0] & ( (ME1_saved_grant[1] & NC1_h2f_ARLEN[1]) ) );


--RE2L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1 at LABCELL_X45_Y49_N0
RE2L26 = ( !RE2L19 & ( (ME1_src_data[124] & ((ME1L57) # (ME1L56))) ) );


--RE2_byte_cnt_reg[4] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4] at FF_X43_Y51_N28
--register power-up is low

RE2_byte_cnt_reg[4] = DFFEAS(RE2L14, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--RE2L68 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[76]~6 at LABCELL_X45_Y49_N3
RE2L68 = (!ME1_src_data[124] & (ME1_src_data[111] & RE2L67));


--RE2L69 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[76]~7 at LABCELL_X45_Y49_N36
RE2L69 = ( RE2_byte_cnt_reg[4] & ( RE2L25 & ( ((!ME1_src_data[126]) # (RE2_use_reg)) # (RE2L68) ) ) ) # ( !RE2_byte_cnt_reg[4] & ( RE2L25 & ( (!RE2_use_reg & ((!ME1_src_data[126]) # (RE2L68))) ) ) ) # ( RE2_byte_cnt_reg[4] & ( !RE2L25 & ( (((!ME1_src_data[126] & RE2L26)) # (RE2_use_reg)) # (RE2L68) ) ) ) # ( !RE2_byte_cnt_reg[4] & ( !RE2L25 & ( (!RE2_use_reg & (((!ME1_src_data[126] & RE2L26)) # (RE2L68))) ) ) );


--RE2_byte_cnt_reg[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[7] at FF_X43_Y51_N32
--register power-up is low

RE2_byte_cnt_reg[7] = DFFEAS(RE2L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--NE1_burst_bytecount[7] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[7] at FF_X50_Y49_N49
--register power-up is low

NE1_burst_bytecount[7] = DFFEAS(NE1L39, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--NE1L64 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[115]~1 at LABCELL_X50_Y49_N6
NE1L64 = ( NE1_burst_bytecount[7] & ( NE1_sop_enable ) ) # ( NE1_burst_bytecount[7] & ( !NE1_sop_enable & ( (NC1_h2f_AWLEN[1] & (NC1_h2f_AWLEN[3] & (NC1_h2f_AWLEN[2] & NC1_h2f_AWLEN[0]))) ) ) ) # ( !NE1_burst_bytecount[7] & ( !NE1_sop_enable & ( (NC1_h2f_AWLEN[1] & (NC1_h2f_AWLEN[3] & (NC1_h2f_AWLEN[2] & NC1_h2f_AWLEN[0]))) ) ) );


--ME1L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~4 at LABCELL_X48_Y51_N18
ME1L58 = ( ME1_saved_grant[1] & ( NC1_h2f_ARLEN[1] & ( (NC1_h2f_ARLEN[3] & (NC1_h2f_ARLEN[0] & NC1_h2f_ARLEN[2])) ) ) );


--RE2L79 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[79]~8 at LABCELL_X45_Y49_N48
RE2L79 = ( ME1_saved_grant[0] & ( NE1L64 & ( (ME1_src_data[124] & (ME1_src_data[125] & !ME1_src_data[126])) ) ) ) # ( !ME1_saved_grant[0] & ( NE1L64 & ( (ME1_src_data[124] & (ME1L58 & (ME1_src_data[125] & !ME1_src_data[126]))) ) ) ) # ( ME1_saved_grant[0] & ( !NE1L64 & ( (ME1_src_data[124] & (ME1L58 & (ME1_src_data[125] & !ME1_src_data[126]))) ) ) ) # ( !ME1_saved_grant[0] & ( !NE1L64 & ( (ME1_src_data[124] & (ME1L58 & (ME1_src_data[125] & !ME1_src_data[126]))) ) ) );


--RE2L80 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[79]~9 at LABCELL_X43_Y51_N45
RE2L80 = ( RE2L79 & ( (!RE2_use_reg) # (RE2_byte_cnt_reg[7]) ) ) # ( !RE2L79 & ( (!RE2_use_reg & (ME1_src_data[126] & ((RE2L29)))) # (RE2_use_reg & (((RE2_byte_cnt_reg[7])))) ) );


--RE2L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2 at LABCELL_X45_Y49_N18
RE2L27 = ( ME1_src_data[126] & ( ME1_src_data[124] & ( (!ME1_src_data[125] & ME1L15) ) ) ) # ( !ME1_src_data[126] & ( ME1_src_data[124] & ( (ME1_src_data[111] & !ME1_src_data[125]) ) ) ) # ( ME1_src_data[126] & ( !ME1_src_data[124] & ( (!ME1_src_data[125] & (ME1_src_data[113])) # (ME1_src_data[125] & ((ME1_src_data[111]))) ) ) ) # ( !ME1_src_data[126] & ( !ME1_src_data[124] & ( ME1_src_data[111] ) ) );


--RE2_byte_cnt_reg[6] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6] at FF_X43_Y51_N40
--register power-up is low

RE2_byte_cnt_reg[6] = DFFEAS(RE2L16, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--RE2L77 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[78]~10 at LABCELL_X45_Y49_N6
RE2L77 = ( ME1_saved_grant[0] & ( NE1L64 & ( (!RE2L19 & (ME1_src_data[124] & !ME1_src_data[114])) ) ) ) # ( !ME1_saved_grant[0] & ( NE1L64 & ( (!RE2L19 & ((!ME1_src_data[124] & (!ME1L58)) # (ME1_src_data[124] & ((!ME1_src_data[114]))))) # (RE2L19 & (!ME1L58)) ) ) ) # ( ME1_saved_grant[0] & ( !NE1L64 & ( (!RE2L19 & ((!ME1_src_data[124] & (!ME1L58)) # (ME1_src_data[124] & ((!ME1_src_data[114]))))) # (RE2L19 & (!ME1L58)) ) ) ) # ( !ME1_saved_grant[0] & ( !NE1L64 & ( (!RE2L19 & ((!ME1_src_data[124] & (!ME1L58)) # (ME1_src_data[124] & ((!ME1_src_data[114]))))) # (RE2L19 & (!ME1L58)) ) ) );


--RE2L78 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[78]~11 at LABCELL_X46_Y51_N24
RE2L78 = ( RE2_use_reg & ( RE2_byte_cnt_reg[6] ) ) # ( !RE2_use_reg & ( (!ME1_src_data[126] & ((!RE2L77))) # (ME1_src_data[126] & (RE2L27)) ) );


--RE2_byte_cnt_reg[5] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5] at FF_X43_Y51_N26
--register power-up is low

RE2_byte_cnt_reg[5] = DFFEAS(RE2L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--RE2L70 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~12 at LABCELL_X45_Y49_N30
RE2L70 = ( ME1L56 & ( (!ME1_src_data[124]) # ((ME1_src_data[111]) # (RE2L19)) ) ) # ( !ME1L56 & ( (!ME1_src_data[124] & (((ME1L57)))) # (ME1_src_data[124] & ((!RE2L19 & ((ME1_src_data[111]))) # (RE2L19 & (ME1L57)))) ) );


--RE2L71 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~13 at LABCELL_X45_Y49_N33
RE2L71 = ( NE1L62 & ( (ME1_src_data[124] & (!RE2L19 & ((ME1_saved_grant[0]) # (ME1L55)))) ) ) # ( !NE1L62 & ( (ME1_src_data[124] & (!RE2L19 & ME1L55)) ) );


--NE1L63 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[114]~2 at LABCELL_X48_Y51_N48
NE1L63 = ( NC1_h2f_AWLEN[1] & ( NE1_sop_enable & ( NE1_burst_bytecount[6] ) ) ) # ( !NC1_h2f_AWLEN[1] & ( NE1_sop_enable & ( NE1_burst_bytecount[6] ) ) ) # ( NC1_h2f_AWLEN[1] & ( !NE1_sop_enable & ( !NC1_h2f_AWLEN[3] $ (((!NC1_h2f_AWLEN[0]) # (!NC1_h2f_AWLEN[2]))) ) ) ) # ( !NC1_h2f_AWLEN[1] & ( !NE1_sop_enable & ( NC1_h2f_AWLEN[3] ) ) );


--RE2L72 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[77]~14 at LABCELL_X48_Y51_N42
RE2L72 = ( NE1L4 & ( ME1_saved_grant[0] & ( (!ME1_src_data[124] & (((ME1_saved_grant[1])) # (NE1L63))) # (ME1_src_data[124] & (RE2L19 & ((ME1_saved_grant[1]) # (NE1L63)))) ) ) ) # ( !NE1L4 & ( ME1_saved_grant[0] & ( (NE1L63 & ((!ME1_src_data[124]) # (RE2L19))) ) ) ) # ( NE1L4 & ( !ME1_saved_grant[0] & ( (ME1_saved_grant[1] & ((!ME1_src_data[124]) # (RE2L19))) ) ) );


--CF1L143 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 at LABCELL_X43_Y51_N36
CF1L143 = ( !RE2L78 & ( (!RE2L66 & (!RE2L69 & (!RE2L73 & !RE2L80))) ) );


--RE2_byte_cnt_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2] at FF_X46_Y51_N28
--register power-up is low

RE2_byte_cnt_reg[2] = DFFEAS(RE2L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE2L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3 at LABCELL_X45_Y49_N54
RE2L28 = ( ME1_src_data[125] & ( (!ME1_src_data[124] & ME1_src_data[111]) ) ) # ( !ME1_src_data[125] & ( (!ME1_src_data[126] & ME1_src_data[111]) ) );


--CF1L144 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 at LABCELL_X43_Y51_N57
CF1L144 = (CF1_new_burst_reg & RE2L62);


--CF1L145 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 at LABCELL_X43_Y51_N54
CF1L145 = ( !CF1L30 & ( (!CF1_new_burst_reg & (!CF1L34 & (CF1L22 & !CF1L26))) ) );


--CF1L146 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 at LABCELL_X43_Y51_N48
CF1L146 = ( CF1L144 & ( CF1L64 & ( ((CF1L145 & (!CF1L18 & !CF1L14))) # (CF1L143) ) ) ) # ( !CF1L144 & ( CF1L64 & ( (CF1L145 & (!CF1L18 & !CF1L14)) ) ) ) # ( CF1L144 & ( !CF1L64 ) ) # ( !CF1L144 & ( !CF1L64 ) );


--CF1_WideNor0 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 at LABCELL_X43_Y50_N12
CF1_WideNor0 = (!RE2L62 & CF1L143);


--SE1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg~1 at LABCELL_X46_Y48_N33
SE1L4 = ( SE1_wait_latency_counter[0] & ( (SE1_waitrequest_reset_override & (!PE1_m0_write & (SE1L3 & !SE1L10Q))) ) ) # ( !SE1_wait_latency_counter[0] & ( (SE1_waitrequest_reset_override & (PE1_m0_write & (SE1L3 & !SE1L10Q))) ) );


--RE1L8 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|p1_ready~1 at LABCELL_X45_Y48_N39
RE1L8 = ( !RE1L7 & ( (!RE1L5 & ((!RE1L4) # ((!BF1L51 & MD2_mem[0][124])))) ) );


--MD3_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] at FF_X45_Y48_N43
--register power-up is low

MD3_mem_used[1] = DFFEAS(MD3L5, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD3L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 at LABCELL_X45_Y48_N54
MD3L3 = ( MD3_mem_used[0] & ( SE1_read_latency_shift_reg[0] ) ) # ( !MD3_mem_used[0] & ( SE1_read_latency_shift_reg[0] & ( !MD3_mem_used[1] $ (((!RE1L8 & ((!MD2_mem_used[0]) # (!MD2_mem[0][123]))))) ) ) ) # ( MD3_mem_used[0] & ( !SE1_read_latency_shift_reg[0] & ( (((MD2_mem_used[0] & MD2_mem[0][123])) # (RE1L8)) # (MD3_mem_used[1]) ) ) );


--MD2_mem[1][123] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][123] at FF_X46_Y48_N26
--register power-up is low

MD2_mem[1][123] = DFFEAS(MD2L109, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_rsp_width_adapter|out_valid~1 at LABCELL_X43_Y49_N27
RE1L6 = (!RE1L5 & ((!RE1L4) # ((MD2_mem[0][124] & !BF1L51))));


--MD2L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0 at LABCELL_X43_Y49_N21
MD2L1 = ( RE1L7 & ( (!MD2_mem_used[0]) # ((!BF1L51 & PE1L2)) ) ) # ( !RE1L7 & ( (!MD2_mem_used[0]) # ((!BF1L51 & (PE1L2 & !RE1L6))) ) );


--MD2L73 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X43_Y49_N0
MD2L73 = ( BF1L51 & ( (MD2_mem_used[0]) # (MD2L113) ) ) # ( !BF1L51 & ( ((MD2_mem_used[0] & ((!BF1L56) # (MD2_mem_used[1])))) # (MD2L113) ) );


--MD2_mem[1][124] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][124] at FF_X43_Y49_N5
--register power-up is low

MD2_mem[1][124] = DFFEAS(MD2L77, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L77 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~0 at LABCELL_X43_Y49_N3
MD2L77 = ( MD2L76Q & ( MD2_mem[1][124] ) ) # ( !MD2L76Q & ( CF1L154 ) );


--MD2_mem[1][69] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] at FF_X46_Y48_N59
--register power-up is low

MD2_mem[1][69] = DFFEAS(MD2L78, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L78 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~1 at LABCELL_X46_Y48_N57
MD2L78 = ( CF1_in_data_reg[69] & ( (!MD2L76Q) # (MD2_mem[1][69]) ) ) # ( !CF1_in_data_reg[69] & ( (MD2L76Q & MD2_mem[1][69]) ) );


--BF1_burst_uncompress_byte_counter[8] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8] at FF_X42_Y48_N31
--register power-up is low

BF1_burst_uncompress_byte_counter[8] = DFFEAS(BF1L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--BF1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0 at LABCELL_X42_Y50_N51
BF1L40 = ( BF1L49 & ( (BF1_burst_uncompress_busy & ((BF1_burst_uncompress_byte_counter[8]) # (BF1_burst_uncompress_byte_counter[2]))) ) ) # ( !BF1L49 & ( BF1_burst_uncompress_busy ) );


--BF1L41 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1 at LABCELL_X42_Y50_N3
BF1L41 = ( MD2_mem[0][74] & ( (BF1L51 & (BF1L40 & !BF1L48)) ) ) # ( !MD2_mem[0][74] & ( (BF1L51 & !BF1L48) ) );


--BF1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~0 at LABCELL_X42_Y50_N9
BF1L1 = ( !BF1_burst_uncompress_byte_counter[6] & ( (!BF1_burst_uncompress_byte_counter[4] & (!BF1_burst_uncompress_byte_counter[3] & (!BF1_burst_uncompress_byte_counter[5] & !BF1_burst_uncompress_byte_counter[2]))) ) );


--BF1L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~0 at LABCELL_X42_Y50_N12
BF1L5 = ( !MD2_mem[0][75] & ( (!MD2_mem[0][77] & (!MD2_mem[0][74] & !MD2_mem[0][76])) ) );


--BF1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~1 at LABCELL_X42_Y50_N15
BF1L6 = ( BF1L5 & ( !MD2_mem[0][78] ) );


--BF1L42 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~2 at LABCELL_X42_Y48_N6
BF1L42 = ( BF1_burst_uncompress_byte_counter[7] & ( BF1L1 & ( (BF1L51 & (!BF1L40 & (!MD2_mem[0][79] $ (!BF1L6)))) ) ) ) # ( !BF1_burst_uncompress_byte_counter[7] & ( BF1L1 & ( (BF1L51 & ((!MD2_mem[0][79] $ (!BF1L6)) # (BF1L40))) ) ) ) # ( BF1_burst_uncompress_byte_counter[7] & ( !BF1L1 & ( (BF1L51 & ((!MD2_mem[0][79] $ (!BF1L6)) # (BF1L40))) ) ) ) # ( !BF1_burst_uncompress_byte_counter[7] & ( !BF1L1 & ( (BF1L51 & (!BF1L40 & (!MD2_mem[0][79] $ (!BF1L6)))) ) ) );


--BF1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~1 at LABCELL_X42_Y50_N18
BF1L2 = ( BF1_burst_uncompress_byte_counter[6] & ( (!BF1_burst_uncompress_byte_counter[2] & (!BF1_burst_uncompress_byte_counter[5] & (!BF1_burst_uncompress_byte_counter[4] & !BF1_burst_uncompress_byte_counter[3]))) ) ) # ( !BF1_burst_uncompress_byte_counter[6] & ( (((BF1_burst_uncompress_byte_counter[3]) # (BF1_burst_uncompress_byte_counter[4])) # (BF1_burst_uncompress_byte_counter[5])) # (BF1_burst_uncompress_byte_counter[2]) ) );


--BF1L43 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3 at LABCELL_X42_Y50_N33
BF1L43 = ( BF1L5 & ( (BF1L51 & ((!BF1L40 & ((!MD2_mem[0][78]))) # (BF1L40 & (!BF1L2)))) ) ) # ( !BF1L5 & ( (BF1L51 & ((!BF1L40 & ((MD2_mem[0][78]))) # (BF1L40 & (!BF1L2)))) ) );


--BF1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~2 at LABCELL_X42_Y50_N21
BF1L3 = !BF1_burst_uncompress_byte_counter[5] $ (((!BF1_burst_uncompress_byte_counter[2] & (!BF1_burst_uncompress_byte_counter[3] & !BF1_burst_uncompress_byte_counter[4]))));


--BF1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add1~2 at LABCELL_X42_Y50_N24
BF1L7 = ( MD2_mem[0][75] & ( !MD2_mem[0][77] ) ) # ( !MD2_mem[0][75] & ( !MD2_mem[0][77] $ (((!MD2_mem[0][76] & !MD2_mem[0][74]))) ) );


--BF1L44 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4 at LABCELL_X42_Y50_N27
BF1L44 = ( BF1L7 & ( (BF1L40 & (BF1L51 & !BF1L3)) ) ) # ( !BF1L7 & ( (BF1L51 & ((!BF1L40) # (!BF1L3))) ) );


--BF1L4 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~3 at LABCELL_X42_Y50_N48
BF1L4 = !BF1_burst_uncompress_byte_counter[4] $ (((!BF1_burst_uncompress_byte_counter[2] & !BF1_burst_uncompress_byte_counter[3])));


--BF1L45 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5 at LABCELL_X42_Y50_N54
BF1L45 = ( BF1L4 & ( MD2_mem[0][76] & ( (!BF1L40 & (BF1L51 & ((MD2_mem[0][74]) # (MD2_mem[0][75])))) ) ) ) # ( !BF1L4 & ( MD2_mem[0][76] & ( (BF1L51 & (((MD2_mem[0][74]) # (MD2_mem[0][75])) # (BF1L40))) ) ) ) # ( BF1L4 & ( !MD2_mem[0][76] & ( (!BF1L40 & (!MD2_mem[0][75] & (!MD2_mem[0][74] & BF1L51))) ) ) ) # ( !BF1L4 & ( !MD2_mem[0][76] & ( (BF1L51 & (((!MD2_mem[0][75] & !MD2_mem[0][74])) # (BF1L40))) ) ) );


--BF1L46 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6 at LABCELL_X42_Y50_N36
BF1L46 = ( BF1_burst_uncompress_byte_counter[3] & ( MD2_mem[0][75] & ( (BF1L51 & ((!BF1L40 & ((MD2_mem[0][74]))) # (BF1L40 & (BF1_burst_uncompress_byte_counter[2])))) ) ) ) # ( !BF1_burst_uncompress_byte_counter[3] & ( MD2_mem[0][75] & ( (BF1L51 & ((!BF1L40 & ((MD2_mem[0][74]))) # (BF1L40 & (!BF1_burst_uncompress_byte_counter[2])))) ) ) ) # ( BF1_burst_uncompress_byte_counter[3] & ( !MD2_mem[0][75] & ( (BF1L51 & ((!BF1L40 & ((!MD2_mem[0][74]))) # (BF1L40 & (BF1_burst_uncompress_byte_counter[2])))) ) ) ) # ( !BF1_burst_uncompress_byte_counter[3] & ( !MD2_mem[0][75] & ( (BF1L51 & ((!BF1L40 & ((!MD2_mem[0][74]))) # (BF1L40 & (!BF1_burst_uncompress_byte_counter[2])))) ) ) );


--MD2_mem[1][74] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][74] at FF_X43_Y49_N11
--register power-up is low

MD2_mem[1][74] = DFFEAS(MD2L79, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L79 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~2 at LABCELL_X43_Y49_N9
MD2L79 = ( CF1_out_byte_cnt_reg[2] & ( (!MD2_mem_used[1] & ((!CF1_state.ST_UNCOMP_WR_SUBBURST) # ((CF1_out_uncomp_byte_cnt_reg[2])))) # (MD2_mem_used[1] & (((MD2_mem[1][74])))) ) ) # ( !CF1_out_byte_cnt_reg[2] & ( (!MD2_mem_used[1] & (CF1_state.ST_UNCOMP_WR_SUBBURST & (CF1_out_uncomp_byte_cnt_reg[2]))) # (MD2_mem_used[1] & (((MD2_mem[1][74])))) ) );


--MD2_mem[1][79] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][79] at FF_X43_Y49_N38
--register power-up is low

MD2_mem[1][79] = DFFEAS(MD2L80, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L80 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~3 at LABCELL_X43_Y49_N36
MD2L80 = ( MD2L76Q & ( MD2_mem[1][79] ) ) # ( !MD2L76Q & ( (CF1_state.ST_UNCOMP_WR_SUBBURST & CF1_out_uncomp_byte_cnt_reg[7]) ) );


--MD2_mem[1][78] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][78] at FF_X43_Y49_N41
--register power-up is low

MD2_mem[1][78] = DFFEAS(MD2L81, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L81 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~4 at LABCELL_X43_Y49_N39
MD2L81 = ( CF1_out_uncomp_byte_cnt_reg[6] & ( (!MD2_mem_used[1] & (CF1_state.ST_UNCOMP_WR_SUBBURST)) # (MD2_mem_used[1] & ((MD2_mem[1][78]))) ) ) # ( !CF1_out_uncomp_byte_cnt_reg[6] & ( (MD2_mem_used[1] & MD2_mem[1][78]) ) );


--MD2_mem[1][77] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][77] at FF_X43_Y49_N32
--register power-up is low

MD2_mem[1][77] = DFFEAS(MD2L82, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L82 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~5 at LABCELL_X43_Y49_N30
MD2L82 = ( MD2L76Q & ( MD2_mem[1][77] ) ) # ( !MD2L76Q & ( (CF1_state.ST_UNCOMP_WR_SUBBURST & CF1_out_uncomp_byte_cnt_reg[5]) ) );


--MD2_mem[1][76] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][76] at FF_X43_Y49_N35
--register power-up is low

MD2_mem[1][76] = DFFEAS(MD2L83, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L83 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~6 at LABCELL_X43_Y49_N33
MD2L83 = ( MD2L76Q & ( MD2_mem[1][76] ) ) # ( !MD2L76Q & ( (CF1_state.ST_UNCOMP_WR_SUBBURST & CF1_out_uncomp_byte_cnt_reg[4]) ) );


--MD2_mem[1][75] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75] at FF_X43_Y49_N56
--register power-up is low

MD2_mem[1][75] = DFFEAS(MD2L84, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L84 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~7 at LABCELL_X43_Y49_N54
MD2L84 = ( CF1_out_uncomp_byte_cnt_reg[3] & ( (!MD2L76Q & (CF1_state.ST_UNCOMP_WR_SUBBURST)) # (MD2L76Q & ((MD2_mem[1][75]))) ) ) # ( !CF1_out_uncomp_byte_cnt_reg[3] & ( (MD2L76Q & MD2_mem[1][75]) ) );


--MD2_mem[0][82] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][82] at FF_X43_Y48_N26
--register power-up is low

MD2_mem[0][82] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L104,  ,  , VCC);


--BF1L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]~0 at LABCELL_X43_Y48_N0
BF1L25 = ( BF1_burst_uncompress_address_base[2] & ( BF1_burst_uncompress_busy ) ) # ( BF1_burst_uncompress_address_base[2] & ( !BF1_burst_uncompress_busy & ( ((!PE1L2) # ((!MD2_mem[0][82] & MD2_mem[0][38]))) # (RE1L8) ) ) ) # ( !BF1_burst_uncompress_address_base[2] & ( !BF1_burst_uncompress_busy & ( (!RE1L8 & (PE1L2 & (!MD2_mem[0][82] & MD2_mem[0][38]))) ) ) );


--BF1_p1_burst_uncompress_address_offset[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[2] at LABCELL_X43_Y48_N18
BF1_p1_burst_uncompress_address_offset[2] = (BF1L9 & MD2_mem[0][82]);


--MD2_mem[1][120] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][120] at FF_X45_Y48_N53
--register power-up is low

MD2_mem[1][120] = DFFEAS(MD2L85, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[120] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[120] at FF_X48_Y49_N52
--register power-up is low

CF1_in_data_reg[120] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_src_data[124],  ,  , VCC);


--MD2L85 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~8 at LABCELL_X45_Y48_N51
MD2L85 = ( CF1_in_data_reg[120] & ( (!MD2L76Q) # (MD2_mem[1][120]) ) ) # ( !CF1_in_data_reg[120] & ( (MD2L76Q & MD2_mem[1][120]) ) );


--MD2_mem[1][121] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][121] at FF_X45_Y48_N20
--register power-up is low

MD2_mem[1][121] = DFFEAS(MD2L86, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[121] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[121] at FF_X45_Y50_N16
--register power-up is low

CF1_in_data_reg[121] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_src_data[125],  ,  , VCC);


--MD2L86 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~9 at LABCELL_X45_Y48_N18
MD2L86 = (!MD2L76Q & (CF1_in_data_reg[121])) # (MD2L76Q & ((MD2_mem[1][121])));


--MD2_mem[1][122] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][122] at FF_X43_Y49_N17
--register power-up is low

MD2_mem[1][122] = DFFEAS(MD2L87, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[122] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[122] at FF_X46_Y49_N58
--register power-up is low

CF1_in_data_reg[122] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_src_data[126],  ,  , VCC);


--MD2L87 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~10 at LABCELL_X43_Y49_N15
MD2L87 = ( MD2L76Q & ( MD2_mem[1][122] ) ) # ( !MD2L76Q & ( CF1_in_data_reg[122] ) );


--MD2_mem[1][88] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][88] at FF_X43_Y49_N14
--register power-up is low

MD2_mem[1][88] = DFFEAS(MD2L88, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[88] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] at FF_X45_Y50_N49
--register power-up is low

CF1_in_data_reg[88] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, RE2L81,  ,  , VCC);


--MD2L88 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~11 at LABCELL_X43_Y49_N12
MD2L88 = ( MD2L76Q & ( MD2_mem[1][88] ) ) # ( !MD2L76Q & ( CF1_in_data_reg[88] ) );


--MD2_mem[1][89] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][89] at FF_X43_Y49_N44
--register power-up is low

MD2_mem[1][89] = DFFEAS(MD2L89, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[89] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] at FF_X45_Y50_N31
--register power-up is low

CF1_in_data_reg[89] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, CF1L61,  ,  , VCC);


--MD2L89 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~12 at LABCELL_X43_Y49_N42
MD2L89 = ( MD2L76Q & ( MD2_mem[1][89] ) ) # ( !MD2L76Q & ( CF1_in_data_reg[89] ) );


--MD2_mem[1][38] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][38] at FF_X46_Y50_N50
--register power-up is low

MD2_mem[1][38] = DFFEAS(MD2L90, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L90 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~13 at LABCELL_X46_Y50_N48
MD2L90 = ( CF1_int_nxt_addr_reg_dly[2] & ( (!MD2L76Q) # (MD2_mem[1][38]) ) ) # ( !CF1_int_nxt_addr_reg_dly[2] & ( (MD2L76Q & MD2_mem[1][38]) ) );


--MD2_mem[1][68] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] at FF_X43_Y49_N47
--register power-up is low

MD2_mem[1][68] = DFFEAS(MD2L91, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L91 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~14 at LABCELL_X43_Y49_N45
MD2L91 = ( MD2L76Q & ( MD2_mem[1][68] ) ) # ( !MD2L76Q & ( CF1_in_data_reg[68] ) );


--MD2_mem[1][99] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][99] at FF_X48_Y50_N5
--register power-up is low

MD2_mem[1][99] = DFFEAS(MD2L92, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[99] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] at FF_X48_Y50_N58
--register power-up is low

CF1_in_data_reg[99] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_src_data[135],  ,  , VCC);


--MD2L92 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~15 at LABCELL_X48_Y50_N3
MD2L92 = ( CF1_in_data_reg[99] & ( (!MD2L76Q) # (MD2_mem[1][99]) ) ) # ( !CF1_in_data_reg[99] & ( (MD2L76Q & MD2_mem[1][99]) ) );


--MD2_mem[1][100] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][100] at FF_X50_Y48_N29
--register power-up is low

MD2_mem[1][100] = DFFEAS(MD2L93, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[100] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] at FF_X50_Y48_N20
--register power-up is low

CF1_in_data_reg[100] = DFFEAS(ME1_src_data[136], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L93 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~16 at LABCELL_X50_Y48_N27
MD2L93 = ( CF1_in_data_reg[100] & ( (!MD2L76Q) # (MD2_mem[1][100]) ) ) # ( !CF1_in_data_reg[100] & ( (MD2L76Q & MD2_mem[1][100]) ) );


--MD2_mem[1][101] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][101] at FF_X48_Y49_N20
--register power-up is low

MD2_mem[1][101] = DFFEAS(MD2L94, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[101] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] at FF_X50_Y48_N22
--register power-up is low

CF1_in_data_reg[101] = DFFEAS(ME1_src_data[137], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L94 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~17 at LABCELL_X48_Y49_N18
MD2L94 = ( CF1_in_data_reg[101] & ( (!MD2L76Q) # (MD2_mem[1][101]) ) ) # ( !CF1_in_data_reg[101] & ( (MD2L76Q & MD2_mem[1][101]) ) );


--MD2_mem[1][102] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][102] at FF_X48_Y49_N23
--register power-up is low

MD2_mem[1][102] = DFFEAS(MD2L95, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[102] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102] at FF_X50_Y48_N13
--register power-up is low

CF1_in_data_reg[102] = DFFEAS(ME1_src_data[138], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L95 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~18 at LABCELL_X48_Y49_N21
MD2L95 = ( CF1_in_data_reg[102] & ( (!MD2L76Q) # (MD2_mem[1][102]) ) ) # ( !CF1_in_data_reg[102] & ( (MD2L76Q & MD2_mem[1][102]) ) );


--MD2_mem[1][103] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][103] at FF_X50_Y48_N26
--register power-up is low

MD2_mem[1][103] = DFFEAS(MD2L96, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[103] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] at FF_X50_Y48_N46
--register power-up is low

CF1_in_data_reg[103] = DFFEAS(ME1_src_data[139], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L96 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~19 at LABCELL_X50_Y48_N24
MD2L96 = ( CF1_in_data_reg[103] & ( (!MD2L76Q) # (MD2_mem[1][103]) ) ) # ( !CF1_in_data_reg[103] & ( (MD2L76Q & MD2_mem[1][103]) ) );


--MD2_mem[1][104] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][104] at FF_X47_Y50_N26
--register power-up is low

MD2_mem[1][104] = DFFEAS(MD2L97, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[104] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] at FF_X50_Y48_N43
--register power-up is low

CF1_in_data_reg[104] = DFFEAS(ME1_src_data[140], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L97 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~20 at MLABCELL_X47_Y50_N24
MD2L97 = ( CF1_in_data_reg[104] & ( (!MD2L76Q) # (MD2_mem[1][104]) ) ) # ( !CF1_in_data_reg[104] & ( (MD2L76Q & MD2_mem[1][104]) ) );


--MD2_mem[1][105] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][105] at FF_X47_Y50_N29
--register power-up is low

MD2_mem[1][105] = DFFEAS(MD2L98, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[105] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] at FF_X48_Y50_N37
--register power-up is low

CF1_in_data_reg[105] = DFFEAS(ME1_src_data[141], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L98 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~21 at MLABCELL_X47_Y50_N27
MD2L98 = ( CF1_in_data_reg[105] & ( (!MD2L76Q) # (MD2_mem[1][105]) ) ) # ( !CF1_in_data_reg[105] & ( (MD2L76Q & MD2_mem[1][105]) ) );


--MD2_mem[1][106] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][106] at FF_X48_Y50_N2
--register power-up is low

MD2_mem[1][106] = DFFEAS(MD2L99, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[106] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] at FF_X48_Y50_N40
--register power-up is low

CF1_in_data_reg[106] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1_src_data[142],  ,  , VCC);


--MD2L99 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~22 at LABCELL_X48_Y50_N0
MD2L99 = ( CF1_in_data_reg[106] & ( (!MD2L76Q) # (MD2_mem[1][106]) ) ) # ( !CF1_in_data_reg[106] & ( (MD2L76Q & MD2_mem[1][106]) ) );


--MD2_mem[1][107] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][107] at FF_X50_Y48_N2
--register power-up is low

MD2_mem[1][107] = DFFEAS(MD2L100, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[107] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] at FF_X50_Y48_N59
--register power-up is low

CF1_in_data_reg[107] = DFFEAS(ME1_src_data[143], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L100 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~23 at LABCELL_X50_Y48_N0
MD2L100 = ( CF1_in_data_reg[107] & ( (!MD2L76Q) # (MD2_mem[1][107]) ) ) # ( !CF1_in_data_reg[107] & ( (MD2L76Q & MD2_mem[1][107]) ) );


--MD2_mem[1][108] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][108] at FF_X50_Y48_N5
--register power-up is low

MD2_mem[1][108] = DFFEAS(MD2L101, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[108] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] at FF_X50_Y48_N38
--register power-up is low

CF1_in_data_reg[108] = DFFEAS(ME1_src_data[144], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L101 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~24 at LABCELL_X50_Y48_N3
MD2L101 = ( CF1_in_data_reg[108] & ( (!MD2L76Q) # (MD2_mem[1][108]) ) ) # ( !CF1_in_data_reg[108] & ( (MD2L76Q & MD2_mem[1][108]) ) );


--MD2_mem[1][109] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][109] at FF_X50_Y48_N8
--register power-up is low

MD2_mem[1][109] = DFFEAS(MD2L102, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[109] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] at FF_X50_Y48_N16
--register power-up is low

CF1_in_data_reg[109] = DFFEAS(ME1_src_data[145], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L102 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~25 at LABCELL_X50_Y48_N6
MD2L102 = ( MD2_mem[1][109] & ( CF1_in_data_reg[109] ) ) # ( !MD2_mem[1][109] & ( CF1_in_data_reg[109] & ( !MD2L76Q ) ) ) # ( MD2_mem[1][109] & ( !CF1_in_data_reg[109] & ( MD2L76Q ) ) );


--MD2_mem[1][110] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][110] at FF_X48_Y49_N41
--register power-up is low

MD2_mem[1][110] = DFFEAS(MD2L103, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1_in_data_reg[110] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] at FF_X50_Y48_N55
--register power-up is low

CF1_in_data_reg[110] = DFFEAS(ME1_src_data[146], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--MD2L103 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~26 at LABCELL_X48_Y49_N39
MD2L103 = ( CF1_in_data_reg[110] & ( (!MD2L76Q) # (MD2_mem[1][110]) ) ) # ( !CF1_in_data_reg[110] & ( (MD2L76Q & MD2_mem[1][110]) ) );


--YD1_dr_control[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2] at FF_X7_Y6_N37
--register power-up is low

YD1_dr_control[2] = DFFEAS(YD1L339, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1L338 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~2 at LABCELL_X7_Y6_N27
YD1L338 = ( YD1_dr_control[2] & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) );


--FE1L39 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1 at MLABCELL_X8_Y5_N36
FE1L39 = ( CE1L1 & ( FE1L38 ) );


--YD1L369 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~8 at LABCELL_X9_Y3_N0
YD1L369 = ( YD1_header_out_bit_counter[2] & ( YD1_header_out_bit_counter[0] & ( (YD1L573Q & !YD1L577Q) ) ) ) # ( !YD1_header_out_bit_counter[2] & ( YD1_header_out_bit_counter[0] & ( (!YD1L573Q & (!YD1L476Q & (!YD1L479Q))) # (YD1L573Q & (((!YD1L577Q)))) ) ) ) # ( YD1_header_out_bit_counter[2] & ( !YD1_header_out_bit_counter[0] & ( (YD1L573Q & !YD1L577Q) ) ) ) # ( !YD1_header_out_bit_counter[2] & ( !YD1_header_out_bit_counter[0] & ( (YD1L573Q & !YD1L577Q) ) ) );


--YD1L370 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~9 at MLABCELL_X8_Y4_N24
YD1L370 = ( YD1L268 & ( YD1L521Q & ( (!YD1L369 & YD1_read_state.ST_HEADER) ) ) ) # ( YD1L268 & ( !YD1L521Q & ( (!YD1L369 & (((YD1_read_state.ST_HEADER)))) # (YD1L369 & (YD1L269 & ((YD1L283)))) ) ) ) # ( !YD1L268 & ( !YD1L521Q & ( (YD1L369 & (YD1L269 & YD1L283)) ) ) );


--YD1L371 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~10 at LABCELL_X7_Y5_N15
YD1L371 = ( !YD1L577Q & ( YD1_read_data_all_valid ) );


--YD1L372 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~11 at LABCELL_X7_Y5_N6
YD1L372 = ( YD1L270 & ( YD1L577Q & ( (YD1_read_data_valid & ((!YD1L271) # ((!YD1L272) # (YD1_scan_length_byte_counter[7])))) ) ) ) # ( !YD1L270 & ( YD1L577Q & ( YD1_read_data_valid ) ) );


--YD1L373 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~12 at LABCELL_X2_Y4_N15
YD1L373 = ( YD1L371 & ( (YD1L370 & ((!FE1_full1) # (FE1L39))) ) ) # ( !YD1L371 & ( (YD1L370 & ((!FE1_full1) # ((!YD1L372) # (FE1L39)))) ) );


--YD1_dr_data_out[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2] at FF_X2_Y4_N31
--register power-up is low

YD1_dr_data_out[2] = DFFEAS(YD1L392, A1L5722,  ,  , YD1L365,  ,  ,  ,  );


--YD1L386 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~13 at LABCELL_X9_Y4_N27
YD1L386 = ( FE1_data1[1] & ( (YD1L370) # (YD1_dr_data_out[2]) ) ) # ( !FE1_data1[1] & ( (YD1_dr_data_out[2] & !YD1L370) ) );


--YD1_read_state.ST_PADDED is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED at FF_X1_Y2_N2
--register power-up is low

YD1_read_state.ST_PADDED = DFFEAS( , A1L5722,  ,  ,  , YD1L582,  ,  , VCC);


--YD1L387 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~14 at MLABCELL_X6_Y5_N27
YD1L387 = ( YD1_read_state.ST_PADDED & ( YD1L573Q & ( (!YD1L521Q & (!YD1L283 & YD1L269)) ) ) ) # ( YD1_read_state.ST_PADDED & ( !YD1L573Q & ( (!YD1L521Q & ((!YD1L269 & ((YD1L282))) # (YD1L269 & (!YD1L283)))) # (YD1L521Q & (((YD1L282)))) ) ) ) # ( !YD1_read_state.ST_PADDED & ( !YD1L573Q & ( (YD1L282 & (((!YD1L283) # (!YD1L269)) # (YD1L521Q))) ) ) );


--YD1L388 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~15 at LABCELL_X2_Y4_N12
YD1L388 = ( !YD1L387 & ( (!YD1L370) # ((FE1_full1 & ((YD1L372) # (YD1L371)))) ) );


--YD1L389 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~16 at LABCELL_X9_Y6_N36
YD1L389 = ( YD1L388 & ( !R1_virtual_ir_scan_reg & ( (L1_splitter_nodes_receive_0[3] & (YD1L386 & (T1_state[4] & !YD1L373))) ) ) ) # ( !YD1L388 & ( !R1_virtual_ir_scan_reg & ( (L1_splitter_nodes_receive_0[3] & T1_state[4]) ) ) );


--YD1L284 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~1 at MLABCELL_X8_Y5_N57
YD1L284 = ( YD1L283 & ( YD1L269 & ( !YD1L521Q ) ) );


--WD1_virtual_state_cdr is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr at LABCELL_X1_Y7_N3
WD1_virtual_state_cdr = ( !R1_virtual_ir_scan_reg & ( (L1_splitter_nodes_receive_0[3] & T1_state[3]) ) );


--YD1L578 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~8 at MLABCELL_X6_Y5_N18
YD1L578 = ( YD1_read_state.ST_READ_DATA & ( WD1L3 & ( (!YD1L573Q & (YD1L282)) # (YD1L573Q & ((!WD1_virtual_state_cdr))) ) ) ) # ( !YD1_read_state.ST_READ_DATA & ( WD1L3 & ( (!YD1L573Q & (((YD1L282)))) # (YD1L573Q & (((!WD1_virtual_state_cdr)) # (YD1L284))) ) ) ) # ( YD1_read_state.ST_READ_DATA & ( !WD1L3 & ( (YD1L573Q & !WD1_virtual_state_cdr) ) ) ) # ( !YD1_read_state.ST_READ_DATA & ( !WD1L3 & ( (YD1L573Q & !WD1_virtual_state_cdr) ) ) );


--YD1L480 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~0 at MLABCELL_X3_Y3_N21
YD1L480 = ( !YD1L573Q & ( L1_splitter_nodes_receive_0[3] & ( (!R1_virtual_ir_scan_reg & (!YD1_header_out_bit_counter[0] & T1_state[4])) ) ) );


--YD1L473 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1 at MLABCELL_X6_Y3_N57
YD1L473 = ( YD1L573Q & ( (YD1L280 & WD1_virtual_state_cdr) ) ) # ( !YD1L573Q & ( (YD1L280 & ((WD1_virtual_state_cdr) # (WD1L3))) ) );


--YD1L481 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~2 at MLABCELL_X6_Y3_N3
YD1L481 = ( !R1_virtual_ir_scan_reg & ( YD1_header_out_bit_counter[1] & ( (!YD1L573Q & (L1_splitter_nodes_receive_0[3] & (T1_state[4] & YD1_header_out_bit_counter[0]))) ) ) ) # ( !R1_virtual_ir_scan_reg & ( !YD1_header_out_bit_counter[1] & ( (!YD1L573Q & (L1_splitter_nodes_receive_0[3] & (T1_state[4] & !YD1_header_out_bit_counter[0]))) ) ) );


--YD1L153 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~0 at MLABCELL_X6_Y3_N21
YD1L153 = ( YD1_header_out_bit_counter[1] & ( !YD1_header_out_bit_counter[2] ) ) # ( !YD1_header_out_bit_counter[1] & ( !YD1_header_out_bit_counter[0] $ (!YD1_header_out_bit_counter[2]) ) );


--YD1L482 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~3 at MLABCELL_X6_Y3_N42
YD1L482 = ( !R1_virtual_ir_scan_reg & ( (!YD1L573Q & (T1_state[4] & (!YD1L153 & L1_splitter_nodes_receive_0[3]))) ) );


--YD1L154 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~1 at MLABCELL_X6_Y3_N18
YD1L154 = ( YD1_header_out_bit_counter[1] & ( !YD1_header_out_bit_counter[3] ) ) # ( !YD1_header_out_bit_counter[1] & ( !YD1_header_out_bit_counter[3] $ (((!YD1_header_out_bit_counter[0] & !YD1_header_out_bit_counter[2]))) ) );


--YD1L483 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~4 at MLABCELL_X6_Y3_N45
YD1L483 = ( !YD1L154 & ( (!YD1L573Q & (T1_state[4] & (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg))) ) );


--YD1L526 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~0 at MLABCELL_X6_Y5_N3
YD1L526 = ( YD1L521Q & ( (!YD1L573Q & !YD1L282) ) ) # ( !YD1L521Q & ( (!YD1L573Q & ((!YD1L282) # ((YD1L269 & YD1L283)))) ) );


--YD1L519 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1 at MLABCELL_X6_Y7_N51
YD1L519 = ( YD1L577Q ) # ( !YD1L577Q & ( (!T1_state[4]) # (((!L1_splitter_nodes_receive_0[3]) # (R1_virtual_ir_scan_reg)) # (YD1L526)) ) );


--YD1L520 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2 at MLABCELL_X6_Y5_N42
YD1L520 = ( WD1L3 & ( (YD1L280 & (((!YD1L526 & !YD1_read_state.ST_READ_DATA)) # (WD1_virtual_state_cdr))) ) ) # ( !WD1L3 & ( (YD1L280 & WD1_virtual_state_cdr) ) );


--YD1L374 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]~17 at MLABCELL_X6_Y5_N15
YD1L374 = ( YD1_read_state.ST_READ_DATA & ( YD1L573Q ) );


--YD1L539 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~3 at LABCELL_X4_Y3_N39
YD1L539 = ( YD1_padded_bit_counter[8] & ( L1_splitter_nodes_receive_0[3] & ( (!T1_state[3]) # (R1_virtual_ir_scan_reg) ) ) ) # ( YD1_padded_bit_counter[8] & ( !L1_splitter_nodes_receive_0[3] ) );


--YD1_offset[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7] at FF_X7_Y2_N34
--register power-up is low

YD1_offset[7] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[7],  ,  , VCC);


--YD1_offset[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6] at FF_X9_Y2_N37
--register power-up is low

YD1_offset[6] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[6],  ,  , VCC);


--YD1_offset[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5] at FF_X7_Y2_N37
--register power-up is low

YD1_offset[5] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[5],  ,  , VCC);


--YD1_offset[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4] at FF_X3_Y4_N16
--register power-up is low

YD1_offset[4] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[4],  ,  , VCC);


--YD1_offset[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3] at FF_X7_Y6_N58
--register power-up is low

YD1_offset[3] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[3],  ,  , VCC);


--YD1L152 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add5~0 at LABCELL_X7_Y6_N12
YD1L152 = ( YD1_offset[5] & ( (YD1_offset[3] & (YD1_offset[6] & YD1_offset[4])) ) );


--YD1_offset[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2] at FF_X7_Y6_N11
--register power-up is low

YD1_offset[2] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[2],  ,  , VCC);


--YD1_offset[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1] at FF_X7_Y6_N8
--register power-up is low

YD1_offset[1] = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[1],  ,  , VCC);


--YD1_offset[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0] at FF_X7_Y2_N58
--register power-up is low

YD1_offset[0] = DFFEAS(YD1L507, A1L5722,  ,  , YD1L516,  ,  ,  ,  );


--YD1L702 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~12 at LABCELL_X7_Y6_N6
YD1L702 = ( !YD1_offset[1] & ( !YD1_offset[2] & ( !YD1_offset[0] ) ) );


--YD1L540 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~4 at LABCELL_X7_Y6_N54
YD1L540 = ( T1_state[3] & ( !R1_virtual_ir_scan_reg & ( (L1_splitter_nodes_receive_0[3] & (!YD1L702 & (YD1_offset[7] & YD1L152))) ) ) );


--YD1L541 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~5 at MLABCELL_X3_Y2_N45
YD1L541 = ( YD1L374 & ( YD1L168 & ( (YD1L539) # (YD1L540) ) ) ) # ( !YD1L374 & ( YD1L168 & ( (((WD1L3 & !YD1L526)) # (YD1L539)) # (YD1L540) ) ) ) # ( YD1L374 & ( !YD1L168 & ( (YD1L539) # (YD1L540) ) ) ) # ( !YD1L374 & ( !YD1L168 & ( (!WD1L3 & (((YD1L539)) # (YD1L540))) # (WD1L3 & (YD1L526 & ((YD1L539) # (YD1L540)))) ) ) );


--YD1L542 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~6 at LABCELL_X10_Y6_N24
YD1L542 = ( YD1L702 & ( YD1_offset[3] ) ) # ( !YD1L702 & ( !YD1_offset[3] ) );


--YD1L543 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~7 at LABCELL_X7_Y6_N3
YD1L543 = !YD1_offset[4] $ (((!YD1_offset[3]) # (YD1L702)));


--YD1L544 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~8 at LABCELL_X7_Y6_N0
YD1L544 = ( YD1_offset[5] & ( (!YD1_offset[3]) # ((!YD1_offset[4]) # (YD1L702)) ) ) # ( !YD1_offset[5] & ( (YD1_offset[3] & (!YD1L702 & YD1_offset[4])) ) );


--YD1L545 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~9 at LABCELL_X7_Y6_N15
YD1L545 = ( YD1_offset[5] & ( !YD1_offset[6] $ (((!YD1_offset[3]) # ((!YD1_offset[4]) # (YD1L702)))) ) ) # ( !YD1_offset[5] & ( YD1_offset[6] ) );


--YD1L546 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~10 at LABCELL_X7_Y6_N33
YD1L546 = ( YD1L152 & ( !YD1L702 $ (YD1_offset[7]) ) ) # ( !YD1L152 & ( YD1_offset[7] ) );


--YD1L579 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~9 at MLABCELL_X6_Y3_N36
YD1L579 = ( !YD1_header_out_bit_counter[3] & ( !YD1L573Q & ( (!YD1_header_out_bit_counter[1] & (!YD1_header_out_bit_counter[2] & YD1_header_out_bit_counter[0])) ) ) );


--YD1L580 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10 at MLABCELL_X6_Y5_N33
YD1L580 = ( YD1L579 & ( YD1L521Q & ( WD1L3 ) ) ) # ( YD1L579 & ( !YD1L521Q & ( WD1L3 ) ) ) # ( !YD1L579 & ( !YD1L521Q & ( (YD1_read_state.ST_PADDED & (WD1L3 & (YD1L283 & YD1L269))) ) ) );


--YD1L581 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~11 at MLABCELL_X6_Y5_N36
YD1L581 = ( YD1_read_state.ST_PADDED & ( YD1L580 & ( (YD1L280) # (YD1L577Q) ) ) ) # ( !YD1_read_state.ST_PADDED & ( YD1L580 & ( (!YD1L280 & (YD1L577Q)) # (YD1L280 & ((YD1L284))) ) ) ) # ( YD1_read_state.ST_PADDED & ( !YD1L580 & ( (YD1L577Q & ((!YD1L280) # (!WD1_virtual_state_cdr))) ) ) ) # ( !YD1_read_state.ST_PADDED & ( !YD1L580 & ( (YD1L577Q & ((!YD1L280) # (!WD1_virtual_state_cdr))) ) ) );


--YD1L557 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~0 at MLABCELL_X6_Y7_N24
YD1L557 = ( L1_splitter_nodes_receive_0[3] & ( (!R1_virtual_ir_scan_reg & (!YD1_read_data_bit_counter[0] & (T1_state[4] & YD1L577Q))) ) );


--YD1L553 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1 at MLABCELL_X6_Y5_N45
YD1L553 = ( WD1L3 & ( (YD1L280 & ((YD1_read_state.ST_READ_DATA) # (WD1_virtual_state_cdr))) ) ) # ( !WD1L3 & ( (YD1L280 & WD1_virtual_state_cdr) ) );


--YD1L558 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~2 at MLABCELL_X6_Y7_N6
YD1L558 = ( YD1L577Q & ( L1_splitter_nodes_receive_0[3] & ( (T1_state[4] & (!R1_virtual_ir_scan_reg & (!YD1_read_data_bit_counter[1] $ (YD1_read_data_bit_counter[0])))) ) ) );


--YD1L191 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add9~0 at MLABCELL_X6_Y7_N30
YD1L191 = ( YD1_read_data_bit_counter[0] & ( !YD1_read_data_bit_counter[2] ) ) # ( !YD1_read_data_bit_counter[0] & ( !YD1_read_data_bit_counter[1] $ (!YD1_read_data_bit_counter[2]) ) );


--YD1L559 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~3 at MLABCELL_X6_Y7_N33
YD1L559 = ( L1_splitter_nodes_receive_0[3] & ( (!YD1L191 & (YD1L577Q & (T1_state[4] & !R1_virtual_ir_scan_reg))) ) );


--ZD1_out_data_toggle_flopped is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped at FF_X9_Y6_N34
--register power-up is low

ZD1_out_data_toggle_flopped = DFFEAS(ZD1L31, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--EE1_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1] at FF_X9_Y6_N35
--register power-up is low

EE1_dreg[1] = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , EE1_dreg[0],  ,  , VCC);


--ZD1_out_valid_internal is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_valid_internal at LABCELL_X9_Y6_N24
ZD1_out_valid_internal = ( EE1_dreg[1] & ( !ZD1_out_data_toggle_flopped ) ) # ( !EE1_dreg[1] & ( ZD1_out_data_toggle_flopped ) );


--YD1_idle_inserter_source_ready is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready at FF_X6_Y5_N58
--register power-up is low

YD1_idle_inserter_source_ready = DFFEAS(YD1L490, A1L5722,  ,  ,  ,  ,  ,  ,  );


--FE1L40 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~2 at LABCELL_X9_Y6_N18
FE1L40 = ( YD1_idle_inserter_source_ready & ( ZD1_out_valid_internal ) ) # ( !YD1_idle_inserter_source_ready & ( ZD1_out_valid_internal ) ) # ( YD1_idle_inserter_source_ready & ( !ZD1_out_valid_internal & ( (FE1_full1 & (FE1L38 & CE1L1)) ) ) ) # ( !YD1_idle_inserter_source_ready & ( !ZD1_out_valid_internal & ( FE1_full1 ) ) );


--BE1_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1] at FF_X10_Y7_N14
--register power-up is low

BE1_dreg[1] = DFFEAS(BE1L7, A1L5722, HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--FE1_full0 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0 at FF_X9_Y6_N56
--register power-up is low

FE1_full0 = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , FE1L36,  ,  , VCC);


--YD1_read_data_length[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2] at FF_X3_Y4_N26
--register power-up is low

YD1_read_data_length[2] = DFFEAS( , A1L5722,  ,  , YD1L562, A1L5723,  ,  , VCC);


--YD1_read_data_length[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0] at FF_X3_Y4_N22
--register power-up is low

YD1_read_data_length[0] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[14],  ,  , VCC);


--YD1_read_data_length[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1] at FF_X3_Y4_N4
--register power-up is low

YD1_read_data_length[1] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[15],  ,  , VCC);


--YD1L324 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]~0 at MLABCELL_X3_Y4_N30
YD1L324 = ( !YD1_read_data_length[0] & ( (!YD1_read_data_length[2] & YD1_read_data_length[1]) ) );


--YD1L285 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~0 at MLABCELL_X3_Y4_N27
YD1L285 = ( YD1_read_data_length[1] & ( YD1_read_data_length[0] & ( (!YD1_scan_length_byte_counter[13] & (!YD1_scan_length_byte_counter[12] & (!YD1_read_data_length[2] $ (YD1_scan_length_byte_counter[14])))) ) ) ) # ( !YD1_read_data_length[1] & ( YD1_read_data_length[0] & ( (!YD1_scan_length_byte_counter[13] & (!YD1_scan_length_byte_counter[14] & (!YD1_read_data_length[2] $ (YD1_scan_length_byte_counter[12])))) ) ) ) # ( YD1_read_data_length[1] & ( !YD1_read_data_length[0] & ( (!YD1_scan_length_byte_counter[12] & (!YD1_scan_length_byte_counter[14] & (!YD1_read_data_length[2] $ (YD1_scan_length_byte_counter[13])))) ) ) ) # ( !YD1_read_data_length[1] & ( !YD1_read_data_length[0] & ( (!YD1_scan_length_byte_counter[13] & (!YD1_scan_length_byte_counter[12] & !YD1_scan_length_byte_counter[14])) ) ) );


--YD1L286 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~1 at MLABCELL_X3_Y4_N36
YD1L286 = ( !YD1_read_data_length[1] & ( YD1_scan_length_byte_counter[11] & ( (YD1_read_data_length[2] & (!YD1_read_data_length[0] & (!YD1_scan_length_byte_counter[10] & YD1L285))) ) ) ) # ( YD1_read_data_length[1] & ( !YD1_scan_length_byte_counter[11] & ( (YD1L285 & (!YD1_scan_length_byte_counter[10] $ (((!YD1_read_data_length[2] & YD1_read_data_length[0]))))) ) ) ) # ( !YD1_read_data_length[1] & ( !YD1_scan_length_byte_counter[11] & ( (!YD1_scan_length_byte_counter[10] & (YD1L285 & ((!YD1_read_data_length[2]) # (YD1_read_data_length[0])))) ) ) );


--YD1L287 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~2 at MLABCELL_X3_Y4_N18
YD1L287 = ( !YD1_read_data_length[1] & ( YD1_scan_length_byte_counter[8] & ( (!YD1_read_data_length[2] & (YD1_read_data_length[0] & (!YD1_scan_length_byte_counter[7] & YD1L270))) ) ) ) # ( YD1_read_data_length[1] & ( !YD1_scan_length_byte_counter[8] & ( (!YD1_scan_length_byte_counter[7] & YD1L270) ) ) ) # ( !YD1_read_data_length[1] & ( !YD1_scan_length_byte_counter[8] & ( (!YD1_read_data_length[2] & (((!YD1_scan_length_byte_counter[7] & YD1L270)) # (YD1_read_data_length[0]))) # (YD1_read_data_length[2] & (((!YD1_scan_length_byte_counter[7] & YD1L270)))) ) ) );


--YD1L273 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~3 at MLABCELL_X3_Y4_N33
YD1L273 = (!YD1_scan_length_byte_counter[16] & (!YD1_scan_length_byte_counter[15] & (!YD1L631Q & !YD1_scan_length_byte_counter[17])));


--YD1L325 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]~1 at MLABCELL_X3_Y4_N42
YD1L325 = (YD1_read_data_length[2] & (!YD1_read_data_length[0] & !YD1_read_data_length[1]));


--YD1L288 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|LessThan0~3 at MLABCELL_X3_Y4_N45
YD1L288 = ( YD1_scan_length_byte_counter[10] & ( ((!YD1_read_data_length[0]) # (!YD1_read_data_length[1])) # (YD1_read_data_length[2]) ) );


--YD1L567 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~0 at MLABCELL_X3_Y4_N0
YD1L567 = ( !YD1_scan_length_byte_counter[12] & ( YD1_scan_length_byte_counter[14] & ( (YD1_read_data_length[2] & (YD1_read_data_length[0] & (YD1_read_data_length[1] & !YD1_scan_length_byte_counter[13]))) ) ) ) # ( YD1_scan_length_byte_counter[12] & ( !YD1_scan_length_byte_counter[14] & ( (YD1_read_data_length[2] & ((!YD1_read_data_length[0] & (YD1_read_data_length[1] & !YD1_scan_length_byte_counter[13])) # (YD1_read_data_length[0] & ((!YD1_scan_length_byte_counter[13]) # (YD1_read_data_length[1]))))) ) ) ) # ( !YD1_scan_length_byte_counter[12] & ( !YD1_scan_length_byte_counter[14] & ( (!YD1_scan_length_byte_counter[13]) # ((YD1_read_data_length[2] & YD1_read_data_length[1])) ) ) );


--YD1L568 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~1 at MLABCELL_X3_Y4_N48
YD1L568 = ( YD1L288 & ( YD1L273 & ( (YD1L567 & ((!YD1L285) # ((!YD1_scan_length_byte_counter[11] & YD1L325)))) ) ) ) # ( !YD1L288 & ( YD1L273 & ( (YD1L567 & ((!YD1L285) # ((!YD1_scan_length_byte_counter[11]) # (YD1L325)))) ) ) );


--YD1L569 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~2 at MLABCELL_X3_Y4_N54
YD1L569 = ( YD1L568 & ( (!YD1L286) # ((!YD1L287 & (YD1L324 & !YD1_scan_length_byte_counter[9])) # (YD1L287 & ((!YD1_scan_length_byte_counter[9]) # (YD1L324)))) ) );


--YD1L570 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~3 at LABCELL_X7_Y5_N24
YD1L570 = ( YD1_read_data_all_valid & ( WD1L3 & ( ((!WD1_virtual_state_cdr & YD1_read_data_valid)) # (YD1L370) ) ) ) # ( !YD1_read_data_all_valid & ( WD1L3 & ( (!YD1L370 & (((!WD1_virtual_state_cdr & YD1_read_data_valid)))) # (YD1L370 & (YD1L569)) ) ) ) # ( YD1_read_data_all_valid & ( !WD1L3 & ( (!WD1_virtual_state_cdr & YD1_read_data_valid) ) ) ) # ( !YD1_read_data_all_valid & ( !WD1L3 & ( (!WD1_virtual_state_cdr & YD1_read_data_valid) ) ) );


--YD1_decode_header_1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1 at FF_X3_Y2_N52
--register power-up is low

YD1_decode_header_1 = DFFEAS(YD1L320, A1L5722,  ,  , YD1L280,  ,  ,  ,  );


--YD1_write_state.ST_HEADER_2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2 at FF_X4_Y2_N25
--register power-up is low

YD1_write_state.ST_HEADER_2 = DFFEAS(YD1L706, A1L5722,  ,  , YD1L707,  ,  ,  ,  );


--YD1L548 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~0 at MLABCELL_X3_Y3_N24
YD1L548 = ( YD1_write_state.ST_HEADER_2 & ( YD1_decode_header_1 ) );


--YD1L598 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0 at MLABCELL_X6_Y7_N0
YD1L598 = ( YD1L577Q & ( (!YD1L556Q & (YD1_read_data_bit_counter[0] & !YD1_read_data_bit_counter[1])) ) );


--YD1L599 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~1 at LABCELL_X7_Y5_N12
YD1L599 = ( YD1L598 & ( (YD1L271 & (!YD1_scan_length_byte_counter[7] & (YD1L272 & YD1L270))) ) ) # ( !YD1L598 );


--YD1L690 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0 at LABCELL_X4_Y7_N0
YD1L690 = ( !R1_virtual_ir_scan_reg & ( !R1_irf_reg[1][1] & ( (!R1_irf_reg[1][0] & (T1_state[4] & (!R1_irf_reg[1][2] & L1_splitter_nodes_receive_0[3]))) ) ) );


--YD1L617 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~2 at LABCELL_X2_Y4_N36
YD1L617 = ( YD1_scan_length_byte_counter[7] & ( ((!YD1L690) # (YD1L193)) # (YD1L599) ) ) # ( !YD1_scan_length_byte_counter[7] & ( (YD1L690 & ((!YD1L599 & ((YD1L193))) # (YD1L599 & (YD1L548)))) ) );


--YD1L604 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~3 at LABCELL_X2_Y4_N42
YD1L604 = ( YD1L690 & ( (!YD1L599 & (((YD1L197)))) # (YD1L599 & (((YD1_scan_length_byte_counter[1])) # (YD1L548))) ) ) # ( !YD1L690 & ( YD1_scan_length_byte_counter[1] ) );


--YD1L606 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~4 at LABCELL_X2_Y4_N51
YD1L606 = ( YD1L599 & ( ((YD1L548 & YD1L690)) # (YD1_scan_length_byte_counter[2]) ) ) # ( !YD1L599 & ( (!YD1L690 & (YD1_scan_length_byte_counter[2])) # (YD1L690 & ((YD1L201))) ) );


--YD1L608 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~5 at LABCELL_X2_Y4_N6
YD1L608 = ( YD1_scan_length_byte_counter[3] & ( ((!YD1L690) # (YD1L205)) # (YD1L599) ) ) # ( !YD1_scan_length_byte_counter[3] & ( (YD1L690 & ((!YD1L599 & ((YD1L205))) # (YD1L599 & (YD1L548)))) ) );


--YD1L610 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~6 at LABCELL_X2_Y4_N45
YD1L610 = ( YD1L209 & ( ((YD1L690 & ((!YD1L599) # (YD1L548)))) # (YD1_scan_length_byte_counter[4]) ) ) # ( !YD1L209 & ( (!YD1L690 & (((YD1_scan_length_byte_counter[4])))) # (YD1L690 & (YD1L599 & ((YD1_scan_length_byte_counter[4]) # (YD1L548)))) ) );


--YD1L612 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~7 at LABCELL_X2_Y4_N9
YD1L612 = ( YD1L213 & ( ((YD1L690 & ((!YD1L599) # (YD1L548)))) # (YD1_scan_length_byte_counter[5]) ) ) # ( !YD1L213 & ( (!YD1L690 & (((YD1_scan_length_byte_counter[5])))) # (YD1L690 & (YD1L599 & ((YD1_scan_length_byte_counter[5]) # (YD1L548)))) ) );


--YD1L614 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~8 at LABCELL_X2_Y4_N48
YD1L614 = ( YD1L599 & ( ((YD1L548 & YD1L690)) # (YD1_scan_length_byte_counter[6]) ) ) # ( !YD1L599 & ( (!YD1L690 & (YD1_scan_length_byte_counter[6])) # (YD1L690 & ((YD1L217))) ) );


--YD1L600 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9 at LABCELL_X2_Y4_N39
YD1L600 = ( YD1L221 & ( ((YD1L690 & ((!YD1L599) # (YD1L548)))) # (YD1_scan_length_byte_counter[0]) ) ) # ( !YD1L221 & ( (!YD1L690 & (((YD1_scan_length_byte_counter[0])))) # (YD1L690 & (YD1L599 & ((YD1_scan_length_byte_counter[0]) # (YD1L548)))) ) );


--YD1_scan_length[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0] at FF_X1_Y4_N2
--register power-up is low

YD1_scan_length[0] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[4],  ,  , VCC);


--YD1L274 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~4 at LABCELL_X7_Y5_N54
YD1L274 = ( YD1L270 & ( !YD1_scan_length_byte_counter[7] ) );


--YD1L601 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10 at LABCELL_X7_Y5_N48
YD1L601 = ( YD1L548 & ( YD1L271 & ( YD1L690 ) ) ) # ( !YD1L548 & ( YD1L271 & ( (YD1L598 & (YD1L690 & ((!YD1L272) # (!YD1L274)))) ) ) ) # ( YD1L548 & ( !YD1L271 & ( YD1L690 ) ) ) # ( !YD1L548 & ( !YD1L271 & ( (YD1L598 & YD1L690) ) ) );


--YD1_scan_length[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1] at FF_X1_Y4_N14
--register power-up is low

YD1_scan_length[1] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[5],  ,  , VCC);


--YD1_scan_length[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[2] at FF_X1_Y4_N5
--register power-up is low

YD1_scan_length[2] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[6],  ,  , VCC);


--YD1_scan_length[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[3] at FF_X1_Y4_N26
--register power-up is low

YD1_scan_length[3] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[7],  ,  , VCC);


--YD1_scan_length[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[5] at FF_X1_Y2_N58
--register power-up is low

YD1_scan_length[5] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[9],  ,  , VCC);


--YD1_scan_length[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[6] at FF_X1_Y4_N17
--register power-up is low

YD1_scan_length[6] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[10],  ,  , VCC);


--YD1_scan_length[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[4] at FF_X1_Y4_N10
--register power-up is low

YD1_scan_length[4] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[8],  ,  , VCC);


--YD1L630 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~11 at LABCELL_X2_Y4_N24
YD1L630 = ( YD1L253 & ( YD1L599 & ( (YD1_scan_length_byte_counter[18] & ((!YD1L690) # (!YD1L548))) ) ) ) # ( !YD1L253 & ( YD1L599 & ( (YD1_scan_length_byte_counter[18] & ((!YD1L690) # (!YD1L548))) ) ) ) # ( YD1L253 & ( !YD1L599 & ( (YD1L690) # (YD1_scan_length_byte_counter[18]) ) ) ) # ( !YD1L253 & ( !YD1L599 & ( (YD1_scan_length_byte_counter[18] & !YD1L690) ) ) );


--YD1_scan_length[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[7] at FF_X1_Y4_N19
--register power-up is low

YD1_scan_length[7] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[11],  ,  , VCC);


--YD1_scan_length[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8] at FF_X1_Y4_N22
--register power-up is low

YD1_scan_length[8] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[12],  ,  , VCC);


--YD1_scan_length[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[9] at FF_X1_Y2_N20
--register power-up is low

YD1_scan_length[9] = DFFEAS( , A1L5722,  ,  , YD1L562, YD1_header_in[13],  ,  , VCC);


--YD1L549 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~1 at LABCELL_X7_Y5_N21
YD1L549 = ( YD1_read_data_length[2] & ( (YD1_read_data_length[0] & YD1_read_data_length[1]) ) );


--YD1L550 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~2 at LABCELL_X7_Y5_N57
YD1L550 = ( WD1L3 & ( (!YD1L548 & (!WD1_virtual_state_cdr & ((YD1_read_data_all_valid)))) # (YD1L548 & (((!WD1_virtual_state_cdr & YD1_read_data_all_valid)) # (YD1L549))) ) ) # ( !WD1L3 & ( (!WD1_virtual_state_cdr & YD1_read_data_all_valid) ) );


--FE1_data0[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0] at FF_X9_Y2_N22
--register power-up is low

FE1_data0[0] = DFFEAS( , A1L5722, BE1_dreg[1],  , !FE1_full0, ZD1_out_data_buffer[0],  ,  , VCC);


--ZD1_out_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0] at FF_X9_Y2_N53
--register power-up is low

ZD1_out_data_buffer[0] = DFFEAS(ZD1L17, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--FE1L35 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0 at LABCELL_X9_Y4_N6
FE1L35 = ( FE1L38 & ( (!FE1_full1) # ((YD1_idle_inserter_source_ready & !CE1L1)) ) ) # ( !FE1L38 & ( (!FE1_full1) # (YD1_idle_inserter_source_ready) ) );


--FE1_data0[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2] at FF_X10_Y2_N10
--register power-up is low

FE1_data0[2] = DFFEAS( , A1L5722, BE1_dreg[1],  , !FE1_full0, ZD1_out_data_buffer[2],  ,  , VCC);


--ZD1_out_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2] at FF_X10_Y2_N14
--register power-up is low

ZD1_out_data_buffer[2] = DFFEAS(ZD1L21, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--FE1_data0[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1] at FF_X10_Y2_N58
--register power-up is low

FE1_data0[1] = DFFEAS(FE1L4, A1L5722, BE1_dreg[1],  , !FE1_full0,  ,  ,  ,  );


--ZD1_out_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1] at FF_X10_Y2_N38
--register power-up is low

ZD1_out_data_buffer[1] = DFFEAS(ZD1L19, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--CE1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~0 at LABCELL_X9_Y4_N21
CE1L3 = ( CE1_received_esc & ( (!FE1_full1) # ((!YD1_idle_inserter_source_ready) # ((FE1L38 & CE1L1))) ) ) # ( !CE1_received_esc & ( (FE1_full1 & (FE1L38 & (YD1_idle_inserter_source_ready & CE1L1))) ) );


--FE1_data0[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4] at FF_X9_Y2_N58
--register power-up is low

FE1_data0[4] = DFFEAS(FE1L9, A1L5722, BE1_dreg[1],  , !FE1_full0,  ,  ,  ,  );


--ZD1_out_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4] at FF_X3_Y3_N20
--register power-up is low

ZD1_out_data_buffer[4] = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , ZD1_in_data_buffer[4],  ,  , VCC);


--FE1_data0[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7] at FF_X9_Y2_N1
--register power-up is low

FE1_data0[7] = DFFEAS(FE1L15, A1L5722, BE1_dreg[1],  , !FE1_full0,  ,  ,  ,  );


--ZD1_out_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7] at FF_X9_Y2_N44
--register power-up is low

ZD1_out_data_buffer[7] = DFFEAS(ZD1L28, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--FE1_data0[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6] at FF_X9_Y2_N28
--register power-up is low

FE1_data0[6] = DFFEAS(FE1L13, A1L5722, BE1_dreg[1],  , !FE1_full0,  ,  ,  ,  );


--ZD1_out_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6] at FF_X9_Y3_N23
--register power-up is low

ZD1_out_data_buffer[6] = DFFEAS(ZD1L26, A1L5722, BE1_dreg[1],  ,  ,  ,  ,  ,  );


--FE1_data0[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5] at FF_X9_Y2_N7
--register power-up is low

FE1_data0[5] = DFFEAS(FE1L11, A1L5722, BE1_dreg[1],  , !FE1_full0,  ,  ,  ,  );


--ZD1_out_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5] at FF_X3_Y3_N32
--register power-up is low

ZD1_out_data_buffer[5] = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , ZD1_in_data_buffer[5],  ,  , VCC);


--FE1_data0[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3] at FF_X9_Y2_N13
--register power-up is low

FE1_data0[3] = DFFEAS(FE1L7, A1L5722, BE1_dreg[1],  , !FE1_full0,  ,  ,  ,  );


--ZD1_out_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3] at FF_X3_Y3_N17
--register power-up is low

ZD1_out_data_buffer[3] = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , ZD1_in_data_buffer[3],  ,  , VCC);


--YD1_dr_debug[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2] at FF_X4_Y7_N46
--register power-up is low

YD1_dr_debug[2] = DFFEAS( , A1L5722,  ,  , YD1L281, YD1L413,  ,  , VCC);


--BE4_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] at FF_X1_Y7_N34
--register power-up is low

BE4_dreg[1] = DFFEAS( , A1L5722,  ,  ,  , BE4_dreg[0],  ,  , VCC);


--YD1L412 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug~2 at LABCELL_X1_Y7_N0
YD1L412 = ( YD1_dr_debug[2] & ( ((L1_splitter_nodes_receive_0[3] & (T1_state[4] & !R1_virtual_ir_scan_reg))) # (BE4_dreg[1]) ) ) # ( !YD1_dr_debug[2] & ( (BE4_dreg[1] & ((!L1_splitter_nodes_receive_0[3]) # ((!T1_state[4]) # (R1_virtual_ir_scan_reg)))) ) );


--BE3_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0] at FF_X7_Y7_N40
--register power-up is low

BE3_dreg[0] = DFFEAS(BE3L5, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1_dr_info[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2] at FF_X1_Y7_N11
--register power-up is low

YD1_dr_info[2] = DFFEAS(YD1L429, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L428 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~2 at LABCELL_X1_Y7_N6
YD1L428 = ( T1_state[4] & ( ((!L1_splitter_nodes_receive_0[3]) # (R1_virtual_ir_scan_reg)) # (YD1_dr_info[2]) ) ) # ( !T1_state[4] );


--S1_WORD_SR[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2] at FF_X6_Y2_N43
--register power-up is low

S1_WORD_SR[2] = AMPP_FUNCTION(A1L5722, S1L23, !S1L16);


--S1L20 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~3 at MLABCELL_X6_Y2_N12
S1L20 = AMPP_FUNCTION(!S1_word_counter[2], !S1_word_counter[3], !S1_word_counter[1], !S1_word_counter[0]);


--S1L21 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~4 at MLABCELL_X6_Y2_N9
S1L21 = AMPP_FUNCTION(!L1_splitter_nodes_receive_1[3], !R1_virtual_ir_scan_reg, !T1_state[8], !T1_state[4], !S1L20, !S1_WORD_SR[2]);


--ZB1_vjtag_uir_i is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_uir_i at MLABCELL_X6_Y2_N3
ZB1_vjtag_uir_i = ( R1_virtual_ir_scan_reg & ( (L1_splitter_nodes_receive_1[3] & T1_state[8]) ) );


--S1L8 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~0 at MLABCELL_X6_Y2_N36
S1L8 = AMPP_FUNCTION(!S1_word_counter[0], !ZB1_vjtag_uir_i);


--S1L4 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~1 at MLABCELL_X6_Y2_N0
S1L4 = AMPP_FUNCTION(!L1_splitter_nodes_receive_1[3], !T1_state[8], !T1_state[3], !T1_state[4], !R1_virtual_ir_scan_reg);


--S1L9 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~2 at MLABCELL_X6_Y2_N27
S1L9 = AMPP_FUNCTION(!S1_word_counter[1], !S1L7Q, !ZB1_vjtag_uir_i, !S1_word_counter[2], !S1_word_counter[0]);


--S1L10 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~3 at MLABCELL_X6_Y2_N57
S1L10 = AMPP_FUNCTION(!S1_word_counter[0], !S1L7Q, !S1_word_counter[2], !ZB1_vjtag_uir_i, !S1_word_counter[1]);


--S1L11 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~4 at MLABCELL_X6_Y2_N30
S1L11 = AMPP_FUNCTION(!S1_word_counter[0], !S1_word_counter[2], !S1_word_counter[1], !ZB1_vjtag_uir_i, !S1L7Q);


--AC1_shift_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2] at FF_X7_Y3_N35
--register power-up is low

AC1_shift_reg[2] = DFFEAS(AC1L30, A1L5722, !T1L3,  , !AC1L24,  ,  ,  ,  );


--AC1_metastable_l2_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1] at FF_X9_Y32_N26
--register power-up is low

AC1_metastable_l2_reg[1] = DFFEAS( , GLOBAL(A1L335),  ,  ,  , AC1_metastable_l1_reg[1],  ,  , VCC);


--AC1L29 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~3 at LABCELL_X7_Y3_N36
AC1L29 = ( R1_virtual_ir_scan_reg & ( AC1_metastable_l2_reg[1] ) ) # ( !R1_virtual_ir_scan_reg & ( AC1_metastable_l2_reg[1] & ( ((!L1_splitter_nodes_receive_1[3]) # (!T1_state[4])) # (AC1_shift_reg[2]) ) ) ) # ( !R1_virtual_ir_scan_reg & ( !AC1_metastable_l2_reg[1] & ( (AC1_shift_reg[2] & (L1_splitter_nodes_receive_1[3] & T1_state[4])) ) ) );


--AC1L24 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4 at LABCELL_X7_Y3_N15
AC1L24 = ( T1_state[3] & ( ((!L1_splitter_nodes_receive_1[3]) # ((!R1_irf_reg[2][2] & !T1_state[4]))) # (R1_virtual_ir_scan_reg) ) ) # ( !T1_state[3] & ( ((!L1_splitter_nodes_receive_1[3]) # (!T1_state[4])) # (R1_virtual_ir_scan_reg) ) );


--AC1_metastable_l1_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] at FF_X23_Y39_N5
--register power-up is low

AC1_metastable_l1_reg[0] = DFFEAS(AC1L14, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--F1_state.ARM is altera_edge_detector:pulse_cold_reset|state.ARM at FF_X23_Y39_N17
--register power-up is low

F1_state.ARM = DFFEAS(F1L15, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--F1L14 is altera_edge_detector:pulse_cold_reset|state~5 at LABCELL_X23_Y39_N30
F1L14 = ( GLOBAL(NC1L1054) & ( AC1_metastable_l2_reg[0] & ( F1_state.ARM ) ) );


--AC1_metastable_l2_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2] at FF_X9_Y32_N46
--register power-up is low

AC1_metastable_l2_reg[2] = DFFEAS( , GLOBAL(A1L335),  ,  ,  , AC1_metastable_l1_reg[2],  ,  , VCC);


--F3_state.ARM is altera_edge_detector:pulse_debug_reset|state.ARM at FF_X9_Y32_N44
--register power-up is low

F3_state.ARM = DFFEAS(F3L47, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--F3L46 is altera_edge_detector:pulse_debug_reset|state~5 at LABCELL_X9_Y32_N39
F3L46 = ( GLOBAL(NC1L1054) & ( AC1_metastable_l2_reg[2] & ( F3_state.ARM ) ) );


--F2_state.ARM is altera_edge_detector:pulse_warm_reset|state.ARM at FF_X9_Y32_N29
--register power-up is low

F2_state.ARM = DFFEAS(F2L9, GLOBAL(A1L335),  ,  ,  ,  ,  ,  ,  );


--F2L8 is altera_edge_detector:pulse_warm_reset|state~5 at LABCELL_X9_Y32_N57
F2L8 = ( GLOBAL(NC1L1054) & ( AC1_metastable_l2_reg[1] & ( F2_state.ARM ) ) );


--MD11_mem_used[1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1] at FF_X31_Y44_N26
--register power-up is low

MD11_mem_used[1] = DFFEAS(MD11L173, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L163,  ,  ,  ,  );


--MD11L160 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~1 at LABCELL_X29_Y44_N48
MD11L160 = ( MD11_mem_used[1] & ( (MD11_mem_used[0]) # (MD11L190) ) ) # ( !MD11_mem_used[1] & ( ((!NC1_f2h_RVALID[0] & MD11_mem_used[0])) # (MD11L190) ) );


--MD11_mem_used[5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5] at FF_X31_Y44_N59
--register power-up is low

MD11_mem_used[5] = DFFEAS(MD11L174, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L163,  ,  ,  ,  );


--MD11L172 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~2 at LABCELL_X31_Y44_N6
MD11L172 = ( MD11_mem_used[5] & ( (MD11L171Q) # (MD11L190) ) ) # ( !MD11_mem_used[5] & ( MD11L171Q ) );


--MD11L163 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3 at LABCELL_X31_Y44_N27
MD11L163 = ( NC1_f2h_RVALID[0] & ( !MD11_mem_used[0] $ (!MD11L190) ) ) # ( !NC1_f2h_RVALID[0] & ( MD11L190 ) );


--HE5_altera_reset_synchronizer_int_chain[0] is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X34_Y40_N1
--register power-up is low

HE5_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L335), GLOBAL(NC1L1054),  ,  , HE5_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--KD1_out_startofpacket is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket at FF_X34_Y41_N23
--register power-up is low

KD1_out_startofpacket = DFFEAS(KD1L24, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L5,  ,  ,  ,  );


--JE1L388 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0 at MLABCELL_X34_Y41_N39
JE1L388 = ( KD1L17 & ( (JE1L437 & (!KD1L28Q & KD1_out_startofpacket)) ) );


--JE1_command[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4] at FF_X33_Y41_N16
--register power-up is low

JE1_command[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[4],  ,  , VCC);


--JE1_command[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7] at FF_X35_Y42_N14
--register power-up is low

JE1_command[7] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[7],  ,  , VCC);


--JE1_command[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6] at FF_X35_Y42_N56
--register power-up is low

JE1_command[6] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[6],  ,  , VCC);


--JE1_command[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5] at FF_X35_Y42_N17
--register power-up is low

JE1_command[5] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, KD1L19,  ,  , VCC);


--JE1_command[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3] at FF_X35_Y42_N2
--register power-up is low

JE1_command[3] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[3],  ,  , VCC);


--JE1_command[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1] at FF_X35_Y42_N19
--register power-up is low

JE1_command[1] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[1],  ,  , VCC);


--JE1_command[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0] at FF_X35_Y42_N50
--register power-up is low

JE1_command[0] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[0],  ,  , VCC);


--JE1L251 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal2~0 at LABCELL_X35_Y42_N12
JE1L251 = ( !JE1_command[7] & ( !JE1_command[0] & ( (!JE1_command[6] & (!JE1_command[1] & (!JE1_command[3] & !JE1_command[5]))) ) ) );


--JE1L514 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~47 at LABCELL_X36_Y42_N21
JE1L514 = ( JE1L251 & ( (JE1_enable & (JE1L497Q & JE1_command[4])) ) );


--JE1L515 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~48 at LABCELL_X37_Y42_N6
JE1L515 = ( !JE1L388 & ( ((JE1_state.READ_SEND_WAIT & (!JE1L252 & JE1L513))) # (JE1L514) ) );


--JE1_state.READ_DATA_WAIT is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT at FF_X37_Y43_N50
--register power-up is low

JE1_state.READ_DATA_WAIT = DFFEAS(JE1L536, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L516 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~49 at LABCELL_X37_Y43_N45
JE1L516 = (!JE1_state.READ_CMD_WAIT & !JE1_state.WRITE_WAIT);


--JE1L517 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~50 at LABCELL_X37_Y43_N36
JE1L517 = ( XF1_av_waitrequest & ( !JE1L516 ) );


--JE1_state.RETURN_PACKET is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET at FF_X37_Y42_N17
--register power-up is low

JE1_state.RETURN_PACKET = DFFEAS(JE1L537, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L518 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~51 at LABCELL_X37_Y43_N39
JE1L518 = ( JE1_state.READ_SEND_WAIT & ( (!JE1L506Q & PD1_in_ready) ) ) # ( !JE1_state.READ_SEND_WAIT & ( (!JE1L506Q & (JE1L511Q & PD1_in_ready)) ) );


--JE1L519 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~52 at LABCELL_X37_Y43_N12
JE1L519 = ( JE1L517 & ( XF1L6 & ( !JE1L502Q ) ) ) # ( !JE1L517 & ( XF1L6 & ( (!JE1L502Q & (((JE1L506Q & !XF1L5)) # (JE1L518))) ) ) ) # ( JE1L517 & ( !XF1L6 & ( !JE1L502Q ) ) ) # ( !JE1L517 & ( !XF1L6 & ( (JE1L518 & !JE1L502Q) ) ) );


--JE1_state.GET_SIZE1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1 at FF_X36_Y42_N53
--register power-up is low

JE1_state.GET_SIZE1 = DFFEAS(JE1L538, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1_state.GET_SIZE2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2 at FF_X36_Y42_N13
--register power-up is low

JE1_state.GET_SIZE2 = DFFEAS(JE1L539, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L440 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~0 at LABCELL_X36_Y42_N6
JE1L440 = ( !JE1_state.GET_ADDR2 & ( !JE1_state.GET_ADDR1 & ( (!JE1_state.GET_SIZE1 & (!JE1_state.GET_EXTRA & (!JE1_state.GET_ADDR3 & !JE1_state.GET_SIZE2))) ) ) );


--JE1L520 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~53 at LABCELL_X36_Y42_N36
JE1L520 = ( JE1_state.GET_ADDR4 & ( (JE1L337) # (JE1_enable) ) ) # ( !JE1_state.GET_ADDR4 & ( ((!JE1L440 & JE1_enable)) # (JE1L337) ) );


--JE1_state.0000 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000 at FF_X37_Y42_N32
--register power-up is low

JE1_state.0000 = DFFEAS(JE1L541, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L521 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~54 at LABCELL_X37_Y43_N42
JE1L521 = ( XF1L6 & ( (JE1_state.READ_CMD_WAIT & XF1L5) ) ) # ( !XF1L6 & ( JE1_state.READ_CMD_WAIT ) );


--JE1_state.READ_SEND_ISSUE is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE at FF_X37_Y43_N55
--register power-up is low

JE1_state.READ_SEND_ISSUE = DFFEAS(JE1L543, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L522 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~55 at LABCELL_X36_Y41_N36
JE1L522 = ( !JE1L508Q & ( !JE1L388 ) );


--MD10L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0 at LABCELL_X43_Y45_N57
MD10L1 = (!MD10_mem_used[0]) # (NC1_f2h_BVALID[0]);


--MD10_mem[1][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][154] at FF_X43_Y45_N35
--register power-up is low

MD10_mem[1][154] = DFFEAS(MD10L307, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L158 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][154]~0 at LABCELL_X43_Y45_N30
MD10L158 = ( MD10L1 & ( (!MD10_mem_used[1]) # (MD10_mem[1][154]) ) ) # ( !MD10L1 & ( MD10_mem[0][154] ) );


--MD11L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0 at LABCELL_X29_Y44_N51
MD11L1 = ( MD11L161Q & ( NC1_f2h_RVALID[0] ) ) # ( !MD11L161Q );


--HE1_altera_reset_synchronizer_int_chain[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X15_Y35_N26
--register power-up is low

HE1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L335), !YD1_resetrequest,  ,  , HE1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--YD1_resetrequest is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest at FF_X3_Y4_N46
--register power-up is low

YD1_resetrequest = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[8],  ,  , VCC);


--HE3_altera_reset_synchronizer_int_chain[0] is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X15_Y35_N35
--register power-up is low

HE3_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L335), !YD1_resetrequest,  ,  , HE3_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--MF3L23 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[4]~0 at LABCELL_X45_Y43_N54
MF3L23 = ( MF3L10 & ( UF1L1 & ( !MF3L24 ) ) ) # ( !MF3L10 & ( UF1L1 & ( !MF3L24 ) ) ) # ( MF3L10 & ( !UF1L1 & ( MF3L24 ) ) ) # ( !MF3L10 & ( !UF1L1 & ( !MF3L24 ) ) );


--MD11_mem[1][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113] at FF_X29_Y44_N7
--register power-up is low

MD11_mem[1][113] = DFFEAS(MD11L49, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L28 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]~0 at LABCELL_X36_Y44_N27
MD11L28 = ( MD11_mem[0][113] & ( MD11L1 & ( (!MD11_mem_used[1]) # (MD11_mem[1][113]) ) ) ) # ( !MD11_mem[0][113] & ( MD11L1 & ( (!MD11_mem_used[1]) # (MD11_mem[1][113]) ) ) ) # ( MD11_mem[0][113] & ( !MD11L1 ) );


--MF3L1 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~0 at LABCELL_X45_Y43_N24
MF3L1 = ( MF3_pending_response_count[4] & ( MF3_pending_response_count[0] & ( (!MF3L24) # ((!MF3_pending_response_count[2]) # ((!MF3_pending_response_count[3]) # (!MF3_pending_response_count[1]))) ) ) ) # ( !MF3_pending_response_count[4] & ( MF3_pending_response_count[0] & ( (MF3L24 & (MF3_pending_response_count[2] & (MF3_pending_response_count[3] & MF3_pending_response_count[1]))) ) ) ) # ( MF3_pending_response_count[4] & ( !MF3_pending_response_count[0] & ( (((MF3_pending_response_count[1]) # (MF3_pending_response_count[3])) # (MF3_pending_response_count[2])) # (MF3L24) ) ) ) # ( !MF3_pending_response_count[4] & ( !MF3_pending_response_count[0] & ( (!MF3L24 & (!MF3_pending_response_count[2] & (!MF3_pending_response_count[3] & !MF3_pending_response_count[1]))) ) ) );


--MF3L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~1 at LABCELL_X45_Y43_N18
MF3L2 = ( MF3_pending_response_count[3] & ( MF3_pending_response_count[2] & ( (!MF3_pending_response_count[0]) # ((!MF3L24) # (!MF3_pending_response_count[1])) ) ) ) # ( !MF3_pending_response_count[3] & ( MF3_pending_response_count[2] & ( (MF3_pending_response_count[0] & (MF3L24 & MF3_pending_response_count[1])) ) ) ) # ( MF3_pending_response_count[3] & ( !MF3_pending_response_count[2] & ( ((MF3_pending_response_count[1]) # (MF3L24)) # (MF3_pending_response_count[0]) ) ) ) # ( !MF3_pending_response_count[3] & ( !MF3_pending_response_count[2] & ( (!MF3_pending_response_count[0] & (!MF3L24 & !MF3_pending_response_count[1])) ) ) );


--MF3L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~2 at LABCELL_X45_Y43_N51
MF3L3 = ( MF3_pending_response_count[2] & ( MF3_pending_response_count[1] & ( (!MF3L24) # (!MF3_pending_response_count[0]) ) ) ) # ( !MF3_pending_response_count[2] & ( MF3_pending_response_count[1] & ( (MF3L24 & MF3_pending_response_count[0]) ) ) ) # ( MF3_pending_response_count[2] & ( !MF3_pending_response_count[1] & ( (MF3_pending_response_count[0]) # (MF3L24) ) ) ) # ( !MF3_pending_response_count[2] & ( !MF3_pending_response_count[1] & ( (!MF3L24 & !MF3_pending_response_count[0]) ) ) );


--MF3L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|Add0~3 at LABCELL_X45_Y43_N6
MF3L4 = ( MF3_pending_response_count[1] & ( MF3_pending_response_count[0] & ( !MF3L24 ) ) ) # ( !MF3_pending_response_count[1] & ( MF3_pending_response_count[0] & ( MF3L24 ) ) ) # ( MF3_pending_response_count[1] & ( !MF3_pending_response_count[0] & ( MF3L24 ) ) ) # ( !MF3_pending_response_count[1] & ( !MF3_pending_response_count[0] & ( !MF3L24 ) ) );


--JE1L523 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~56 at LABCELL_X35_Y41_N51
JE1L523 = ( JE1_state.WRITE_WAIT & ( (!JE1L337 & XF1_av_waitrequest) ) ) # ( !JE1_state.WRITE_WAIT & ( !JE1L337 ) );


--JE1L524 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~57 at LABCELL_X36_Y43_N15
JE1L524 = ( !JE1_state.READ_ASSERT & ( !JE1_state.READ_SEND_ISSUE ) );


--JE1L525 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~58 at LABCELL_X37_Y43_N6
JE1L525 = ( JE1L524 & ( JE1_state.READ_CMD_WAIT & ( (!JE1L388 & (!JE1L523 & ((!XF1L6) # (XF1L5)))) ) ) ) # ( JE1L524 & ( !JE1_state.READ_CMD_WAIT & ( (!JE1L388 & !JE1L523) ) ) );


--JE1_last_trans is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans at FF_X36_Y42_N4
--register power-up is low

JE1_last_trans = DFFEAS(JE1L283, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L441 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~1 at LABCELL_X35_Y41_N57
JE1L441 = ( JE1_state.WRITE_WAIT & ( (!JE1L612 & (((XF1_av_waitrequest & !JE1_last_trans)) # (JE1L502Q))) # (JE1L612 & (((XF1_av_waitrequest & !JE1_last_trans)))) ) ) # ( !JE1_state.WRITE_WAIT & ( (!JE1L612 & JE1L502Q) ) );


--JE1L526 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~59 at LABCELL_X36_Y42_N30
JE1L526 = ( JE1L497Q & ( JE1L441 & ( (!KD1L25Q) # (!JE1_enable) ) ) ) # ( !JE1L497Q & ( JE1L441 & ( (!KD1L25Q) # (!JE1_enable) ) ) ) # ( JE1L497Q & ( !JE1L441 & ( (!KD1L25Q & (!JE1_command[4] & (JE1_enable & JE1L251))) ) ) );


--KD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|Equal1~0 at LABCELL_X45_Y44_N57
KD1L3 = ( MD1_out_payload[0] & ( KD1L1 & ( (!MD1_out_payload[2] & MD1_out_payload[1]) ) ) );


--KD1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|always0~0 at MLABCELL_X34_Y41_N18
KD1L4 = ( KD1L17 & ( !KD1_received_channel ) );


--KD1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~0 at MLABCELL_X34_Y41_N36
KD1L21 = ( KD1L31Q & ( (!KD1L4 & KD1_out_endofpacket) ) ) # ( !KD1L31Q & ( (!KD1L4 & ((KD1_out_endofpacket) # (KD1L3))) ) );


--JE1L462 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~0 at MLABCELL_X34_Y41_N0
JE1L462 = ( !KD1L28Q & ( (JE1L437 & (KD1L17 & !JE1L251)) ) );


--JE1L290 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector70~0 at LABCELL_X35_Y41_N18
JE1L290 = ( JE1_current_byte[1] & ( JE1_current_byte[0] & ( (JE1L497Q & (!JE1_state.WRITE_WAIT & (MD1_out_payload[1] & !JE1L462))) ) ) ) # ( !JE1_current_byte[1] & ( JE1_current_byte[0] & ( (!JE1_state.WRITE_WAIT & ((!JE1L497Q) # ((MD1_out_payload[1] & !JE1L462)))) ) ) ) # ( JE1_current_byte[1] & ( !JE1_current_byte[0] & ( (!JE1_state.WRITE_WAIT & ((!JE1L497Q) # ((MD1_out_payload[1] & !JE1L462)))) ) ) ) # ( !JE1_current_byte[1] & ( !JE1_current_byte[0] & ( (JE1L497Q & (!JE1_state.WRITE_WAIT & (MD1_out_payload[1] & !JE1L462))) ) ) );


--JE1L344 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|WideOr11~0 at LABCELL_X35_Y41_N42
JE1L344 = ( !JE1_state.WRITE_WAIT & ( !JE1L497Q ) );


--JE1L433 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0 at LABCELL_X37_Y42_N24
JE1L433 = ( JE1_state.RETURN_PACKET & ( !PD1_in_ready ) ) # ( !JE1_state.RETURN_PACKET & ( (!JE1_state.READ_SEND_WAIT & ((JE1L344))) # (JE1_state.READ_SEND_WAIT & (!PD1_in_ready)) ) );


--JE1L434 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1 at LABCELL_X35_Y41_N36
JE1L434 = ( XF1_av_waitrequest & ( JE1_enable & ( (!JE1L433 & ((!JE1_state.WRITE_WAIT) # ((JE1_last_trans)))) # (JE1L433 & (JE1L502Q & ((!JE1_state.WRITE_WAIT) # (JE1_last_trans)))) ) ) ) # ( !XF1_av_waitrequest & ( JE1_enable & ( (!JE1_state.WRITE_WAIT & ((!JE1L433) # (JE1L502Q))) ) ) ) # ( XF1_av_waitrequest & ( !JE1_enable & ( (!JE1L433 & (!JE1L502Q & ((!JE1_state.WRITE_WAIT) # (JE1_last_trans)))) ) ) ) # ( !XF1_av_waitrequest & ( !JE1_enable & ( (!JE1L433 & (!JE1_state.WRITE_WAIT & !JE1L502Q)) ) ) );


--JE1L291 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~0 at LABCELL_X35_Y41_N15
JE1L291 = ( MD1_out_payload[0] & ( (!JE1_state.WRITE_WAIT & ((!JE1L497Q & ((!JE1_current_byte[0]))) # (JE1L497Q & (!JE1L462)))) ) ) # ( !MD1_out_payload[0] & ( (!JE1L497Q & (!JE1_state.WRITE_WAIT & !JE1_current_byte[0])) ) );


--KD1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_channel~0 at MLABCELL_X34_Y41_N30
KD1L27 = ( KD1_received_channel & ( !KD1L31Q & ( (KD1L1 & (!MD1_out_payload[1] $ (!MD1_out_payload[2]))) ) ) ) # ( !KD1_received_channel & ( !KD1L31Q & ( (!MD1_out_payload[1] & (!MD1_out_payload[0] & (KD1L1 & MD1_out_payload[2]))) ) ) );


--KD1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_esc~0 at MLABCELL_X34_Y41_N12
KD1L30 = ( !KD1_received_esc & ( KD1L5 & ( (!MD1_out_payload[1] & (MD1_out_payload[0] & (KD1L1 & MD1_out_payload[2]))) ) ) ) # ( KD1_received_esc & ( !KD1L5 ) );


--MD1_internal_out_ready is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_ready at LABCELL_X27_Y37_N39
MD1_internal_out_ready = (!MD1_out_valid) # (JE1_in_ready_0);


--MD1_internal_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid at FF_X27_Y37_N10
--register power-up is low

MD1_internal_out_valid = DFFEAS(MD1L15, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L442 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~2 at LABCELL_X36_Y42_N18
JE1L442 = ( JE1L251 & ( (JE1L497Q & ((!JE1_enable) # (!JE1_command[4]))) ) ) # ( !JE1L251 & ( (!JE1_enable & JE1L497Q) ) );


--JE1L443 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~3 at LABCELL_X36_Y42_N39
JE1L443 = ( JE1L492Q & ( ((!JE1L440) # ((JE1L388) # (JE1L441))) # (JE1L442) ) ) # ( !JE1L492Q );


--KD1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1 at MLABCELL_X34_Y41_N24
KD1L18 = ( KD1L17 & ( KD1_received_channel ) );


--MD10_mem_used[5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5] at FF_X43_Y45_N50
--register power-up is low

MD10_mem_used[5] = DFFEAS(MD10L1072, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1061,  ,  ,  ,  );


--MD10L1070 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~2 at LABCELL_X43_Y45_N24
MD10L1070 = ( MD10_mem_used[7] ) # ( !MD10_mem_used[7] & ( (MD10_write & MD10_mem_used[5]) ) );


--MD10L1061 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3 at LABCELL_X43_Y45_N45
MD10L1061 = !MD10_write $ (!WF1L5);


--MD10_mem_used[2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2] at FF_X43_Y45_N20
--register power-up is low

MD10_mem_used[2] = DFFEAS(MD10L1073, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1061,  ,  ,  ,  );


--MD10L1071 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~4 at LABCELL_X43_Y45_N42
MD10L1071 = ( MD10_mem_used[2] & ( (!MD10_write) # (MD10_mem_used[0]) ) ) # ( !MD10_mem_used[2] & ( (MD10_write & MD10_mem_used[0]) ) );


--JE1L527 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~60 at LABCELL_X36_Y42_N48
JE1L527 = ( JE1_state.GET_ADDR3 & ( (!JE1_enable & ((JE1_state.GET_ADDR4))) # (JE1_enable & (!KD1L25Q)) ) ) # ( !JE1_state.GET_ADDR3 & ( (!JE1_enable & JE1_state.GET_ADDR4) ) );


--JE1_command[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2] at FF_X33_Y41_N22
--register power-up is low

JE1_command[2] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, MD1_out_payload[2],  ,  , VCC);


--JE1L528 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~61 at LABCELL_X37_Y42_N0
JE1L528 = ( !JE1L388 & ( ((!PD1_in_ready & JE1_state.READ_SEND_WAIT)) # (JE1_state.READ_SEND_ISSUE) ) );


--JE1L280 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector36~0 at LABCELL_X33_Y40_N3
JE1L280 = ( JE1L2 & ( JE1L502Q ) ) # ( JE1L2 & ( !JE1L502Q & ( (JE1_command[4] & MD1_out_payload[1]) ) ) ) # ( !JE1L2 & ( !JE1L502Q & ( (JE1_command[4] & MD1_out_payload[1]) ) ) );


--JE1L417 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0 at LABCELL_X36_Y42_N54
JE1L417 = ( JE1_state.GET_SIZE2 & ( (!JE1_enable & (!JE1_state.GET_WRITE_DATA & ((!JE1_state.READ_SEND_WAIT) # (PD1_in_ready)))) # (JE1_enable & (((!JE1_state.READ_SEND_WAIT)) # (PD1_in_ready))) ) ) # ( !JE1_state.GET_SIZE2 & ( (!JE1_state.GET_WRITE_DATA & (((PD1_in_ready & JE1_state.READ_SEND_WAIT)))) # (JE1_state.GET_WRITE_DATA & (JE1_enable & ((!JE1_state.READ_SEND_WAIT) # (PD1_in_ready)))) ) );


--JE1L281 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0 at LABCELL_X33_Y40_N33
JE1L281 = ( JE1_command[4] & ( JE1L6 & ( (MD1_out_payload[0]) # (JE1L502Q) ) ) ) # ( !JE1_command[4] & ( JE1L6 & ( JE1L502Q ) ) ) # ( JE1_command[4] & ( !JE1L6 & ( (!JE1L502Q & MD1_out_payload[0]) ) ) );


--JE1L278 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector34~0 at LABCELL_X33_Y40_N15
JE1L278 = ( JE1L10 & ( JE1L502Q ) ) # ( JE1L10 & ( !JE1L502Q & ( (MD1_out_payload[3] & JE1_command[4]) ) ) ) # ( !JE1L10 & ( !JE1L502Q & ( (MD1_out_payload[3] & JE1_command[4]) ) ) );


--JE1L279 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector35~0 at LABCELL_X33_Y42_N48
JE1L279 = ( JE1L14 & ( ((JE1_command[4] & MD1_out_payload[2])) # (JE1L502Q) ) ) # ( !JE1L14 & ( (JE1_command[4] & (!JE1L502Q & MD1_out_payload[2])) ) );


--JE1L266 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector22~0 at LABCELL_X33_Y42_N54
JE1L266 = ( MD1_out_payload[7] & ( (!JE1L502Q & (JE1_command[4])) # (JE1L502Q & ((JE1L18))) ) ) # ( !MD1_out_payload[7] & ( (JE1L502Q & JE1L18) ) );


--JE1L428 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~1 at LABCELL_X36_Y42_N57
JE1L428 = ( JE1_state.GET_SIZE1 & ( (!JE1_enable & (!JE1L502Q & ((!JE1_state.READ_SEND_WAIT) # (PD1_in_ready)))) # (JE1_enable & (((!JE1_state.READ_SEND_WAIT)) # (PD1_in_ready))) ) ) # ( !JE1_state.GET_SIZE1 & ( (!JE1L502Q & (((PD1_in_ready & JE1_state.READ_SEND_WAIT)))) # (JE1L502Q & (JE1_enable & ((!JE1_state.READ_SEND_WAIT) # (PD1_in_ready)))) ) );


--JE1L267 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector23~0 at LABCELL_X35_Y42_N33
JE1L267 = ( MD1_out_payload[6] & ( (!JE1L502Q & (JE1_command[4])) # (JE1L502Q & ((JE1L22))) ) ) # ( !MD1_out_payload[6] & ( (JE1L502Q & JE1L22) ) );


--JE1L268 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector24~0 at LABCELL_X36_Y42_N0
JE1L268 = ( JE1_command[4] & ( (!JE1L502Q & (!MD1_out_payload[5] $ (((!KD1L31Q))))) # (JE1L502Q & (((JE1L26)))) ) ) # ( !JE1_command[4] & ( (JE1L502Q & JE1L26) ) );


--JE1L269 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector25~0 at LABCELL_X29_Y42_N30
JE1L269 = (!JE1L502Q & (JE1_command[4] & ((MD1_out_payload[4])))) # (JE1L502Q & (((JE1L30))));


--JE1L270 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector26~0 at LABCELL_X33_Y40_N18
JE1L270 = ( MD1_out_payload[3] & ( JE1L34 & ( (JE1L502Q) # (JE1_command[4]) ) ) ) # ( !MD1_out_payload[3] & ( JE1L34 & ( JE1L502Q ) ) ) # ( MD1_out_payload[3] & ( !JE1L34 & ( (JE1_command[4] & !JE1L502Q) ) ) );


--JE1L271 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector27~0 at LABCELL_X33_Y42_N51
JE1L271 = ( JE1L38 & ( ((JE1_command[4] & MD1_out_payload[2])) # (JE1L502Q) ) ) # ( !JE1L38 & ( (JE1_command[4] & (!JE1L502Q & MD1_out_payload[2])) ) );


--JE1L272 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector28~0 at LABCELL_X33_Y40_N48
JE1L272 = ( JE1_command[4] & ( MD1_out_payload[1] & ( (!JE1L502Q) # (JE1L42) ) ) ) # ( !JE1_command[4] & ( MD1_out_payload[1] & ( (JE1L42 & JE1L502Q) ) ) ) # ( JE1_command[4] & ( !MD1_out_payload[1] & ( (JE1L42 & JE1L502Q) ) ) ) # ( !JE1_command[4] & ( !MD1_out_payload[1] & ( (JE1L42 & JE1L502Q) ) ) );


--JE1L273 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector29~0 at LABCELL_X29_Y42_N36
JE1L273 = ( MD1_out_payload[0] & ( JE1L46 & ( (JE1L502Q) # (JE1_command[4]) ) ) ) # ( !MD1_out_payload[0] & ( JE1L46 & ( JE1L502Q ) ) ) # ( MD1_out_payload[0] & ( !JE1L46 & ( (JE1_command[4] & !JE1L502Q) ) ) );


--JE1L274 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector30~0 at LABCELL_X33_Y42_N57
JE1L274 = ( MD1_out_payload[7] & ( (!JE1L502Q & (JE1_command[4])) # (JE1L502Q & ((JE1L50))) ) ) # ( !MD1_out_payload[7] & ( (JE1L502Q & JE1L50) ) );


--JE1L275 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector31~0 at LABCELL_X29_Y42_N9
JE1L275 = ( MD1_out_payload[6] & ( JE1L502Q & ( JE1L54 ) ) ) # ( !MD1_out_payload[6] & ( JE1L502Q & ( JE1L54 ) ) ) # ( MD1_out_payload[6] & ( !JE1L502Q & ( JE1_command[4] ) ) );


--JE1L276 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector32~0 at LABCELL_X33_Y40_N54
JE1L276 = ( JE1_command[4] & ( JE1L58 & ( (KD1L19) # (JE1L502Q) ) ) ) # ( !JE1_command[4] & ( JE1L58 & ( JE1L502Q ) ) ) # ( JE1_command[4] & ( !JE1L58 & ( (!JE1L502Q & KD1L19) ) ) );


--JE1L277 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector33~0 at LABCELL_X29_Y42_N33
JE1L277 = ( JE1L62 & ( ((JE1_command[4] & MD1_out_payload[4])) # (JE1L502Q) ) ) # ( !JE1L62 & ( (!JE1L502Q & (JE1_command[4] & MD1_out_payload[4])) ) );


--PD1L8 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~6 at LABCELL_X30_Y38_N45
PD1L8 = ( !PD1L7 & ( PD1L6 ) );


--PD1L41 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0 at LABCELL_X30_Y38_N12
PD1L41 = ( PD1_sent_sop & ( PD1L4 ) ) # ( PD1_sent_sop & ( !PD1L4 & ( ((!PD1L3) # (PD1L8)) # (PD1L5) ) ) ) # ( !PD1_sent_sop & ( !PD1L4 & ( (PD1L3 & JE1_out_startofpacket) ) ) );


--JE1_first_trans is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans at FF_X30_Y39_N19
--register power-up is low

JE1_first_trans = DFFEAS(JE1L282, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L529 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~62 at LABCELL_X35_Y41_N12
JE1L529 = ( JE1L462 & ( ((JE1_state.WRITE_WAIT & (JE1_last_trans & XF1_av_waitrequest))) # (JE1L497Q) ) ) # ( !JE1L462 & ( (JE1_state.WRITE_WAIT & (JE1_last_trans & XF1_av_waitrequest)) ) );


--JE1L292 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector72~0 at LABCELL_X30_Y39_N24
JE1L292 = ( JE1_out_startofpacket & ( JE1L344 & ( ((!JE1L508Q & (!PD1_in_ready)) # (JE1L508Q & ((JE1_first_trans)))) # (JE1L529) ) ) ) # ( !JE1_out_startofpacket & ( JE1L344 & ( ((JE1L508Q & JE1_first_trans)) # (JE1L529) ) ) ) # ( JE1_out_startofpacket & ( !JE1L344 & ( ((!PD1_in_ready) # ((JE1L508Q & JE1_first_trans))) # (JE1L529) ) ) ) # ( !JE1_out_startofpacket & ( !JE1L344 & ( ((JE1L508Q & JE1_first_trans)) # (JE1L529) ) ) );


--JE1L254 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~0 at LABCELL_X37_Y42_N18
JE1L254 = ( !JE1_state.RETURN_PACKET & ( (!JE1_state.READ_SEND_WAIT & ((!JE1_out_valid) # ((JE1L344 & !JE1_state.0000)))) ) );


--JE1L255 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~1 at LABCELL_X33_Y41_N3
JE1L255 = ( JE1_current_byte[1] & ( (!JE1L508Q & ((!JE1L511Q) # (JE1_current_byte[0]))) ) ) # ( !JE1_current_byte[1] & ( (!JE1L508Q & !JE1L511Q) ) );


--JE1L256 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~2 at LABCELL_X37_Y42_N3
JE1L256 = ( JE1L254 & ( (!JE1L255) # (JE1L529) ) ) # ( !JE1L254 & ( (!PD1_in_ready) # ((!JE1L255) # (JE1L529)) ) );


--ZD1L13 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~0 at LABCELL_X10_Y7_N27
ZD1L13 = ( PD1_out_valid & ( !EE2_dreg[6] ) ) # ( !PD1_out_valid & ( ZD1_in_data_toggle ) );


--EE2_dreg[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5] at FF_X10_Y7_N20
--register power-up is low

EE2_dreg[5] = DFFEAS(EE2L11, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PD1L29 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_valid~0 at LABCELL_X10_Y7_N39
PD1L29 = ( PD1_out_valid & ( ZD1_in_data_toggle & ( (!EE2_dreg[6]) # (JE1L464Q) ) ) ) # ( !PD1_out_valid & ( ZD1_in_data_toggle & ( JE1L464Q ) ) ) # ( PD1_out_valid & ( !ZD1_in_data_toggle & ( (EE2_dreg[6]) # (JE1L464Q) ) ) ) # ( !PD1_out_valid & ( !ZD1_in_data_toggle & ( JE1L464Q ) ) );


--PD1L34 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel~0 at LABCELL_X30_Y38_N39
PD1L34 = ( !PD1L2 & ( (!PD1L5 & !PD1L8) ) );


--PD1_sent_channel_char is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char at FF_X30_Y39_N38
--register power-up is low

PD1_sent_channel_char = DFFEAS(PD1L32, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1L35 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel~1 at LABCELL_X30_Y39_N57
PD1L35 = ( PD1L4 & ( ((!PD1L34 & PD1_sent_channel)) # (PD1_sent_channel_char) ) ) # ( !PD1L4 & ( (!PD1L34 & PD1_sent_channel) ) );


--PD1L44 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~0 at LABCELL_X30_Y38_N24
PD1L44 = ( PD1_sent_channel ) # ( !PD1_sent_channel & ( PD1_stored_channel[0] ) );


--PD1L9 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~7 at LABCELL_X30_Y38_N9
PD1L9 = ( PD1L3 & ( !PD1L4 & ( !PD1L2 ) ) );


--PD1L37 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0 at LABCELL_X30_Y38_N51
PD1L37 = ( PD1L9 & ( (!PD1_sent_eop & (JE1_out_endofpacket)) # (PD1_sent_eop & ((PD1L8))) ) ) # ( !PD1L9 & ( PD1_sent_eop ) );


--PD1L39 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_esc~0 at LABCELL_X30_Y38_N27
PD1L39 = ( PD1L5 & ( PD1_sent_esc ) ) # ( !PD1L5 & ( (!PD1L9 & ((PD1_sent_esc))) # (PD1L9 & (PD1L8)) ) );


--JE1L459 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0 at LABCELL_X36_Y43_N42
JE1L459 = ( !JE1_state.READ_DATA_WAIT & ( !JE1_state.READ_CMD_WAIT ) );


--JE1L293 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~0 at LABCELL_X33_Y41_N51
JE1L293 = ( JE1_counter[7] & ( (JE1L511Q & ((!JE1_current_byte[1] & (JE1_current_byte[0] & JE1_counter[15])) # (JE1_current_byte[1] & (!JE1_current_byte[0])))) ) ) # ( !JE1_counter[7] & ( (!JE1_current_byte[1] & (JE1_current_byte[0] & (JE1_counter[15] & JE1L511Q))) ) );


--JE1_read_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7] at FF_X39_Y43_N20
--register power-up is low

JE1_read_data_buffer[7] = DFFEAS(CG1L25, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15] at FF_X39_Y43_N23
--register power-up is low

JE1_read_data_buffer[15] = DFFEAS(CG1L49, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[23] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23] at FF_X39_Y43_N37
--register power-up is low

JE1_read_data_buffer[23] = DFFEAS(CG1L73, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L253 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Mux8~0 at MLABCELL_X39_Y43_N6
JE1L253 = ( JE1_current_byte[0] & ( JE1_read_data_buffer[7] & ( (!JE1_current_byte[1]) # (JE1_read_data_buffer[23]) ) ) ) # ( !JE1_current_byte[0] & ( JE1_read_data_buffer[7] & ( (!JE1_current_byte[1] & (JE1_out_data[7])) # (JE1_current_byte[1] & ((JE1_read_data_buffer[15]))) ) ) ) # ( JE1_current_byte[0] & ( !JE1_read_data_buffer[7] & ( (JE1_current_byte[1] & JE1_read_data_buffer[23]) ) ) ) # ( !JE1_current_byte[0] & ( !JE1_read_data_buffer[7] & ( (!JE1_current_byte[1] & (JE1_out_data[7])) # (JE1_current_byte[1] & ((JE1_read_data_buffer[15]))) ) ) );


--JE1L294 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~1 at LABCELL_X40_Y47_N24
JE1L294 = ( MD10_mem[0][39] & ( (WF1_write_rp_valid & (((MD10_mem[0][64] & MD10_mem[0][7])) # (MD10_mem[0][68]))) ) ) # ( !MD10_mem[0][39] & ( (MD10_mem[0][64] & (MD10_mem[0][7] & WF1_write_rp_valid)) ) );


--JE1L295 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~2 at LABCELL_X48_Y43_N27
JE1L295 = ( NC1_f2h_RDATA[39] & ( NC1_f2h_RVALID[0] & ( ((NC1_f2h_RDATA[7] & MD11_mem[0][64])) # (MD11_mem[0][68]) ) ) ) # ( !NC1_f2h_RDATA[39] & ( NC1_f2h_RVALID[0] & ( (NC1_f2h_RDATA[7] & MD11_mem[0][64]) ) ) );


--JE1L296 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~3 at LABCELL_X33_Y41_N0
JE1L296 = ( JE1L459 & ( (!JE1L253) # (!JE1L508Q) ) ) # ( !JE1L459 & ( (!JE1L294 & (!JE1L295 & ((!JE1L253) # (!JE1L508Q)))) ) );


--JE1L297 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~4 at LABCELL_X33_Y41_N30
JE1L297 = ( JE1_out_data[7] & ( JE1L293 & ( (!JE1L296) # (((JE1L298) # (PD1_in_ready)) # (JE1L529)) ) ) ) # ( !JE1_out_data[7] & ( JE1L293 & ( (!JE1L296) # ((PD1_in_ready) # (JE1L529)) ) ) ) # ( JE1_out_data[7] & ( !JE1L293 & ( (!JE1L296) # ((JE1L298) # (JE1L529)) ) ) ) # ( !JE1_out_data[7] & ( !JE1L293 & ( (!JE1L296) # (JE1L529) ) ) );


--JE1_read_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6] at FF_X39_Y43_N17
--register power-up is low

JE1_read_data_buffer[6] = DFFEAS(CG1L22, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[22] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22] at FF_X39_Y43_N1
--register power-up is low

JE1_read_data_buffer[22] = DFFEAS(CG1L70, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14] at FF_X40_Y43_N1
--register power-up is low

JE1_read_data_buffer[14] = DFFEAS(CG1L46, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L302 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~0 at LABCELL_X30_Y39_N33
JE1L302 = ( JE1_read_data_buffer[22] & ( JE1_read_data_buffer[14] & ( (JE1_read_data_buffer[6]) # (JE1_current_byte[1]) ) ) ) # ( !JE1_read_data_buffer[22] & ( JE1_read_data_buffer[14] & ( (!JE1_current_byte[1] & ((JE1_read_data_buffer[6]))) # (JE1_current_byte[1] & (!JE1_current_byte[0])) ) ) ) # ( JE1_read_data_buffer[22] & ( !JE1_read_data_buffer[14] & ( (!JE1_current_byte[1] & ((JE1_read_data_buffer[6]))) # (JE1_current_byte[1] & (JE1_current_byte[0])) ) ) ) # ( !JE1_read_data_buffer[22] & ( !JE1_read_data_buffer[14] & ( (!JE1_current_byte[1] & JE1_read_data_buffer[6]) ) ) );


--JE1L303 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~1 at LABCELL_X40_Y47_N45
JE1L303 = ( MD10_mem[0][6] & ( (WF1_write_rp_valid & (((MD10_mem[0][38] & MD10_mem[0][68])) # (MD10_mem[0][64]))) ) ) # ( !MD10_mem[0][6] & ( (WF1_write_rp_valid & (MD10_mem[0][38] & MD10_mem[0][68])) ) );


--JE1L304 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~2 at LABCELL_X48_Y43_N42
JE1L304 = ( NC1_f2h_RDATA[6] & ( NC1_f2h_RVALID[0] & ( ((NC1_f2h_RDATA[38] & MD11_mem[0][68])) # (MD11_mem[0][64]) ) ) ) # ( !NC1_f2h_RDATA[6] & ( NC1_f2h_RVALID[0] & ( (NC1_f2h_RDATA[38] & MD11_mem[0][68]) ) ) );


--JE1L305 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~3 at LABCELL_X35_Y42_N54
JE1L305 = ( JE1_command[6] & ( JE1_current_byte[1] & ( (!JE1L511Q) # (JE1_counter[6]) ) ) ) # ( !JE1_command[6] & ( JE1_current_byte[1] & ( (JE1L511Q & JE1_counter[6]) ) ) ) # ( JE1_command[6] & ( !JE1_current_byte[1] & ( (!JE1L511Q) # ((JE1_counter[14] & JE1_current_byte[0])) ) ) ) # ( !JE1_command[6] & ( !JE1_current_byte[1] & ( (JE1L511Q & (JE1_counter[14] & JE1_current_byte[0])) ) ) );


--JE1L306 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector74~4 at LABCELL_X36_Y43_N0
JE1L306 = ( JE1L305 & ( JE1_state.READ_SEND_ISSUE & ( JE1L302 ) ) ) # ( !JE1L305 & ( JE1_state.READ_SEND_ISSUE & ( JE1L302 ) ) ) # ( JE1L305 & ( !JE1_state.READ_SEND_ISSUE & ( ((JE1L303) # (JE1L459)) # (JE1L304) ) ) ) # ( !JE1L305 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & ((JE1L303) # (JE1L304))) ) ) );


--JE1L453 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~1 at LABCELL_X35_Y41_N6
JE1L453 = ( XF1_av_waitrequest & ( JE1_state.WRITE_WAIT & ( (JE1_last_trans & (!JE1L454 & ((!JE1L497Q) # (JE1L462)))) ) ) ) # ( XF1_av_waitrequest & ( !JE1_state.WRITE_WAIT & ( (!JE1L454 & ((!JE1L497Q) # (JE1L462))) ) ) ) # ( !XF1_av_waitrequest & ( !JE1_state.WRITE_WAIT & ( (!JE1L454 & ((!JE1L497Q) # (JE1L462))) ) ) );


--JE1_read_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5] at FF_X40_Y43_N7
--register power-up is low

JE1_read_data_buffer[5] = DFFEAS(CG1L19, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[21] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21] at FF_X39_Y43_N46
--register power-up is low

JE1_read_data_buffer[21] = DFFEAS(CG1L67, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13] at FF_X39_Y43_N52
--register power-up is low

JE1_read_data_buffer[13] = DFFEAS(CG1L43, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L307 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~0 at LABCELL_X37_Y41_N21
JE1L307 = ( JE1_current_byte[1] & ( JE1_read_data_buffer[5] & ( (!JE1_current_byte[0] & (JE1_read_data_buffer[13])) # (JE1_current_byte[0] & ((JE1_read_data_buffer[21]))) ) ) ) # ( !JE1_current_byte[1] & ( JE1_read_data_buffer[5] ) ) # ( JE1_current_byte[1] & ( !JE1_read_data_buffer[5] & ( (!JE1_current_byte[0] & (JE1_read_data_buffer[13])) # (JE1_current_byte[0] & ((JE1_read_data_buffer[21]))) ) ) );


--JE1L308 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~1 at LABCELL_X40_Y47_N6
JE1L308 = ( MD10_mem[0][5] & ( (WF1_write_rp_valid & (((MD10_mem[0][68] & MD10_mem[0][37])) # (MD10_mem[0][64]))) ) ) # ( !MD10_mem[0][5] & ( (MD10_mem[0][68] & (WF1_write_rp_valid & MD10_mem[0][37])) ) );


--JE1L309 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~2 at LABCELL_X48_Y43_N39
JE1L309 = ( MD11_mem[0][68] & ( NC1_f2h_RDATA[5] & ( (NC1_f2h_RVALID[0] & ((MD11_mem[0][64]) # (NC1_f2h_RDATA[37]))) ) ) ) # ( !MD11_mem[0][68] & ( NC1_f2h_RDATA[5] & ( (NC1_f2h_RVALID[0] & MD11_mem[0][64]) ) ) ) # ( MD11_mem[0][68] & ( !NC1_f2h_RDATA[5] & ( (NC1_f2h_RDATA[37] & NC1_f2h_RVALID[0]) ) ) );


--JE1L310 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~3 at LABCELL_X37_Y42_N54
JE1L310 = ( JE1_counter[13] & ( JE1_state.RETURN_PACKET & ( (!JE1_current_byte[1] & (JE1_current_byte[0])) # (JE1_current_byte[1] & ((JE1_counter[5]))) ) ) ) # ( !JE1_counter[13] & ( JE1_state.RETURN_PACKET & ( (JE1_counter[5] & JE1_current_byte[1]) ) ) ) # ( JE1_counter[13] & ( !JE1_state.RETURN_PACKET & ( JE1L401Q ) ) ) # ( !JE1_counter[13] & ( !JE1_state.RETURN_PACKET & ( JE1L401Q ) ) );


--JE1L311 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector75~4 at LABCELL_X36_Y43_N18
JE1L311 = ( JE1L310 & ( JE1_state.READ_SEND_ISSUE & ( JE1L307 ) ) ) # ( !JE1L310 & ( JE1_state.READ_SEND_ISSUE & ( JE1L307 ) ) ) # ( JE1L310 & ( !JE1_state.READ_SEND_ISSUE & ( ((JE1L308) # (JE1L309)) # (JE1L459) ) ) ) # ( !JE1L310 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & ((JE1L308) # (JE1L309))) ) ) );


--JE1_read_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4] at FF_X40_Y43_N50
--register power-up is low

JE1_read_data_buffer[4] = DFFEAS(CG1L16, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[20] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20] at FF_X40_Y43_N56
--register power-up is low

JE1_read_data_buffer[20] = DFFEAS(CG1L64, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12] at FF_X40_Y43_N59
--register power-up is low

JE1_read_data_buffer[12] = DFFEAS(CG1L40, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L312 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~0 at LABCELL_X40_Y43_N27
JE1L312 = ( JE1_read_data_buffer[4] & ( (!JE1_current_byte[1]) # ((!JE1_current_byte[0] & (JE1_read_data_buffer[12])) # (JE1_current_byte[0] & ((JE1_read_data_buffer[20])))) ) ) # ( !JE1_read_data_buffer[4] & ( (JE1_current_byte[1] & ((!JE1_current_byte[0] & (JE1_read_data_buffer[12])) # (JE1_current_byte[0] & ((JE1_read_data_buffer[20]))))) ) );


--JE1L313 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~1 at LABCELL_X40_Y47_N9
JE1L313 = ( MD10_mem[0][36] & ( (WF1_write_rp_valid & (((MD10_mem[0][64] & MD10_mem[0][4])) # (MD10_mem[0][68]))) ) ) # ( !MD10_mem[0][36] & ( (MD10_mem[0][64] & (MD10_mem[0][4] & WF1_write_rp_valid)) ) );


--JE1L314 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~2 at LABCELL_X48_Y43_N54
JE1L314 = ( NC1_f2h_RDATA[36] & ( NC1_f2h_RVALID[0] & ( ((NC1_f2h_RDATA[4] & MD11_mem[0][64])) # (MD11_mem[0][68]) ) ) ) # ( !NC1_f2h_RDATA[36] & ( NC1_f2h_RVALID[0] & ( (NC1_f2h_RDATA[4] & MD11_mem[0][64]) ) ) );


--JE1L315 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~3 at LABCELL_X33_Y41_N18
JE1L315 = ( JE1_counter[12] & ( JE1L511Q & ( (!JE1_current_byte[1] & ((JE1_current_byte[0]))) # (JE1_current_byte[1] & (JE1_counter[4])) ) ) ) # ( !JE1_counter[12] & ( JE1L511Q & ( (JE1_counter[4] & JE1_current_byte[1]) ) ) ) # ( JE1_counter[12] & ( !JE1L511Q & ( JE1_command[4] ) ) ) # ( !JE1_counter[12] & ( !JE1L511Q & ( JE1_command[4] ) ) );


--JE1L316 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector76~4 at LABCELL_X36_Y43_N36
JE1L316 = ( JE1L315 & ( JE1_state.READ_SEND_ISSUE & ( JE1L312 ) ) ) # ( !JE1L315 & ( JE1_state.READ_SEND_ISSUE & ( JE1L312 ) ) ) # ( JE1L315 & ( !JE1_state.READ_SEND_ISSUE & ( ((JE1L459) # (JE1L313)) # (JE1L314) ) ) ) # ( !JE1L315 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & ((JE1L313) # (JE1L314))) ) ) );


--JE1_read_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3] at FF_X39_Y43_N32
--register power-up is low

JE1_read_data_buffer[3] = DFFEAS(CG1L13, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[19] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19] at FF_X39_Y43_N35
--register power-up is low

JE1_read_data_buffer[19] = DFFEAS(CG1L61, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11] at FF_X39_Y43_N49
--register power-up is low

JE1_read_data_buffer[11] = DFFEAS(CG1L37, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L317 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~0 at MLABCELL_X39_Y43_N54
JE1L317 = ( JE1_read_data_buffer[19] & ( (!JE1_current_byte[1] & (JE1_read_data_buffer[3])) # (JE1_current_byte[1] & (((JE1_read_data_buffer[11]) # (JE1_current_byte[0])))) ) ) # ( !JE1_read_data_buffer[19] & ( (!JE1_current_byte[1] & (JE1_read_data_buffer[3])) # (JE1_current_byte[1] & (((!JE1_current_byte[0] & JE1_read_data_buffer[11])))) ) );


--JE1L318 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~1 at LABCELL_X40_Y47_N48
JE1L318 = ( MD10_mem[0][35] & ( (WF1_write_rp_valid & (((MD10_mem[0][64] & MD10_mem[0][3])) # (MD10_mem[0][68]))) ) ) # ( !MD10_mem[0][35] & ( (WF1_write_rp_valid & (MD10_mem[0][64] & MD10_mem[0][3])) ) );


--JE1L319 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~2 at LABCELL_X48_Y43_N15
JE1L319 = ( MD11_mem[0][64] & ( NC1_f2h_RVALID[0] & ( ((MD11_mem[0][68] & NC1_f2h_RDATA[35])) # (NC1_f2h_RDATA[3]) ) ) ) # ( !MD11_mem[0][64] & ( NC1_f2h_RVALID[0] & ( (MD11_mem[0][68] & NC1_f2h_RDATA[35]) ) ) );


--JE1L320 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~3 at LABCELL_X35_Y42_N0
JE1L320 = ( JE1_command[3] & ( JE1_counter[3] & ( (!JE1L511Q) # (((JE1_counter[11] & JE1_current_byte[0])) # (JE1_current_byte[1])) ) ) ) # ( !JE1_command[3] & ( JE1_counter[3] & ( (JE1L511Q & (((JE1_counter[11] & JE1_current_byte[0])) # (JE1_current_byte[1]))) ) ) ) # ( JE1_command[3] & ( !JE1_counter[3] & ( (!JE1L511Q) # ((JE1_counter[11] & (JE1_current_byte[0] & !JE1_current_byte[1]))) ) ) ) # ( !JE1_command[3] & ( !JE1_counter[3] & ( (JE1_counter[11] & (JE1_current_byte[0] & (JE1L511Q & !JE1_current_byte[1]))) ) ) );


--JE1L321 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector77~4 at LABCELL_X36_Y43_N6
JE1L321 = ( JE1L317 & ( JE1_state.READ_SEND_ISSUE ) ) # ( JE1L317 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & (((JE1L318) # (JE1L319)))) # (JE1L459 & (JE1L320)) ) ) ) # ( !JE1L317 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & (((JE1L318) # (JE1L319)))) # (JE1L459 & (JE1L320)) ) ) );


--JE1_read_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2] at FF_X40_Y43_N11
--register power-up is low

JE1_read_data_buffer[2] = DFFEAS(CG1L10, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[18] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18] at FF_X40_Y43_N20
--register power-up is low

JE1_read_data_buffer[18] = DFFEAS(CG1L58, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10] at FF_X40_Y43_N23
--register power-up is low

JE1_read_data_buffer[10] = DFFEAS(CG1L34, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L322 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~0 at LABCELL_X40_Y43_N12
JE1L322 = ( JE1_read_data_buffer[2] & ( (!JE1_current_byte[1]) # ((!JE1_current_byte[0] & ((JE1_read_data_buffer[10]))) # (JE1_current_byte[0] & (JE1_read_data_buffer[18]))) ) ) # ( !JE1_read_data_buffer[2] & ( (JE1_current_byte[1] & ((!JE1_current_byte[0] & ((JE1_read_data_buffer[10]))) # (JE1_current_byte[0] & (JE1_read_data_buffer[18])))) ) );


--JE1L323 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~1 at LABCELL_X40_Y47_N51
JE1L323 = ( MD10_mem[0][2] & ( (WF1_write_rp_valid & (((MD10_mem[0][34] & MD10_mem[0][68])) # (MD10_mem[0][64]))) ) ) # ( !MD10_mem[0][2] & ( (WF1_write_rp_valid & (MD10_mem[0][34] & MD10_mem[0][68])) ) );


--JE1L324 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~2 at LABCELL_X48_Y43_N30
JE1L324 = ( MD11_mem[0][68] & ( NC1_f2h_RVALID[0] & ( ((NC1_f2h_RDATA[2] & MD11_mem[0][64])) # (NC1_f2h_RDATA[34]) ) ) ) # ( !MD11_mem[0][68] & ( NC1_f2h_RVALID[0] & ( (NC1_f2h_RDATA[2] & MD11_mem[0][64]) ) ) );


--JE1L325 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~3 at LABCELL_X33_Y41_N12
JE1L325 = ( JE1_current_byte[0] & ( JE1_counter[10] & ( (!JE1L511Q & (JE1_command[2])) # (JE1L511Q & (((!JE1_current_byte[1]) # (JE1L410Q)))) ) ) ) # ( !JE1_current_byte[0] & ( JE1_counter[10] & ( (!JE1L511Q & (JE1_command[2])) # (JE1L511Q & (((JE1_current_byte[1] & JE1L410Q)))) ) ) ) # ( JE1_current_byte[0] & ( !JE1_counter[10] & ( (!JE1L511Q & (JE1_command[2])) # (JE1L511Q & (((JE1_current_byte[1] & JE1L410Q)))) ) ) ) # ( !JE1_current_byte[0] & ( !JE1_counter[10] & ( (!JE1L511Q & (JE1_command[2])) # (JE1L511Q & (((JE1_current_byte[1] & JE1L410Q)))) ) ) );


--JE1L326 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector78~4 at LABCELL_X36_Y43_N24
JE1L326 = ( JE1L325 & ( JE1_state.READ_SEND_ISSUE & ( JE1L322 ) ) ) # ( !JE1L325 & ( JE1_state.READ_SEND_ISSUE & ( JE1L322 ) ) ) # ( JE1L325 & ( !JE1_state.READ_SEND_ISSUE & ( ((JE1L324) # (JE1L323)) # (JE1L459) ) ) ) # ( !JE1L325 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & ((JE1L324) # (JE1L323))) ) ) );


--JE1_read_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1] at FF_X40_Y43_N44
--register power-up is low

JE1_read_data_buffer[1] = DFFEAS(CG1L7, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[17] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17] at FF_X40_Y43_N47
--register power-up is low

JE1_read_data_buffer[17] = DFFEAS(CG1L55, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9] at FF_X40_Y43_N41
--register power-up is low

JE1_read_data_buffer[9] = DFFEAS(CG1L31, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L327 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~0 at LABCELL_X40_Y43_N15
JE1L327 = ( JE1_read_data_buffer[1] & ( (!JE1_current_byte[1]) # ((!JE1_current_byte[0] & (JE1_read_data_buffer[9])) # (JE1_current_byte[0] & ((JE1_read_data_buffer[17])))) ) ) # ( !JE1_read_data_buffer[1] & ( (JE1_current_byte[1] & ((!JE1_current_byte[0] & (JE1_read_data_buffer[9])) # (JE1_current_byte[0] & ((JE1_read_data_buffer[17]))))) ) );


--JE1L328 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~1 at LABCELL_X40_Y47_N18
JE1L328 = ( MD10_mem[0][1] & ( (WF1_write_rp_valid & (((MD10_mem[0][68] & MD10_mem[0][33])) # (MD10_mem[0][64]))) ) ) # ( !MD10_mem[0][1] & ( (MD10_mem[0][68] & (WF1_write_rp_valid & MD10_mem[0][33])) ) );


--JE1L329 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~2 at LABCELL_X48_Y43_N51
JE1L329 = ( MD11_mem[0][64] & ( (NC1_f2h_RVALID[0] & (((NC1_f2h_RDATA[33] & MD11_mem[0][68])) # (NC1_f2h_RDATA[1]))) ) ) # ( !MD11_mem[0][64] & ( (NC1_f2h_RDATA[33] & (NC1_f2h_RVALID[0] & MD11_mem[0][68])) ) );


--JE1L330 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~3 at LABCELL_X35_Y42_N18
JE1L330 = ( JE1_command[1] & ( JE1_current_byte[1] & ( (!JE1L511Q) # (JE1L408Q) ) ) ) # ( !JE1_command[1] & ( JE1_current_byte[1] & ( (JE1L511Q & JE1L408Q) ) ) ) # ( JE1_command[1] & ( !JE1_current_byte[1] & ( (!JE1L511Q) # ((JE1_current_byte[0] & JE1_counter[9])) ) ) ) # ( !JE1_command[1] & ( !JE1_current_byte[1] & ( (JE1L511Q & (JE1_current_byte[0] & JE1_counter[9])) ) ) );


--JE1L331 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector79~4 at LABCELL_X36_Y43_N54
JE1L331 = ( JE1L327 & ( JE1_state.READ_SEND_ISSUE ) ) # ( JE1L327 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & (((JE1L329)) # (JE1L328))) # (JE1L459 & (((JE1L330)))) ) ) ) # ( !JE1L327 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & (((JE1L329)) # (JE1L328))) # (JE1L459 & (((JE1L330)))) ) ) );


--JE1L530 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~63 at LABCELL_X36_Y42_N42
JE1L530 = ( JE1_enable & ( (!KD1L25Q & JE1_state.GET_ADDR2) ) ) # ( !JE1_enable & ( JE1_state.GET_ADDR3 ) );


--JE1L531 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~64 at LABCELL_X36_Y42_N45
JE1L531 = ( JE1_enable & ( (!KD1L25Q & JE1_state.GET_ADDR1) ) ) # ( !JE1_enable & ( JE1_state.GET_ADDR2 ) );


--JE1L532 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~65 at LABCELL_X36_Y42_N15
JE1L532 = ( JE1_state.GET_SIZE2 & ( (!JE1_enable & ((JE1_state.GET_ADDR1))) # (JE1_enable & (!KD1L25Q)) ) ) # ( !JE1_state.GET_SIZE2 & ( (!JE1_enable & JE1_state.GET_ADDR1) ) );


--JE1L533 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~66 at LABCELL_X37_Y43_N30
JE1L533 = ( JE1L516 & ( JE1L506Q & ( ((!XF1L5 & XF1L6)) # (JE1L518) ) ) ) # ( !JE1L516 & ( JE1L506Q & ( (((!XF1L5 & XF1L6)) # (JE1L518)) # (XF1_av_waitrequest) ) ) ) # ( JE1L516 & ( !JE1L506Q & ( JE1L518 ) ) ) # ( !JE1L516 & ( !JE1L506Q & ( (JE1L518) # (XF1_av_waitrequest) ) ) );


--JE1L534 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~67 at LABCELL_X37_Y42_N9
JE1L534 = ( !JE1_state.RETURN_PACKET & ( (!JE1_state.READ_SEND_WAIT & (!JE1_state.WRITE_WAIT & JE1L459)) ) );


--JE1L535 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~68 at LABCELL_X37_Y43_N0
JE1L535 = ( JE1L524 & ( XF1L5 & ( (JE1_state.GET_EXTRA & !JE1L337) ) ) ) # ( JE1L524 & ( !XF1L5 & ( (JE1_state.GET_EXTRA & (!JE1L337 & ((!XF1L6) # (!JE1_state.READ_CMD_WAIT)))) ) ) );


--JE1L554 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~0 at LABCELL_X35_Y42_N42
JE1L554 = ( JE1L249 & ( JE1_counter[0] ) ) # ( !JE1L249 & ( JE1_counter[0] ) ) # ( JE1L249 & ( !JE1_counter[0] & ( (((!JE1L250) # (JE1_counter[3])) # (JE1L408Q)) # (JE1_counter[2]) ) ) ) # ( !JE1L249 & ( !JE1_counter[0] ) );


--JE1L559 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~1 at LABCELL_X35_Y42_N24
JE1L559 = ( JE1_counter[3] ) # ( !JE1_counter[3] & ( (((!JE1L250) # (!JE1L249)) # (JE1_counter[1])) # (JE1_counter[2]) ) );


--JE1L560 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~2 at LABCELL_X35_Y42_N6
JE1L560 = ( JE1L249 & ( JE1_counter[3] ) ) # ( !JE1L249 & ( JE1_counter[3] ) ) # ( JE1L249 & ( !JE1_counter[3] & ( ((!JE1L250) # ((JE1_counter[1] & JE1_counter[0]))) # (JE1_counter[2]) ) ) ) # ( !JE1L249 & ( !JE1_counter[3] ) );


--MF2L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 at LABCELL_X46_Y39_N15
MF2L1 = ( MF2L17Q & ( !MF2_pending_response_count[1] $ (((RF2_src_payload[0] & MF2L20))) ) ) # ( !MF2L17Q & ( !MF2_pending_response_count[1] $ (((!RF2_src_payload[0]) # (!MF2L20))) ) );


--MF2L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 at LABCELL_X46_Y39_N54
MF2L19 = ( KF2L4 & ( KF2L1 & ( !MF2L8 $ (((!RF2_src_payload[0]) # (!MF2L20))) ) ) ) # ( !KF2L4 & ( KF2L1 & ( !MF2L8 $ (((!RF2_src_payload[0]) # (!MF2L20))) ) ) ) # ( KF2L4 & ( !KF2L1 & ( !MF2L8 $ (((!RF2_src_payload[0]) # (!MF2L20))) ) ) ) # ( !KF2L4 & ( !KF2L1 & ( (!MF2L8 & (RF2_src_payload[0] & ((MF2L20)))) # (MF2L8 & (!KF2L2 $ (((!RF2_src_payload[0]) # (!MF2L20))))) ) ) );


--YE3L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X42_Y40_N42
YE3L6 = ( NF1L7 & ( (!KF2L10 & ((!KF1L3) # (!NF1L8))) ) ) # ( !NF1L7 & ( !KF2L10 ) );


--YE3L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X42_Y40_N54
YE3L7 = ( LF2_WideOr1 & ( CF3L175 & ( (LF2_src_payload[0] & !YE3L6) ) ) ) # ( !LF2_WideOr1 & ( CF3L175 & ( (!LF2_packet_in_progress & !YE3L6) ) ) ) # ( LF2_WideOr1 & ( !CF3L175 & ( (LF2_src_payload[0] & (CF3L176 & !YE3L6)) ) ) ) # ( !LF2_WideOr1 & ( !CF3L175 & ( (!LF2_packet_in_progress & !YE3L6) ) ) );


--CF3L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 at LABCELL_X43_Y41_N48
CF3L23 = ( CF3_state.ST_IDLE & ( CF3L180 & ( (CF1_in_ready_hold & LF2_WideOr1) ) ) ) # ( !CF3_state.ST_IDLE & ( CF3L180 & ( (CF1_in_ready_hold & (LF2_WideOr1 & ((LF2_saved_grant[1]) # (LF2_saved_grant[0])))) ) ) ) # ( CF3_state.ST_IDLE & ( !CF3L180 ) ) # ( !CF3_state.ST_IDLE & ( !CF3L180 & ( (CF1_in_ready_hold & (LF2_WideOr1 & ((LF2_saved_grant[1]) # (LF2_saved_grant[0])))) ) ) );


--NE2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~0 at MLABCELL_X39_Y41_N30
NE2L41 = ( NE2L76 & ( NE2L78 ) ) # ( !NE2L76 & ( !NE2L78 $ ((((!NE2L74) # (NE2L77)) # (NE2L75))) ) );


--NE2L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~1 at MLABCELL_X39_Y41_N33
NE2L42 = ( NE2L74 & ( !NE2L77 $ (((NE2L76) # (NE2L75))) ) ) # ( !NE2L74 & ( NE2L77 ) );


--NE2L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~2 at MLABCELL_X39_Y41_N9
NE2L43 = ( NE2L74 & ( !NE2L75 ) ) # ( !NE2L74 & ( NE2L75 ) );


--NE2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add7~3 at MLABCELL_X39_Y41_N6
NE2L44 = ( NE2L76 & ( (!NE2L74) # (NE2L75) ) ) # ( !NE2L76 & ( (!NE2L75 & NE2L74) ) );


--LF1L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress~0 at MLABCELL_X34_Y39_N51
LF1L5 = ( CF2L107 & ( (LF1_packet_in_progress) # (LF1L29) ) ) # ( !CF2L107 & ( (!LF1L29 & LF1_packet_in_progress) ) );


--CF2L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 at LABCELL_X37_Y38_N57
CF2L17 = ( CF2L113 & ( (CF1_in_ready_hold & LF1L29) ) ) # ( !CF2L113 & ( ((CF1_in_ready_hold & LF1L29)) # (CF2_state.ST_IDLE) ) );


--CF4L147 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 at LABCELL_X45_Y40_N54
CF4L147 = (!CF4L145 & !CF4L146);


--KF2L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src2_valid~1 at LABCELL_X50_Y43_N3
KF2L14 = ( MF2L7Q & ( (MF2_last_channel[2] & NC1_h2f_lw_ARVALID[0]) ) ) # ( !MF2L7Q & ( NC1_h2f_lw_ARVALID[0] ) );


--YE4L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X45_Y40_N33
YE4L6 = ( NF1L8 & ( (!KF1L4 & ((!KF2L14) # ((!NF2L3)))) # (KF1L4 & (NF1L7 & ((!KF2L14) # (!NF2L3)))) ) ) # ( !NF1L8 & ( (!KF1L4 & ((!KF2L14) # (!NF2L3))) ) );


--YE4L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X45_Y40_N6
YE4L7 = ( LF3L33 & ( LF3_packet_in_progress & ( (!YE4L6 & (!CF4L147 & LF3_src_payload[0])) ) ) ) # ( !LF3L33 & ( LF3_packet_in_progress & ( (!YE4L6 & (LF3L34 & (!CF4L147 & LF3_src_payload[0]))) ) ) ) # ( LF3L33 & ( !LF3_packet_in_progress & ( (!YE4L6 & (!CF4L147 & LF3_src_payload[0])) ) ) ) # ( !LF3L33 & ( !LF3_packet_in_progress & ( (!YE4L6 & ((!LF3L34) # ((!CF4L147 & LF3_src_payload[0])))) ) ) );


--AF4L101 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~0 at MLABCELL_X39_Y40_N18
AF4L101 = ( NC1_h2f_lw_AWSIZE[0] & ( (NC1_h2f_lw_AWSIZE[1] & NC1_h2f_lw_AWSIZE[2]) ) );


--AF4L102 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~1 at MLABCELL_X39_Y40_N15
AF4L102 = ( !NC1_h2f_lw_AWSIZE[0] & ( (NC1_h2f_lw_AWSIZE[1] & NC1_h2f_lw_AWSIZE[2]) ) );


--AF4L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~2 at MLABCELL_X39_Y40_N30
AF4L103 = ( NC1_h2f_lw_AWSIZE[0] & ( (!NC1_h2f_lw_AWSIZE[1] & NC1_h2f_lw_AWSIZE[2]) ) );


--AF4L104 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~3 at MLABCELL_X39_Y40_N33
AF4L104 = ( !NC1_h2f_lw_AWSIZE[0] & ( (!NC1_h2f_lw_AWSIZE[1] & NC1_h2f_lw_AWSIZE[2]) ) );


--MF1L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 at LABCELL_X45_Y42_N57
MF1L1 = ( MF1_pending_response_count[1] & ( MF1_pending_response_count[0] & ( MF1L19 ) ) ) # ( !MF1_pending_response_count[1] & ( MF1_pending_response_count[0] & ( !MF1L19 ) ) ) # ( MF1_pending_response_count[1] & ( !MF1_pending_response_count[0] & ( !MF1L19 ) ) ) # ( !MF1_pending_response_count[1] & ( !MF1_pending_response_count[0] & ( MF1L19 ) ) );


--MF1L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 at LABCELL_X45_Y42_N3
MF1L18 = ( MF1L6 & ( !MF1L19 $ (((!NC1_h2f_lw_WLAST[0]) # ((!KF1L1 & !KF1L2)))) ) ) # ( !MF1L6 & ( MF1L19 ) );


--MD7L73 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[1]~1 at MLABCELL_X47_Y38_N36
MD7L73 = ( SE3_read_latency_shift_reg[0] & ( (!MD7L107 & ((MD7_mem_used[1]) # (MD7_mem_used[0]))) ) ) # ( !SE3_read_latency_shift_reg[0] & ( (!MD7L107 & MD7_mem_used[1]) ) );


--MD9L25 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rdata_fifo|mem_used[1]~1 at LABCELL_X40_Y40_N30
MD9L25 = ( MD9_mem_used[0] & ( (!MD9L34 & ((MD9_mem_used[1]) # (SE4L13Q))) ) ) # ( !MD9_mem_used[0] & ( (!MD9L34 & MD9_mem_used[1]) ) );


--MD5L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~1 at LABCELL_X43_Y38_N30
MD5L15 = ( MD5_mem_used[0] & ( (!NC1_h2f_lw_RREADY[0] & ((MD5_mem_used[1]) # (SE2_read_latency_shift_reg[0]))) ) ) # ( !MD5_mem_used[0] & ( (MD5_mem_used[1] & ((!NC1_h2f_lw_RREADY[0]) # (!SE2_read_latency_shift_reg[0]))) ) );


--BF3L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6 at LABCELL_X40_Y38_N36
BF3L22 = ( BF3L1 & ( BF3_burst_uncompress_byte_counter[6] & ( (!MD4_mem[0][69] & (BF3L26 & (BF3L4 & !BF3L16))) ) ) ) # ( !BF3L1 & ( BF3_burst_uncompress_byte_counter[6] & ( (!MD4_mem[0][69] & (BF3L26 & (BF3L4 & !BF3L16))) ) ) ) # ( BF3L1 & ( !BF3_burst_uncompress_byte_counter[6] & ( (BF3L26 & (((!MD4_mem[0][69] & BF3L4)) # (BF3L16))) ) ) ) # ( !BF3L1 & ( !BF3_burst_uncompress_byte_counter[6] & ( (!MD4_mem[0][69] & (BF3L26 & (BF3L4 & !BF3L16))) ) ) );


--BF4L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_in_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6 at LABCELL_X33_Y39_N42
BF4L20 = ( BF4_burst_uncompress_byte_counter[6] & ( BF4L1 & ( (!MD6_mem[0][69] & (BF4L23 & (BF4L4 & !BF4L14))) ) ) ) # ( !BF4_burst_uncompress_byte_counter[6] & ( BF4L1 & ( (BF4L23 & (((!MD6_mem[0][69] & BF4L4)) # (BF4L14))) ) ) ) # ( BF4_burst_uncompress_byte_counter[6] & ( !BF4L1 & ( (!MD6_mem[0][69] & (BF4L23 & (BF4L4 & !BF4L14))) ) ) ) # ( !BF4_burst_uncompress_byte_counter[6] & ( !BF4L1 & ( (!MD6_mem[0][69] & (BF4L23 & (BF4L4 & !BF4L14))) ) ) );


--BF5L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6 at LABCELL_X45_Y36_N12
BF5L22 = ( BF5L1 & ( MD8_mem[0][69] & ( (!BF5_burst_uncompress_byte_counter[6] & (BF5L16 & BF5L25)) ) ) ) # ( BF5L1 & ( !MD8_mem[0][69] & ( (BF5L25 & ((!BF5L16 & ((BF5L4))) # (BF5L16 & (!BF5_burst_uncompress_byte_counter[6])))) ) ) ) # ( !BF5L1 & ( !MD8_mem[0][69] & ( (!BF5L16 & (BF5L25 & BF5L4)) ) ) );


--LF2_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[90] at LABCELL_X46_Y41_N18
LF2_src_data[90] = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & NC1_h2f_lw_ARID[0])) # (NC1_h2f_lw_AWID[0]) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & NC1_h2f_lw_ARID[0]) ) );


--LF3_src_data[90] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[90] at LABCELL_X46_Y41_N27
LF3_src_data[90] = ( NC1_h2f_lw_AWID[0] & ( ((LF3_saved_grant[1] & NC1_h2f_lw_ARID[0])) # (LF3_saved_grant[0]) ) ) # ( !NC1_h2f_lw_AWID[0] & ( (LF3_saved_grant[1] & NC1_h2f_lw_ARID[0]) ) );


--LF2_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[91] at LABCELL_X46_Y41_N57
LF2_src_data[91] = (!NC1_h2f_lw_ARID[1] & (LF2_saved_grant[0] & ((NC1_h2f_lw_AWID[1])))) # (NC1_h2f_lw_ARID[1] & (((LF2_saved_grant[0] & NC1_h2f_lw_AWID[1])) # (LF2_saved_grant[1])));


--LF3_src_data[91] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[91] at LABCELL_X46_Y41_N24
LF3_src_data[91] = (!LF3_saved_grant[0] & (LF3_saved_grant[1] & (NC1_h2f_lw_ARID[1]))) # (LF3_saved_grant[0] & (((LF3_saved_grant[1] & NC1_h2f_lw_ARID[1])) # (NC1_h2f_lw_AWID[1])));


--LF2_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[92] at LABCELL_X46_Y41_N21
LF2_src_data[92] = ( NC1_h2f_lw_AWID[2] & ( ((LF2_saved_grant[1] & NC1_h2f_lw_ARID[2])) # (LF2_saved_grant[0]) ) ) # ( !NC1_h2f_lw_AWID[2] & ( (LF2_saved_grant[1] & NC1_h2f_lw_ARID[2]) ) );


--LF3_src_data[92] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[92] at LABCELL_X46_Y41_N48
LF3_src_data[92] = ( LF3_saved_grant[1] & ( ((LF3_saved_grant[0] & NC1_h2f_lw_AWID[2])) # (NC1_h2f_lw_ARID[2]) ) ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_AWID[2]) ) );


--LF2_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[93] at LABCELL_X48_Y42_N48
LF2_src_data[93] = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & NC1_h2f_lw_ARID[3])) # (NC1_h2f_lw_AWID[3]) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & NC1_h2f_lw_ARID[3]) ) );


--LF3_src_data[93] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[93] at LABCELL_X46_Y41_N51
LF3_src_data[93] = ( LF3_saved_grant[1] & ( ((LF3_saved_grant[0] & NC1_h2f_lw_AWID[3])) # (NC1_h2f_lw_ARID[3]) ) ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_AWID[3]) ) );


--LF2_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[94] at LABCELL_X48_Y42_N45
LF2_src_data[94] = ( LF2_saved_grant[1] & ( ((NC1_h2f_lw_AWID[4] & LF2_saved_grant[0])) # (NC1_h2f_lw_ARID[4]) ) ) # ( !LF2_saved_grant[1] & ( (NC1_h2f_lw_AWID[4] & LF2_saved_grant[0]) ) );


--LF3_src_data[94] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[94] at LABCELL_X48_Y42_N0
LF3_src_data[94] = (!LF3_saved_grant[1] & (LF3_saved_grant[0] & (NC1_h2f_lw_AWID[4]))) # (LF3_saved_grant[1] & (((LF3_saved_grant[0] & NC1_h2f_lw_AWID[4])) # (NC1_h2f_lw_ARID[4])));


--LF2_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[95] at LABCELL_X48_Y42_N54
LF2_src_data[95] = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & NC1_h2f_lw_ARID[5])) # (NC1_h2f_lw_AWID[5]) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & NC1_h2f_lw_ARID[5]) ) );


--LF3_src_data[95] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[95] at LABCELL_X48_Y42_N3
LF3_src_data[95] = (!LF3_saved_grant[1] & (LF3_saved_grant[0] & (NC1_h2f_lw_AWID[5]))) # (LF3_saved_grant[1] & (((LF3_saved_grant[0] & NC1_h2f_lw_AWID[5])) # (NC1_h2f_lw_ARID[5])));


--LF2_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[96] at LABCELL_X48_Y42_N15
LF2_src_data[96] = ( NC1_h2f_lw_ARID[6] & ( LF2_saved_grant[1] ) ) # ( !NC1_h2f_lw_ARID[6] & ( LF2_saved_grant[1] & ( (NC1_h2f_lw_AWID[6] & LF2_saved_grant[0]) ) ) ) # ( NC1_h2f_lw_ARID[6] & ( !LF2_saved_grant[1] & ( (NC1_h2f_lw_AWID[6] & LF2_saved_grant[0]) ) ) ) # ( !NC1_h2f_lw_ARID[6] & ( !LF2_saved_grant[1] & ( (NC1_h2f_lw_AWID[6] & LF2_saved_grant[0]) ) ) );


--LF3_src_data[96] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[96] at LABCELL_X48_Y42_N18
LF3_src_data[96] = ( LF3_saved_grant[0] & ( ((LF3_saved_grant[1] & NC1_h2f_lw_ARID[6])) # (NC1_h2f_lw_AWID[6]) ) ) # ( !LF3_saved_grant[0] & ( (LF3_saved_grant[1] & NC1_h2f_lw_ARID[6]) ) );


--LF2_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[97] at LABCELL_X48_Y42_N36
LF2_src_data[97] = (!LF2_saved_grant[1] & (LF2_saved_grant[0] & (NC1_h2f_lw_AWID[7]))) # (LF2_saved_grant[1] & (((LF2_saved_grant[0] & NC1_h2f_lw_AWID[7])) # (NC1_h2f_lw_ARID[7])));


--LF3_src_data[97] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[97] at LABCELL_X48_Y42_N21
LF3_src_data[97] = ( LF3_saved_grant[0] & ( ((NC1_h2f_lw_ARID[7] & LF3_saved_grant[1])) # (NC1_h2f_lw_AWID[7]) ) ) # ( !LF3_saved_grant[0] & ( (NC1_h2f_lw_ARID[7] & LF3_saved_grant[1]) ) );


--LF2_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[98] at LABCELL_X48_Y42_N57
LF2_src_data[98] = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & NC1_h2f_lw_ARID[8])) # (NC1_h2f_lw_AWID[8]) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & NC1_h2f_lw_ARID[8]) ) );


--LF3_src_data[98] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[98] at LABCELL_X48_Y42_N6
LF3_src_data[98] = (!LF3_saved_grant[1] & (LF3_saved_grant[0] & (NC1_h2f_lw_AWID[8]))) # (LF3_saved_grant[1] & (((LF3_saved_grant[0] & NC1_h2f_lw_AWID[8])) # (NC1_h2f_lw_ARID[8])));


--LF2_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[99] at LABCELL_X48_Y42_N24
LF2_src_data[99] = (!LF2_saved_grant[1] & (LF2_saved_grant[0] & (NC1_h2f_lw_AWID[9]))) # (LF2_saved_grant[1] & (((LF2_saved_grant[0] & NC1_h2f_lw_AWID[9])) # (NC1_h2f_lw_ARID[9])));


--LF3_src_data[99] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[99] at LABCELL_X48_Y42_N9
LF3_src_data[99] = (!LF3_saved_grant[1] & (LF3_saved_grant[0] & (NC1_h2f_lw_AWID[9]))) # (LF3_saved_grant[1] & (((LF3_saved_grant[0] & NC1_h2f_lw_AWID[9])) # (NC1_h2f_lw_ARID[9])));


--LF2_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[100] at LABCELL_X48_Y42_N27
LF2_src_data[100] = ( NC1_h2f_lw_ARID[10] & ( ((LF2_saved_grant[0] & NC1_h2f_lw_AWID[10])) # (LF2_saved_grant[1]) ) ) # ( !NC1_h2f_lw_ARID[10] & ( (LF2_saved_grant[0] & NC1_h2f_lw_AWID[10]) ) );


--LF3_src_data[100] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[100] at LABCELL_X48_Y42_N30
LF3_src_data[100] = ( NC1_h2f_lw_ARID[10] & ( ((LF3_saved_grant[0] & NC1_h2f_lw_AWID[10])) # (LF3_saved_grant[1]) ) ) # ( !NC1_h2f_lw_ARID[10] & ( (LF3_saved_grant[0] & NC1_h2f_lw_AWID[10]) ) );


--LF2_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[101] at LABCELL_X48_Y42_N39
LF2_src_data[101] = (!LF2_saved_grant[1] & (LF2_saved_grant[0] & (NC1_h2f_lw_AWID[11]))) # (LF2_saved_grant[1] & (((LF2_saved_grant[0] & NC1_h2f_lw_AWID[11])) # (NC1_h2f_lw_ARID[11])));


--LF3_src_data[101] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[101] at LABCELL_X48_Y42_N33
LF3_src_data[101] = (!LF3_saved_grant[1] & (LF3_saved_grant[0] & (NC1_h2f_lw_AWID[11]))) # (LF3_saved_grant[1] & (((LF3_saved_grant[0] & NC1_h2f_lw_AWID[11])) # (NC1_h2f_lw_ARID[11])));


--CF4_int_nxt_addr_reg_dly[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] at FF_X40_Y40_N50
--register power-up is low

CF4_int_nxt_addr_reg_dly[3] = DFFEAS(CF4L67, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_nxt_addr_reg_dly[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] at FF_X40_Y40_N44
--register power-up is low

CF4_int_nxt_addr_reg_dly[2] = DFFEAS(CF4L65, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--KC1_read_mux_out[0] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[0] at LABCELL_X35_Y39_N12
KC1_read_mux_out[0] = ( !CF4_int_nxt_addr_reg_dly[2] & ( (A1L6541Q & !CF4_int_nxt_addr_reg_dly[3]) ) );


--CF2_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] at FF_X36_Y37_N37
--register power-up is low

CF2_int_nxt_addr_reg[2] = DFFEAS(CF2_nxt_addr[2], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] at FF_X37_Y37_N7
--register power-up is low

CF2_in_burstwrap_reg[2] = DFFEAS(CF2L109, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 at LABCELL_X36_Y37_N42
CF2L45 = ( NC1_h2f_lw_ARADDR[2] & ( CF2_int_nxt_addr_reg[2] & ( (!CF2_new_burst_reg) # (LF1_saved_grant[1]) ) ) ) # ( !NC1_h2f_lw_ARADDR[2] & ( CF2_int_nxt_addr_reg[2] & ( !CF2_new_burst_reg ) ) ) # ( NC1_h2f_lw_ARADDR[2] & ( !CF2_int_nxt_addr_reg[2] & ( (!CF2_new_burst_reg & (CF2_in_burstwrap_reg[2] & (CF2L2))) # (CF2_new_burst_reg & (((LF1_saved_grant[1])))) ) ) ) # ( !NC1_h2f_lw_ARADDR[2] & ( !CF2_int_nxt_addr_reg[2] & ( (CF2_in_burstwrap_reg[2] & (CF2L2 & !CF2_new_burst_reg)) ) ) );


--CF3_in_data_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] at FF_X45_Y41_N49
--register power-up is low

CF3_in_data_reg[0] = DFFEAS(LF2L34, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--JC1L1 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|always0~0 at LABCELL_X42_Y37_N0
JC1L1 = ( PE3_m0_write & ( (!SE3_wait_latency_counter[0] & (!SE3_wait_latency_counter[1] & (!CF3_int_nxt_addr_reg_dly[2] & !CF3_int_nxt_addr_reg_dly[3]))) ) );


--AF4L112 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector17~0 at MLABCELL_X39_Y40_N57
AF4L112 = ( NE2L1 & ( (!NC1_h2f_lw_AWLEN[3] & (!NE2L71 & (!NC1_h2f_lw_AWSIZE[2] & !NC1_h2f_lw_AWSIZE[1]))) ) ) # ( !NE2L1 & ( (!NC1_h2f_lw_AWLEN[3] & (!NC1_h2f_lw_AWSIZE[2] & ((!NE2L71) # (!NC1_h2f_lw_AWSIZE[1])))) ) );


--NE2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector3~0 at LABCELL_X37_Y40_N54
NE2L52 = ( NE2L10 & ( ((!NC1_h2f_lw_AWBURST[1]) # (!AF4L112)) # (NC1_h2f_lw_AWBURST[0]) ) ) # ( !NE2L10 & ( ((NC1_h2f_lw_AWBURST[1] & !AF4L112)) # (NC1_h2f_lw_AWBURST[0]) ) );


--NE2L5 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~0 at LABCELL_X36_Y36_N12
NE2L5 = ( NC1_h2f_lw_ARSIZE[1] & ( NC1_h2f_lw_ARLEN[2] & ( !NC1_h2f_lw_ARLEN[3] ) ) ) # ( !NC1_h2f_lw_ARSIZE[1] & ( NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & NC1_h2f_lw_ARSIZE[0]) ) ) ) # ( NC1_h2f_lw_ARSIZE[1] & ( !NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & (((NC1_h2f_lw_ARSIZE[0] & NC1_h2f_lw_ARLEN[0])) # (NC1_h2f_lw_ARLEN[1]))) ) ) );


--NE2L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10~0 at MLABCELL_X39_Y37_N0
NE2L57 = ( !NC1_h2f_lw_ARLEN[3] & ( (!NE2L5 & !NC1_h2f_lw_ARSIZE[2]) ) );


--NE2L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10~1 at MLABCELL_X39_Y37_N18
NE2L58 = ( NC1_h2f_lw_ARBURST[0] ) # ( !NC1_h2f_lw_ARBURST[0] & ( (!NC1_h2f_lw_ARBURST[1] & (NE2L26)) # (NC1_h2f_lw_ARBURST[1] & ((!NE2L57))) ) );


--LF2_src_data[73] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[73] at MLABCELL_X39_Y37_N12
LF2_src_data[73] = ( NE2L52 & ( ((NE2L58 & LF2_saved_grant[1])) # (LF2_saved_grant[0]) ) ) # ( !NE2L52 & ( (NE2L58 & LF2_saved_grant[1]) ) );


--CF3_in_burstwrap_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] at FF_X39_Y37_N14
--register power-up is low

CF3_in_burstwrap_reg[3] = DFFEAS(LF2_src_data[73], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_int_nxt_addr_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] at FF_X39_Y37_N31
--register power-up is low

CF3_int_nxt_addr_reg[3] = DFFEAS(CF3L170, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--AF4_address_burst[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3] at FF_X37_Y40_N2
--register power-up is low

AF4_address_burst[3] = DFFEAS(AF4L113, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--AF4L153 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|base_address[3]~0 at LABCELL_X40_Y42_N18
AF4L153 = ( AF4_address_burst[3] & ( (NC1_h2f_lw_AWADDR[3]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[3] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[3]) ) );


--CF3L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 at MLABCELL_X39_Y37_N24
CF3L62 = ( CF3L157Q & ( CF3L63 & ( (!NC1_h2f_lw_ARADDR[3] & (LF2_saved_grant[0] & ((AF4L153)))) # (NC1_h2f_lw_ARADDR[3] & (((LF2_saved_grant[0] & AF4L153)) # (LF2_saved_grant[1]))) ) ) ) # ( CF3L157Q & ( !CF3L63 & ( (!NC1_h2f_lw_ARADDR[3] & (LF2_saved_grant[0] & ((AF4L153)))) # (NC1_h2f_lw_ARADDR[3] & (((LF2_saved_grant[0] & AF4L153)) # (LF2_saved_grant[1]))) ) ) ) # ( !CF3L157Q & ( !CF3L63 ) );


--NE2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|LessThan12~0 at MLABCELL_X39_Y40_N24
NE2L50 = ( !NC1_h2f_lw_AWSIZE[1] & ( NE2L2 & ( (!NC1_h2f_lw_AWLEN[3] & (!NE2L71 & (!NE2L1 & !NC1_h2f_lw_AWSIZE[2]))) ) ) ) # ( NC1_h2f_lw_AWSIZE[1] & ( !NE2L2 & ( (!NC1_h2f_lw_AWLEN[3] & (!NE2L71 & (!NE2L1 & !NC1_h2f_lw_AWSIZE[2]))) ) ) ) # ( !NC1_h2f_lw_AWSIZE[1] & ( !NE2L2 & ( (!NC1_h2f_lw_AWLEN[3] & (!NC1_h2f_lw_AWSIZE[2] & ((!NE2L71) # (!NE2L1)))) ) ) );


--NE2L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector4~0 at LABCELL_X37_Y40_N57
NE2L53 = ( NE2L50 & ( ((!NC1_h2f_lw_AWBURST[1] & NE2L14)) # (NC1_h2f_lw_AWBURST[0]) ) ) # ( !NE2L50 & ( ((NE2L14) # (NC1_h2f_lw_AWBURST[1])) # (NC1_h2f_lw_AWBURST[0]) ) );


--NE2L6 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~1 at MLABCELL_X39_Y37_N45
NE2L6 = ( NC1_h2f_lw_ARSIZE[2] & ( (NE2L5) # (NC1_h2f_lw_ARLEN[3]) ) ) # ( !NC1_h2f_lw_ARSIZE[2] & ( (NC1_h2f_lw_ARLEN[3] & NE2L5) ) );


--NE2L7 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~2 at MLABCELL_X39_Y37_N42
NE2L7 = ( NE2L5 & ( !NC1_h2f_lw_ARLEN[3] $ (NC1_h2f_lw_ARSIZE[2]) ) ) # ( !NE2L5 & ( !NC1_h2f_lw_ARLEN[3] $ (!NC1_h2f_lw_ARSIZE[2]) ) );


--NE2L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11~0 at LABCELL_X36_Y36_N18
NE2L59 = ( NC1_h2f_lw_ARSIZE[1] & ( NC1_h2f_lw_ARLEN[2] & ( (NC1_h2f_lw_ARLEN[3] & NC1_h2f_lw_ARSIZE[0]) ) ) ) # ( !NC1_h2f_lw_ARSIZE[1] & ( NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & !NC1_h2f_lw_ARSIZE[0]) ) ) ) # ( NC1_h2f_lw_ARSIZE[1] & ( !NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & (!NC1_h2f_lw_ARLEN[1] & (!NC1_h2f_lw_ARSIZE[0] $ (!NC1_h2f_lw_ARLEN[0])))) # (NC1_h2f_lw_ARLEN[3] & (((NC1_h2f_lw_ARSIZE[0])))) ) ) ) # ( !NC1_h2f_lw_ARSIZE[1] & ( !NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & (NC1_h2f_lw_ARLEN[1] & NC1_h2f_lw_ARSIZE[0])) ) ) );


--NE2L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11~1 at MLABCELL_X39_Y37_N36
NE2L60 = ( NE2L30 & ( NE2L59 ) ) # ( !NE2L30 & ( NE2L59 & ( (NC1_h2f_lw_ARBURST[0]) # (NC1_h2f_lw_ARBURST[1]) ) ) ) # ( NE2L30 & ( !NE2L59 & ( (!NC1_h2f_lw_ARBURST[1]) # (((NE2L7) # (NC1_h2f_lw_ARBURST[0])) # (NE2L6)) ) ) ) # ( !NE2L30 & ( !NE2L59 & ( ((NC1_h2f_lw_ARBURST[1] & ((NE2L7) # (NE2L6)))) # (NC1_h2f_lw_ARBURST[0]) ) ) );


--LF2_src_data[72] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[72] at MLABCELL_X39_Y37_N3
LF2_src_data[72] = ( NE2L53 & ( ((LF2_saved_grant[1] & NE2L60)) # (LF2_saved_grant[0]) ) ) # ( !NE2L53 & ( (LF2_saved_grant[1] & NE2L60) ) );


--CF3_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] at FF_X39_Y37_N5
--register power-up is low

CF3_in_burstwrap_reg[2] = DFFEAS(LF2_src_data[72], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] at FF_X39_Y37_N49
--register power-up is low

CF3_int_nxt_addr_reg[2] = DFFEAS(CF3L166, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--AF4_address_burst[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2] at FF_X37_Y40_N19
--register power-up is low

AF4_address_burst[2] = DFFEAS(AF4L114, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--AF4L152 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|base_address[2]~1 at LABCELL_X40_Y42_N24
AF4L152 = ( AF4_address_burst[2] & ( (NC1_h2f_lw_AWADDR[2]) # (NE2_sop_enable) ) ) # ( !AF4_address_burst[2] & ( (!NE2_sop_enable & NC1_h2f_lw_AWADDR[2]) ) );


--CF3L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 at MLABCELL_X39_Y37_N6
CF3L60 = ( LF2_saved_grant[0] & ( LF2_saved_grant[1] & ( (!CF3L157Q & (((!CF3L61)))) # (CF3L157Q & (((AF4L152)) # (NC1_h2f_lw_ARADDR[2]))) ) ) ) # ( !LF2_saved_grant[0] & ( LF2_saved_grant[1] & ( (!CF3L157Q & ((!CF3L61))) # (CF3L157Q & (NC1_h2f_lw_ARADDR[2])) ) ) ) # ( LF2_saved_grant[0] & ( !LF2_saved_grant[1] & ( (!CF3L157Q & ((!CF3L61))) # (CF3L157Q & (AF4L152)) ) ) ) # ( !LF2_saved_grant[0] & ( !LF2_saved_grant[1] & ( (!CF3L61 & !CF3L157Q) ) ) );


--KC1_read_mux_out[1] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[1] at LABCELL_X35_Y39_N51
KC1_read_mux_out[1] = ( !CF4_int_nxt_addr_reg_dly[3] & ( !CF4_int_nxt_addr_reg_dly[2] & ( A1L6544Q ) ) );


--CF3_in_data_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] at FF_X45_Y41_N46
--register power-up is low

CF3_in_data_reg[1] = DFFEAS(LF2L35, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--KC1_read_mux_out[2] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[2] at LABCELL_X35_Y39_N42
KC1_read_mux_out[2] = ( !CF4_int_nxt_addr_reg_dly[3] & ( !CF4_int_nxt_addr_reg_dly[2] & ( A1L6547Q ) ) );


--CF3_in_data_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] at FF_X50_Y39_N37
--register power-up is low

CF3_in_data_reg[2] = DFFEAS(LF2L36, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] at FF_X45_Y41_N4
--register power-up is low

CF3_in_data_reg[3] = DFFEAS(LF2L37, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--KC1_read_mux_out[3] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[3] at LABCELL_X35_Y39_N3
KC1_read_mux_out[3] = ( A1L6550Q & ( !CF4_int_nxt_addr_reg_dly[2] & ( !CF4_int_nxt_addr_reg_dly[3] ) ) );


--KC1_read_mux_out[4] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[4] at LABCELL_X35_Y39_N30
KC1_read_mux_out[4] = ( !CF4_int_nxt_addr_reg_dly[3] & ( (!CF4_int_nxt_addr_reg_dly[2] & A1L6553Q) ) );


--CF3_in_data_reg[4] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] at FF_X45_Y41_N8
--register power-up is low

CF3_in_data_reg[4] = DFFEAS(LF2L38, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--KC1_read_mux_out[5] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[5] at LABCELL_X35_Y39_N36
KC1_read_mux_out[5] = ( !CF4_int_nxt_addr_reg_dly[3] & ( !CF4_int_nxt_addr_reg_dly[2] & ( A1L6556Q ) ) );


--CF3_in_data_reg[5] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] at FF_X45_Y41_N11
--register power-up is low

CF3_in_data_reg[5] = DFFEAS(LF2L39, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--KC1_read_mux_out[6] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[6] at LABCELL_X35_Y39_N21
KC1_read_mux_out[6] = ( A1L6559Q & ( !CF4_int_nxt_addr_reg_dly[2] & ( !CF4_int_nxt_addr_reg_dly[3] ) ) );


--CF3_in_data_reg[6] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] at FF_X50_Y38_N16
--register power-up is low

CF3_in_data_reg[6] = DFFEAS(LF2L40, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[7] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] at FF_X45_Y41_N28
--register power-up is low

CF3_in_data_reg[7] = DFFEAS(LF2L41, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--KC1_read_mux_out[7] is soc_system:u0|soc_system_pixel_out_pio:pixel_out_pio|read_mux_out[7] at LABCELL_X35_Y39_N57
KC1_read_mux_out[7] = ( A1L6562Q & ( !CF4_int_nxt_addr_reg_dly[2] & ( !CF4_int_nxt_addr_reg_dly[3] ) ) );


--CF3_in_data_reg[8] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] at FF_X50_Y39_N55
--register power-up is low

CF3_in_data_reg[8] = DFFEAS(LF2L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[9] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] at FF_X50_Y39_N58
--register power-up is low

CF3_in_data_reg[9] = DFFEAS(LF2L43, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[10] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] at FF_X45_Y41_N25
--register power-up is low

CF3_in_data_reg[10] = DFFEAS(LF2L44, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[11] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] at FF_X50_Y38_N43
--register power-up is low

CF3_in_data_reg[11] = DFFEAS(LF2L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[12] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] at FF_X50_Y39_N25
--register power-up is low

CF3_in_data_reg[12] = DFFEAS(LF2L46, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[13] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] at FF_X50_Y38_N52
--register power-up is low

CF3_in_data_reg[13] = DFFEAS(LF2L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[14] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] at FF_X45_Y41_N2
--register power-up is low

CF3_in_data_reg[14] = DFFEAS(LF2L48, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[15] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] at FF_X50_Y38_N31
--register power-up is low

CF3_in_data_reg[15] = DFFEAS(LF2L49, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[16] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] at FF_X50_Y39_N19
--register power-up is low

CF3_in_data_reg[16] = DFFEAS(LF2L50, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[17] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] at FF_X50_Y39_N22
--register power-up is low

CF3_in_data_reg[17] = DFFEAS(LF2L51, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[18] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] at FF_X46_Y41_N55
--register power-up is low

CF3_in_data_reg[18] = DFFEAS(LF2L52, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[19] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] at FF_X50_Y39_N53
--register power-up is low

CF3_in_data_reg[19] = DFFEAS(LF2L53, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[20] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] at FF_X50_Y39_N43
--register power-up is low

CF3_in_data_reg[20] = DFFEAS(LF2L54, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[21] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] at FF_X50_Y39_N46
--register power-up is low

CF3_in_data_reg[21] = DFFEAS(LF2L55, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[22] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] at FF_X50_Y39_N13
--register power-up is low

CF3_in_data_reg[22] = DFFEAS(LF2L56, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[23] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] at FF_X50_Y38_N37
--register power-up is low

CF3_in_data_reg[23] = DFFEAS(LF2L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[24] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] at FF_X50_Y39_N7
--register power-up is low

CF3_in_data_reg[24] = DFFEAS(LF2L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[25] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] at FF_X50_Y39_N10
--register power-up is low

CF3_in_data_reg[25] = DFFEAS(LF2L59, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[26] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] at FF_X50_Y39_N4
--register power-up is low

CF3_in_data_reg[26] = DFFEAS(LF2L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[27] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] at FF_X50_Y38_N22
--register power-up is low

CF3_in_data_reg[27] = DFFEAS(LF2L61, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[28] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] at FF_X50_Y39_N34
--register power-up is low

CF3_in_data_reg[28] = DFFEAS(LF2L62, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[29] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] at FF_X45_Y41_N19
--register power-up is low

CF3_in_data_reg[29] = DFFEAS(LF2L63, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[30] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] at FF_X45_Y41_N22
--register power-up is low

CF3_in_data_reg[30] = DFFEAS(LF2L64, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_data_reg[31] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] at FF_X50_Y39_N49
--register power-up is low

CF3_in_data_reg[31] = DFFEAS(LF2L65, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--LF1L10 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~0 at LABCELL_X48_Y41_N9
LF1L10 = ( NC1_h2f_lw_ARID[0] & ( LF1_saved_grant[1] ) );


--LF1L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~1 at LABCELL_X48_Y41_N6
LF1L11 = ( NC1_h2f_lw_ARID[1] & ( LF1_saved_grant[1] ) );


--LF1L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~2 at LABCELL_X48_Y41_N24
LF1L12 = (LF1_saved_grant[1] & NC1_h2f_lw_ARID[2]);


--LF1L13 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~3 at LABCELL_X48_Y41_N12
LF1L13 = ( NC1_h2f_lw_ARID[3] & ( LF1_saved_grant[1] ) );


--LF1L14 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~4 at LABCELL_X48_Y41_N15
LF1L14 = (LF1_saved_grant[1] & NC1_h2f_lw_ARID[4]);


--LF1L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~5 at LABCELL_X46_Y40_N39
LF1L15 = ( LF1_saved_grant[1] & ( NC1_h2f_lw_ARID[5] ) );


--LF1L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~6 at LABCELL_X48_Y40_N24
LF1L16 = (LF1_saved_grant[1] & NC1_h2f_lw_ARID[6]);


--LF1L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~7 at LABCELL_X48_Y40_N27
LF1L17 = (LF1_saved_grant[1] & NC1_h2f_lw_ARID[7]);


--LF1L18 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~8 at LABCELL_X48_Y40_N6
LF1L18 = (LF1_saved_grant[1] & NC1_h2f_lw_ARID[8]);


--LF1L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~9 at LABCELL_X48_Y40_N9
LF1L19 = ( NC1_h2f_lw_ARID[9] & ( LF1_saved_grant[1] ) );


--LF1L20 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~10 at LABCELL_X48_Y41_N54
LF1L20 = ( LF1_saved_grant[1] & ( NC1_h2f_lw_ARID[10] ) );


--LF1L21 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~11 at LABCELL_X46_Y40_N12
LF1L21 = ( LF1_saved_grant[1] & ( NC1_h2f_lw_ARID[11] ) );


--YE1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at MLABCELL_X47_Y51_N45
YE1L6 = ( !NC1_h2f_ARVALID[0] & ( NC1_h2f_WVALID[0] & ( !NC1_h2f_AWVALID[0] ) ) ) # ( !NC1_h2f_ARVALID[0] & ( !NC1_h2f_WVALID[0] ) );


--YE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X46_Y51_N6
YE1L7 = ( RE2L52 & ( ME1L4 & ( (ME1L2 & !YE1L6) ) ) ) # ( !RE2L52 & ( ME1L4 & ( (!YE1L6 & (((CF1L152) # (CF1L151)) # (ME1L2))) ) ) ) # ( RE2L52 & ( !ME1L4 & ( (ME1L2 & !YE1L6) ) ) ) # ( !RE2L52 & ( !ME1L4 & ( (ME1L2 & !YE1L6) ) ) );


--RE2L85 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|use_reg~0 at LABCELL_X46_Y51_N54
RE2L85 = ( RE2L50 & ( (!RE2_use_reg & (!CF1L153 & ((ME1_WideOr1)))) # (RE2_use_reg & (((!RE2_count[0])) # (CF1L153))) ) ) # ( !RE2L50 & ( (RE2_use_reg & ((!RE2_count[0]) # (CF1L153))) ) );


--CF1L63 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 at LABCELL_X43_Y50_N48
CF1L63 = ( CF1L154 & ( (CF1_in_valid & (((CF1_state.ST_IDLE) # (ME1_saved_grant[0])) # (ME1_saved_grant[1]))) ) ) # ( !CF1L154 & ( ((CF1_in_valid & ((ME1_saved_grant[0]) # (ME1_saved_grant[1])))) # (CF1_state.ST_IDLE) ) );


--PE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|cp_ready~4 at LABCELL_X46_Y48_N0
PE1L7 = ( PE1_local_write & ( SE1_wait_latency_counter[1] & ( !PE1L1 ) ) ) # ( !PE1_local_write & ( SE1_wait_latency_counter[1] & ( !PE1L1 ) ) ) # ( PE1_local_write & ( !SE1_wait_latency_counter[1] & ( (!PE1L1) # ((SE1_waitrequest_reset_override & (!SE1L8Q $ (MD2L76Q)))) ) ) ) # ( !PE1_local_write & ( !SE1_wait_latency_counter[1] & ( (!PE1L1) # ((SE1L8Q & SE1_waitrequest_reset_override)) ) ) );


--CF1L159 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 at LABCELL_X42_Y49_N0
CF1L159 = (!PE1L3 & (((CF1_out_uncomp_byte_cnt_reg[5])))) # (PE1L3 & ((!CF1L186Q & ((CF1_out_uncomp_byte_cnt_reg[5]))) # (CF1L186Q & (!CF1_out_byte_cnt_reg[2]))));


--CF1L161 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~2 at LABCELL_X42_Y49_N12
CF1L161 = (!PE1L3 & (((CF1_out_uncomp_byte_cnt_reg[7])))) # (PE1L3 & ((!CF1L186Q & ((CF1_out_uncomp_byte_cnt_reg[7]))) # (CF1L186Q & (!CF1_out_byte_cnt_reg[2]))));


--CF1L160 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 at LABCELL_X42_Y49_N15
CF1L160 = ( CF1_out_uncomp_byte_cnt_reg[6] & ( (!PE1L3) # ((!CF1_out_byte_cnt_reg[2]) # (!CF1L186Q)) ) ) # ( !CF1_out_uncomp_byte_cnt_reg[6] & ( (PE1L3 & (!CF1_out_byte_cnt_reg[2] & CF1L186Q)) ) );


--CF1L158 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4 at LABCELL_X42_Y49_N54
CF1L158 = ( PE1L3 & ( (!CF1L186Q & ((CF1_out_uncomp_byte_cnt_reg[4]))) # (CF1L186Q & (!CF1_out_byte_cnt_reg[2])) ) ) # ( !PE1L3 & ( CF1_out_uncomp_byte_cnt_reg[4] ) );


--CF1L157 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5 at LABCELL_X42_Y49_N3
CF1L157 = ( CF1_out_uncomp_byte_cnt_reg[3] & ( (!PE1L3) # ((!CF1_out_byte_cnt_reg[2]) # (!CF1L186Q)) ) ) # ( !CF1_out_uncomp_byte_cnt_reg[3] & ( (PE1L3 & (!CF1_out_byte_cnt_reg[2] & CF1L186Q)) ) );


--CF1L156 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6 at LABCELL_X42_Y49_N57
CF1L156 = ( PE1L3 & ( (!CF1L186Q & ((CF1_out_uncomp_byte_cnt_reg[2]))) # (CF1L186Q & (!CF1_out_byte_cnt_reg[2])) ) ) # ( !PE1L3 & ( CF1_out_uncomp_byte_cnt_reg[2] ) );


--RE2L37 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg~0 at LABCELL_X46_Y51_N30
RE2L37 = ( CF1L151 ) # ( !CF1L151 & ( (!RE2_use_reg) # (CF1L152) ) );


--NE1L46 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|LessThan12~0 at LABCELL_X48_Y51_N0
NE1L46 = ( NC1_h2f_AWSIZE[1] & ( NC1_h2f_AWSIZE[0] & ( ((!NC1_h2f_AWLEN[1] & (!NC1_h2f_AWLEN[0] & !NC1_h2f_AWLEN[2]))) # (NC1_h2f_AWLEN[3]) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( NC1_h2f_AWSIZE[0] & ( (NC1_h2f_AWLEN[1] & (!NC1_h2f_AWLEN[3] & !NC1_h2f_AWLEN[2])) ) ) ) # ( NC1_h2f_AWSIZE[1] & ( !NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWLEN[1] & (NC1_h2f_AWLEN[0] & (!NC1_h2f_AWLEN[3] & !NC1_h2f_AWLEN[2]))) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( !NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWLEN[3] & NC1_h2f_AWLEN[2]) ) ) );


--NE1L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~0 at LABCELL_X48_Y51_N6
NE1L1 = ( NC1_h2f_AWSIZE[1] & ( NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWLEN[3] & (((NC1_h2f_AWLEN[2]) # (NC1_h2f_AWLEN[0])) # (NC1_h2f_AWLEN[1]))) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWLEN[3] & NC1_h2f_AWLEN[2]) ) ) ) # ( NC1_h2f_AWSIZE[1] & ( !NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWLEN[3] & ((NC1_h2f_AWLEN[2]) # (NC1_h2f_AWLEN[1]))) ) ) );


--NE1L47 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|LessThan12~1 at MLABCELL_X47_Y50_N30
NE1L47 = ( !NE1L46 & ( (!NC1_h2f_AWSIZE[2] & (!NC1_h2f_AWLEN[3] & !NE1L1)) ) );


--AF1L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector27~0 at LABCELL_X50_Y50_N42
AF1L26 = ( NE1L47 & ( AF1L41 & ( (!NC1_h2f_AWBURST[0]) # (AF1L2) ) ) ) # ( !NE1L47 & ( AF1L41 & ( (!NC1_h2f_AWBURST[0] & ((!NC1_h2f_AWBURST[1]) # ((AF1L14)))) # (NC1_h2f_AWBURST[0] & (((AF1L2)))) ) ) ) # ( NE1L47 & ( !AF1L41 & ( (NC1_h2f_AWBURST[0] & AF1L2) ) ) ) # ( !NE1L47 & ( !AF1L41 & ( (!NC1_h2f_AWBURST[0] & (NC1_h2f_AWBURST[1] & (AF1L14))) # (NC1_h2f_AWBURST[0] & (((AF1L2)))) ) ) );


--RE2L13 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~0 at LABCELL_X43_Y51_N42
RE2L13 = !RE2L62 $ (RE2L66);


--NE1L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[111]~3 at LABCELL_X50_Y49_N27
NE1L60 = ( NE1_sop_enable & ( !NE1_burst_bytecount[3] ) ) # ( !NE1_sop_enable & ( NC1_h2f_AWLEN[0] ) );


--NE1L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[112]~4 at LABCELL_X50_Y49_N57
NE1L61 = ( NE1_sop_enable & ( NE1L53Q ) ) # ( !NE1_sop_enable & ( !NC1_h2f_AWLEN[1] $ (!NC1_h2f_AWLEN[0]) ) );


--NE1L36 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~0 at LABCELL_X50_Y49_N15
NE1L36 = ( NE1L60 & ( NE1L61 & ( NE1L63 ) ) ) # ( !NE1L60 & ( NE1L61 & ( NE1L63 ) ) ) # ( NE1L60 & ( !NE1L61 & ( !NE1L62 $ (NE1L63) ) ) ) # ( !NE1L60 & ( !NE1L61 & ( NE1L63 ) ) );


--NE1L37 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~1 at LABCELL_X50_Y49_N45
NE1L37 = ( NE1L61 & ( NE1L62 ) ) # ( !NE1L61 & ( !NE1L62 $ (!NE1L60) ) );


--NE1L38 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~2 at LABCELL_X50_Y49_N21
NE1L38 = ( NE1L61 & ( !NE1L60 ) ) # ( !NE1L61 & ( NE1L60 ) );


--RE2L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~1 at LABCELL_X43_Y51_N27
RE2L14 = !RE2L69 $ (((RE2L62) # (RE2L66)));


--RE2L15 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~2 at LABCELL_X43_Y51_N30
RE2L15 = ( RE2L80 & ( RE2L78 ) ) # ( RE2L80 & ( !RE2L78 & ( (((RE2L73) # (RE2L66)) # (RE2L69)) # (RE2L62) ) ) ) # ( !RE2L80 & ( !RE2L78 & ( (!RE2L62 & (!RE2L69 & (!RE2L66 & !RE2L73))) ) ) );


--NE1L39 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add7~3 at LABCELL_X50_Y49_N48
NE1L39 = ( NE1L61 & ( NE1L64 ) ) # ( !NE1L61 & ( !NE1L64 $ ((((!NE1L60) # (NE1L62)) # (NE1L63))) ) );


--RE2L16 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~3 at LABCELL_X43_Y51_N39
RE2L16 = ( RE2L73 & ( RE2L78 ) ) # ( !RE2L73 & ( !RE2L78 $ ((((RE2L62) # (RE2L69)) # (RE2L66))) ) );


--RE2L17 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Add2~4 at LABCELL_X43_Y51_N24
RE2L17 = ( RE2L73 & ( ((RE2L62) # (RE2L69)) # (RE2L66) ) ) # ( !RE2L73 & ( (!RE2L66 & (!RE2L69 & !RE2L62)) ) );


--RE2L45 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg~0 at LABCELL_X46_Y51_N27
RE2L45 = ( RE2_use_reg & ( !CF1L153 $ (RE2_byte_cnt_reg[2]) ) ) # ( !RE2_use_reg & ( (!RE2L27) # (ME1_src_data[126]) ) );


--MD3L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 at LABCELL_X45_Y48_N42
MD3L5 = ( MD3_mem_used[1] & ( SE1_read_latency_shift_reg[0] & ( ((MD2_mem_used[0] & MD2_mem[0][123])) # (RE1L8) ) ) ) # ( !MD3_mem_used[1] & ( SE1_read_latency_shift_reg[0] & ( (MD3_mem_used[0] & (((MD2_mem_used[0] & MD2_mem[0][123])) # (RE1L8))) ) ) ) # ( MD3_mem_used[1] & ( !SE1_read_latency_shift_reg[0] & ( (!MD3_mem_used[0]) # (((MD2_mem_used[0] & MD2_mem[0][123])) # (RE1L8)) ) ) );


--BF1L47 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~7 at LABCELL_X42_Y48_N30
BF1L47 = ( !MD2_mem[0][79] & ( BF1_burst_uncompress_byte_counter[7] & ( (BF1L6 & (!BF1L40 & BF1L51)) ) ) ) # ( MD2_mem[0][79] & ( !BF1_burst_uncompress_byte_counter[7] & ( (BF1L40 & (BF1L51 & BF1L1)) ) ) ) # ( !MD2_mem[0][79] & ( !BF1_burst_uncompress_byte_counter[7] & ( (BF1L51 & ((!BF1L40 & (BF1L6)) # (BF1L40 & ((BF1L1))))) ) ) );


--MD2_mem[1][82] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][82] at FF_X45_Y48_N23
--register power-up is low

MD2_mem[1][82] = DFFEAS(MD2L104, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L104 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~27 at LABCELL_X45_Y48_N21
MD2L104 = (!MD2L76Q & (CF1_out_burstwrap_reg[2])) # (MD2L76Q & ((MD2_mem[1][82])));


--BF1L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Decoder0~0 at LABCELL_X43_Y48_N45
BF1L20 = ( MD2_mem[0][89] & ( !MD2_mem[0][88] ) );


--RE2L81 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[88]~15 at LABCELL_X45_Y50_N42
RE2L81 = ( !ME1_src_data[125] & ( (!ME1_src_data[126] & ME1_src_data[124]) ) );


--ME1L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~5 at LABCELL_X48_Y50_N42
ME1L59 = ( ME1_saved_grant[0] & ( (!NC1_h2f_AWBURST[1] & NE1L11) ) );


--ME1L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~6 at LABCELL_X48_Y50_N27
ME1L60 = (!NC1_h2f_ARBURST[1] & ME1_saved_grant[1]);


--ME1L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~7 at LABCELL_X48_Y50_N9
ME1L61 = ( ME1_saved_grant[0] & ( NC1_h2f_AWBURST[1] ) );


--ME1L30 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~0 at LABCELL_X48_Y49_N12
ME1L30 = ( NC1_h2f_ARSIZE[0] & ( NC1_h2f_ARLEN[0] & ( (!NC1_h2f_ARLEN[3] & (NC1_h2f_ARLEN[1] & (!NC1_h2f_ARLEN[2] & !NC1_h2f_ARSIZE[1]))) # (NC1_h2f_ARLEN[3] & (((NC1_h2f_ARSIZE[1])))) ) ) ) # ( !NC1_h2f_ARSIZE[0] & ( NC1_h2f_ARLEN[0] & ( (!NC1_h2f_ARLEN[3] & ((!NC1_h2f_ARLEN[2] & (!NC1_h2f_ARLEN[1] & NC1_h2f_ARSIZE[1])) # (NC1_h2f_ARLEN[2] & ((!NC1_h2f_ARSIZE[1]))))) ) ) ) # ( NC1_h2f_ARSIZE[0] & ( !NC1_h2f_ARLEN[0] & ( (!NC1_h2f_ARLEN[3] & (!NC1_h2f_ARLEN[2] & (!NC1_h2f_ARLEN[1] $ (!NC1_h2f_ARSIZE[1])))) # (NC1_h2f_ARLEN[3] & (((NC1_h2f_ARSIZE[1])))) ) ) ) # ( !NC1_h2f_ARSIZE[0] & ( !NC1_h2f_ARLEN[0] & ( (!NC1_h2f_ARLEN[3] & (NC1_h2f_ARLEN[2] & !NC1_h2f_ARSIZE[1])) ) ) );


--NE1L7 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~0 at LABCELL_X48_Y49_N54
NE1L7 = ( NC1_h2f_ARSIZE[0] & ( NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_ARLEN[3] & (((NC1_h2f_ARLEN[2]) # (NC1_h2f_ARLEN[1])) # (NC1_h2f_ARLEN[0]))) ) ) ) # ( !NC1_h2f_ARSIZE[0] & ( NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_ARLEN[3] & ((NC1_h2f_ARLEN[2]) # (NC1_h2f_ARLEN[1]))) ) ) ) # ( NC1_h2f_ARSIZE[0] & ( !NC1_h2f_ARSIZE[1] & ( (NC1_h2f_ARLEN[2] & !NC1_h2f_ARLEN[3]) ) ) );


--ME1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~1 at LABCELL_X48_Y49_N42
ME1L31 = ( NE1L7 & ( NC1_h2f_ARBURST[1] & ( ME1_saved_grant[1] ) ) ) # ( !NE1L7 & ( NC1_h2f_ARBURST[1] & ( (ME1_saved_grant[1] & (((NC1_h2f_ARLEN[3]) # (NC1_h2f_ARSIZE[2])) # (ME1L30))) ) ) );


--ME1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~2 at LABCELL_X50_Y48_N39
ME1L32 = ( NC1_h2f_AWBURST[0] & ( ((ME1_saved_grant[1] & NC1_h2f_ARBURST[0])) # (ME1_saved_grant[0]) ) ) # ( !NC1_h2f_AWBURST[0] & ( (ME1_saved_grant[1] & NC1_h2f_ARBURST[0]) ) );


--ME1L33 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~3 at MLABCELL_X47_Y50_N18
ME1L33 = ( ME1L61 & ( ME1L60 & ( (!NE1L23 & (NE1L47 & (!ME1L31 & !ME1L32))) ) ) ) # ( !ME1L61 & ( ME1L60 & ( (!NE1L23 & (!ME1L31 & !ME1L32)) ) ) ) # ( ME1L61 & ( !ME1L60 & ( (NE1L47 & (!ME1L31 & !ME1L32)) ) ) ) # ( !ME1L61 & ( !ME1L60 & ( (!ME1L31 & !ME1L32) ) ) );


--CF1_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] at FF_X47_Y50_N50
--register power-up is low

CF1_in_burstwrap_reg[2] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1L35,  ,  , VCC);


--CF1_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] at FF_X46_Y50_N56
--register power-up is low

CF1_int_nxt_addr_reg[2] = DFFEAS(CF1L149, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_int_nxt_addr_with_offset[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] at LABCELL_X46_Y50_N0
CF1_int_nxt_addr_with_offset[2] = ( ME1L59 & ( CF1_new_burst_reg & ( (CF1_int_nxt_addr_reg[2]) # (CF1L2) ) ) ) # ( !ME1L59 & ( CF1_new_burst_reg & ( ((CF1L2 & !ME1L33)) # (CF1_int_nxt_addr_reg[2]) ) ) ) # ( ME1L59 & ( !CF1_new_burst_reg & ( ((CF1L2 & CF1_in_burstwrap_reg[2])) # (CF1_int_nxt_addr_reg[2]) ) ) ) # ( !ME1L59 & ( !CF1_new_burst_reg & ( ((CF1L2 & CF1_in_burstwrap_reg[2])) # (CF1_int_nxt_addr_reg[2]) ) ) );


--ME1_src_data[135] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[135] at LABCELL_X43_Y50_N15
ME1_src_data[135] = ( ME1_saved_grant[1] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[0])) # (NC1_h2f_ARID[0]) ) ) # ( !ME1_saved_grant[1] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[0]) ) );


--ME1_src_data[136] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[136] at LABCELL_X50_Y48_N18
ME1_src_data[136] = ( NC1_h2f_ARID[1] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[1])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARID[1] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[1]) ) );


--ME1_src_data[137] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[137] at LABCELL_X50_Y48_N21
ME1_src_data[137] = (!ME1_saved_grant[0] & (ME1_saved_grant[1] & (NC1_h2f_ARID[2]))) # (ME1_saved_grant[0] & (((ME1_saved_grant[1] & NC1_h2f_ARID[2])) # (NC1_h2f_AWID[2])));


--ME1_src_data[138] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[138] at LABCELL_X50_Y48_N12
ME1_src_data[138] = ( NC1_h2f_AWID[3] & ( ((ME1_saved_grant[1] & NC1_h2f_ARID[3])) # (ME1_saved_grant[0]) ) ) # ( !NC1_h2f_AWID[3] & ( (ME1_saved_grant[1] & NC1_h2f_ARID[3]) ) );


--ME1_src_data[139] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[139] at LABCELL_X50_Y48_N45
ME1_src_data[139] = ( NC1_h2f_ARID[4] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[4])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARID[4] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[4]) ) );


--ME1_src_data[140] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[140] at LABCELL_X50_Y48_N42
ME1_src_data[140] = (!ME1_saved_grant[0] & (ME1_saved_grant[1] & (NC1_h2f_ARID[5]))) # (ME1_saved_grant[0] & (((ME1_saved_grant[1] & NC1_h2f_ARID[5])) # (NC1_h2f_AWID[5])));


--ME1_src_data[141] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[141] at LABCELL_X48_Y50_N36
ME1_src_data[141] = (!ME1_saved_grant[0] & (ME1_saved_grant[1] & (NC1_h2f_ARID[6]))) # (ME1_saved_grant[0] & (((ME1_saved_grant[1] & NC1_h2f_ARID[6])) # (NC1_h2f_AWID[6])));


--ME1_src_data[142] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[142] at LABCELL_X48_Y51_N24
ME1_src_data[142] = ( NC1_h2f_ARID[7] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[7])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARID[7] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[7]) ) );


--ME1_src_data[143] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[143] at LABCELL_X50_Y48_N57
ME1_src_data[143] = (!ME1_saved_grant[0] & (ME1_saved_grant[1] & (NC1_h2f_ARID[8]))) # (ME1_saved_grant[0] & (((ME1_saved_grant[1] & NC1_h2f_ARID[8])) # (NC1_h2f_AWID[8])));


--ME1_src_data[144] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[144] at LABCELL_X50_Y48_N36
ME1_src_data[144] = ( NC1_h2f_ARID[9] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[9])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARID[9] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[9]) ) );


--ME1_src_data[145] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[145] at LABCELL_X50_Y48_N15
ME1_src_data[145] = ( NC1_h2f_ARID[10] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[10])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARID[10] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[10]) ) );


--ME1_src_data[146] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[146] at LABCELL_X50_Y48_N54
ME1_src_data[146] = ( NC1_h2f_ARID[11] & ( ((ME1_saved_grant[0] & NC1_h2f_AWID[11])) # (ME1_saved_grant[1]) ) ) # ( !NC1_h2f_ARID[11] & ( (ME1_saved_grant[0] & NC1_h2f_AWID[11]) ) );


--YD1_dr_control[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3] at FF_X7_Y6_N40
--register power-up is low

YD1_dr_control[3] = DFFEAS(YD1L340, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1L339 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~3 at LABCELL_X7_Y6_N36
YD1L339 = (!R1_virtual_ir_scan_reg & (YD1_dr_control[3] & (T1_state[4] & L1_splitter_nodes_receive_0[3])));


--YD1L390 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~18 at LABCELL_X2_Y4_N33
YD1L390 = ( YD1L371 & ( FE1_full1 ) ) # ( !YD1L371 & ( (FE1_full1 & YD1L372) ) );


--YD1_dr_data_out[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3] at FF_X9_Y6_N13
--register power-up is low

YD1_dr_data_out[3] = DFFEAS(YD1L402, A1L5722,  ,  , YD1L365,  ,  ,  ,  );


--YD1L391 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~19 at LABCELL_X2_Y4_N21
YD1L391 = ( YD1_dr_data_out[3] & ( (!YD1L370) # (FE1_data1[2]) ) ) # ( !YD1_dr_data_out[3] & ( (YD1L370 & FE1_data1[2]) ) );


--YD1L392 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~20 at LABCELL_X2_Y4_N30
YD1L392 = ( YD1L373 & ( (!YD1L387 & (YD1L390 & WD1L3)) ) ) # ( !YD1L373 & ( (YD1L391 & (!YD1L387 & WD1L3)) ) );


--YD1L582 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~12 at MLABCELL_X6_Y5_N9
YD1L582 = ( YD1L284 & ( WD1_virtual_state_cdr & ( (!YD1L280 & YD1_read_state.ST_PADDED) ) ) ) # ( !YD1L284 & ( WD1_virtual_state_cdr & ( (!YD1L280 & (((YD1_read_state.ST_PADDED)))) # (YD1L280 & (WD1L3 & (YD1L579 & !YD1_read_state.ST_PADDED))) ) ) ) # ( YD1L284 & ( !WD1_virtual_state_cdr & ( (YD1_read_state.ST_PADDED & ((!YD1L280) # (!WD1L3))) ) ) ) # ( !YD1L284 & ( !WD1_virtual_state_cdr & ( !YD1_read_state.ST_PADDED $ (((!YD1L280) # ((!WD1L3) # (!YD1L579)))) ) ) );


--YD1_dr_control[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7] at FF_X7_Y6_N22
--register power-up is low

YD1_dr_control[7] = DFFEAS(YD1L341, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1L516 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0 at LABCELL_X4_Y7_N24
YD1L516 = ( !R1_irf_reg[1][0] & ( L1_splitter_nodes_receive_0[3] & ( (R1_irf_reg[1][2] & (!R1_irf_reg[1][1] & (T1_state[8] & !R1_virtual_ir_scan_reg))) ) ) );


--YD1_dr_control[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6] at FF_X7_Y6_N19
--register power-up is low

YD1_dr_control[6] = DFFEAS(YD1L342, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1_dr_control[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5] at FF_X7_Y6_N52
--register power-up is low

YD1_dr_control[5] = DFFEAS(YD1L343, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--YD1_dr_control[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4] at FF_X7_Y6_N49
--register power-up is low

YD1_dr_control[4] = DFFEAS(YD1L344, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--ZD1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~0 at LABCELL_X9_Y6_N30
ZD1L30 = ( EE1_dreg[1] & ( (!FE1_full0) # (ZD1_out_data_toggle_flopped) ) ) # ( !EE1_dreg[1] & ( (ZD1_out_data_toggle_flopped & FE1_full0) ) );


--EE1_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] at FF_X9_Y6_N52
--register power-up is low

EE1_dreg[0] = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , EE1_din_s1,  ,  , VCC);


--YD1L487 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~1 at LABCELL_X9_Y3_N12
YD1L487 = ( !YD1_header_out_bit_counter[0] & ( (!YD1L573Q & (!YD1L479Q & (YD1L476Q & !YD1_header_out_bit_counter[2]))) ) );


--YD1L488 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~2 at LABCELL_X7_Y5_N30
YD1L488 = ( YD1L269 & ( YD1L577Q & ( (YD1L487 & (!YD1L521Q & YD1L283)) ) ) ) # ( YD1L269 & ( !YD1L577Q & ( (YD1L283 & ((!YD1L521Q & (YD1L487)) # (YD1L521Q & ((YD1_read_state.ST_HEADER))))) ) ) );


--YD1L489 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~3 at MLABCELL_X6_Y7_N3
YD1L489 = (!YD1L556Q & (!YD1_read_data_bit_counter[0] & YD1_read_data_bit_counter[1]));


--YD1L490 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~4 at MLABCELL_X6_Y5_N57
YD1L490 = ( YD1L690 & ( YD1L577Q & ( (!YD1L488 & (YD1L486 & ((YD1L489)))) # (YD1L488 & (((YD1L486 & YD1L489)) # (YD1_read_data_all_valid))) ) ) ) # ( YD1L690 & ( !YD1L577Q & ( (YD1L488 & YD1_read_data_all_valid) ) ) );


--BE1_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0] at FF_X10_Y7_N17
--register power-up is low

BE1_dreg[0] = DFFEAS(BE1L5, A1L5722, HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--FE1L36 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~1 at LABCELL_X9_Y6_N6
FE1L36 = ( FE1_full1 & ( ZD1_out_valid_internal & ( (!YD1_idle_inserter_source_ready) # ((FE1L38 & CE1L1)) ) ) ) # ( !FE1_full1 & ( ZD1_out_valid_internal & ( FE1_full0 ) ) ) # ( FE1_full1 & ( !ZD1_out_valid_internal & ( (FE1_full0 & ((!YD1_idle_inserter_source_ready) # ((FE1L38 & CE1L1)))) ) ) ) # ( !FE1_full1 & ( !ZD1_out_valid_internal & ( FE1_full0 ) ) );


--YD1_header_in_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0] at FF_X3_Y2_N26
--register power-up is low

YD1_header_in_bit_counter[0] = DFFEAS( , A1L5722,  ,  , YD1L461, YD1L467,  ,  , VCC);


--YD1_header_in_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1] at FF_X3_Y2_N10
--register power-up is low

YD1_header_in_bit_counter[1] = DFFEAS( , A1L5722,  ,  , YD1L461, YD1L468,  ,  , VCC);


--YD1_write_state.ST_HEADER_1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1 at FF_X3_Y3_N43
--register power-up is low

YD1_write_state.ST_HEADER_1 = DFFEAS( , A1L5722,  ,  ,  , YD1L710,  ,  , VCC);


--YD1_header_in_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2] at FF_X3_Y2_N14
--register power-up is low

YD1_header_in_bit_counter[2] = DFFEAS( , A1L5722,  ,  , YD1L461, YD1L469,  ,  , VCC);


--YD1_header_in_bit_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3] at FF_X3_Y2_N5
--register power-up is low

YD1_header_in_bit_counter[3] = DFFEAS(YD1L470, A1L5722,  ,  , YD1L461,  ,  ,  ,  );


--YD1L562 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0 at MLABCELL_X3_Y3_N51
YD1L562 = ( YD1L462Q & ( !YD1_header_in_bit_counter[2] & ( (YD1_header_in_bit_counter[1] & (YD1L699Q & (YD1L690 & !YD1L466Q))) ) ) );


--YD1_header_in[14] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14] at FF_X3_Y1_N40
--register power-up is low

YD1_header_in[14] = DFFEAS(YD1L455, A1L5722,  ,  , YD1L454,  ,  ,  ,  );


--YD1_header_in[15] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15] at FF_X2_Y4_N29
--register power-up is low

YD1_header_in[15] = DFFEAS( , A1L5722,  ,  , YD1L454, A1L5723,  ,  , VCC);


--YD1L563 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1 at MLABCELL_X3_Y3_N57
YD1L563 = ( !YD1_header_in_bit_counter[2] & ( (!YD1L466Q & (YD1_header_in_bit_counter[1] & (YD1L699Q & YD1L462Q))) ) );


--YD1_write_state.ST_BYPASS is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS at FF_X4_Y2_N19
--register power-up is low

YD1_write_state.ST_BYPASS = DFFEAS(YD1L697, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1_write_state.ST_WRITE_DATA is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA at FF_X4_Y2_N46
--register power-up is low

YD1_write_state.ST_WRITE_DATA = DFFEAS(YD1L712, A1L5722,  ,  , YD1L707,  ,  ,  ,  );


--YD1L459 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~0 at LABCELL_X4_Y7_N9
YD1L459 = ( YD1_write_state.ST_BYPASS & ( !YD1_write_state.ST_WRITE_DATA ) );


--YD1L319 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~0 at MLABCELL_X3_Y3_N12
YD1L319 = ( WD1L3 & ( WD1_virtual_state_cdr & ( YD1L563 ) ) ) # ( WD1L3 & ( !WD1_virtual_state_cdr & ( ((YD1_decode_header_1 & ((!YD1L459) # (YD1_write_state.ST_HEADER_1)))) # (YD1L563) ) ) ) # ( !WD1L3 & ( !WD1_virtual_state_cdr & ( YD1_decode_header_1 ) ) );


--YD1L703 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~13 at LABCELL_X7_Y2_N30
YD1L703 = ( !YD1_bypass_bit_counter[7] & ( YD1_bypass_bit_counter[0] & ( (!YD1_bypass_bit_counter[6] & (!YD1_bypass_bit_counter[4] & (!YD1_bypass_bit_counter[2] & !YD1_bypass_bit_counter[5]))) ) ) );


--YD1L704 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~14 at LABCELL_X7_Y2_N51
YD1L704 = (!YD1_bypass_bit_counter[3] & (!YD1_write_state.ST_BYPASS & !YD1_bypass_bit_counter[1]));


--YD1L705 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~15 at MLABCELL_X3_Y3_N45
YD1L705 = ( YD1L462Q & ( !YD1_header_in_bit_counter[2] & ( (!YD1L466Q & (YD1_write_state.ST_HEADER_1 & YD1_header_in_bit_counter[1])) ) ) ) # ( !YD1L462Q & ( !YD1_header_in_bit_counter[2] & ( (!YD1L466Q & (YD1_write_state.ST_HEADER_2 & !YD1_header_in_bit_counter[1])) ) ) );


--YD1L706 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~16 at LABCELL_X4_Y2_N24
YD1L706 = ( YD1L703 & ( YD1L705 & ( (WD1L3 & YD1L699Q) ) ) ) # ( !YD1L703 & ( YD1L705 & ( (WD1L3 & YD1L699Q) ) ) ) # ( YD1L703 & ( !YD1L705 & ( (WD1L3 & (YD1L699Q & YD1L704)) ) ) );


--YD1L707 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17 at LABCELL_X4_Y3_N6
YD1L707 = ( YD1L705 & ( WD1_virtual_state_cdr & ( YD1L280 ) ) ) # ( !YD1L705 & ( WD1_virtual_state_cdr & ( YD1L280 ) ) ) # ( YD1L705 & ( !WD1_virtual_state_cdr & ( (YD1L280 & WD1L3) ) ) ) # ( !YD1L705 & ( !WD1_virtual_state_cdr & ( (YD1L280 & (YD1L704 & (YD1L703 & WD1L3))) ) ) );


--YD1_header_in[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4] at FF_X1_Y4_N31
--register power-up is low

YD1_header_in[4] = DFFEAS( , A1L5722,  ,  , YD1L454, YD1_header_in[5],  ,  , VCC);


--YD1_header_in[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5] at FF_X1_Y4_N52
--register power-up is low

YD1_header_in[5] = DFFEAS(YD1L441, A1L5722,  ,  , YD1L454,  ,  ,  ,  );


--YD1_header_in[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6] at FF_X1_Y4_N44
--register power-up is low

YD1_header_in[6] = DFFEAS( , A1L5722,  ,  , YD1L454, YD1_header_in[7],  ,  , VCC);


--YD1_header_in[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[7] at FF_X1_Y4_N46
--register power-up is low

YD1_header_in[7] = DFFEAS( , A1L5722,  ,  , YD1L454, YD1_header_in[8],  ,  , VCC);


--YD1_header_in[9] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[9] at FF_X1_Y4_N41
--register power-up is low

YD1_header_in[9] = DFFEAS( , A1L5722,  ,  , YD1L454, YD1_header_in[10],  ,  , VCC);


--YD1_header_in[10] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10] at FF_X1_Y4_N55
--register power-up is low

YD1_header_in[10] = DFFEAS( , A1L5722,  ,  , YD1L454, YD1_header_in[11],  ,  , VCC);


--YD1_header_in[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[8] at FF_X1_Y4_N37
--register power-up is low

YD1_header_in[8] = DFFEAS(YD1L445, A1L5722,  ,  , YD1L454,  ,  ,  ,  );


--YD1_header_in[11] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11] at FF_X1_Y4_N58
--register power-up is low

YD1_header_in[11] = DFFEAS( , A1L5722,  ,  , YD1L454, YD1_header_in[12],  ,  , VCC);


--YD1_header_in[12] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12] at FF_X1_Y4_N49
--register power-up is low

YD1_header_in[12] = DFFEAS(YD1L450, A1L5722,  ,  , YD1L454,  ,  ,  ,  );


--YD1_header_in[13] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13] at FF_X1_Y4_N34
--register power-up is low

YD1_header_in[13] = DFFEAS(YD1L452, A1L5722,  ,  , YD1L454,  ,  ,  ,  );


--ZD1_in_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0] at FF_X30_Y38_N31
--register power-up is low

ZD1_in_data_buffer[0] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data, PD1_out_data[0],  ,  , VCC);


--ZD1_in_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[2] at FF_X30_Y38_N8
--register power-up is low

ZD1_in_data_buffer[2] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data, PD1_out_data[2],  ,  , VCC);


--ZD1_in_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1] at FF_X10_Y7_N4
--register power-up is low

ZD1_in_data_buffer[1] = DFFEAS(ZD1L4, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data,  ,  ,  ,  );


--ZD1_in_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4] at FF_X30_Y38_N19
--register power-up is low

ZD1_in_data_buffer[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data, PD1_out_data[4],  ,  , VCC);


--ZD1_in_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7] at FF_X10_Y7_N59
--register power-up is low

ZD1_in_data_buffer[7] = DFFEAS(ZD1L11, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data,  ,  ,  ,  );


--ZD1_in_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6] at FF_X30_Y39_N52
--register power-up is low

ZD1_in_data_buffer[6] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data, PD1_out_data[6],  ,  , VCC);


--ZD1_in_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5] at FF_X30_Y39_N50
--register power-up is low

ZD1_in_data_buffer[5] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data, PD1_out_data[5],  ,  , VCC);


--ZD1_in_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3] at FF_X30_Y39_N8
--register power-up is low

ZD1_in_data_buffer[3] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , ZD1_take_in_data, PD1_out_data[3],  ,  , VCC);


--BE2_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1] at FF_X4_Y7_N26
--register power-up is low

BE2_dreg[1] = DFFEAS( , A1L5722,  ,  ,  , BE2_dreg[0],  ,  , VCC);


--YD1L413 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug~3 at LABCELL_X4_Y7_N39
YD1L413 = ( T1_state[4] & ( BE2_dreg[1] & ( (YD1_dr_debug[2] & ((!L1_splitter_nodes_receive_0[3]) # (R1_virtual_ir_scan_reg))) ) ) ) # ( !T1_state[4] & ( BE2_dreg[1] & ( ((L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & T1_state[3]))) # (YD1_dr_debug[2]) ) ) ) # ( T1_state[4] & ( !BE2_dreg[1] & ( (YD1_dr_debug[2] & ((!L1_splitter_nodes_receive_0[3]) # (R1_virtual_ir_scan_reg))) ) ) ) # ( !T1_state[4] & ( !BE2_dreg[1] & ( (YD1_dr_debug[2] & ((!L1_splitter_nodes_receive_0[3]) # ((!T1_state[3]) # (R1_virtual_ir_scan_reg)))) ) ) );


--BE4_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0] at FF_X1_Y7_N28
--register power-up is low

BE4_dreg[0] = DFFEAS( , A1L5722,  ,  ,  , BE4_din_s1,  ,  , VCC);


--BE3_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 at FF_X7_Y7_N7
--register power-up is low

BE3_din_s1 = DFFEAS(BE3L2, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1_dr_info[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3] at FF_X1_Y7_N13
--register power-up is low

YD1_dr_info[3] = DFFEAS(YD1L430, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L429 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~3 at LABCELL_X1_Y7_N9
YD1L429 = ( YD1_dr_info[3] ) # ( !YD1_dr_info[3] & ( (!L1_splitter_nodes_receive_0[3]) # ((!T1_state[4]) # (R1_virtual_ir_scan_reg)) ) );


--S1_WORD_SR[3] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3] at FF_X6_Y2_N52
--register power-up is low

S1_WORD_SR[3] = AMPP_FUNCTION(A1L5722, S1L24, !S1L16);


--S1L22 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~5 at MLABCELL_X6_Y2_N39
S1L22 = AMPP_FUNCTION(!S1_word_counter[0], !S1_word_counter[2], !S1_word_counter[1], !S1L7Q);


--S1L23 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~6 at MLABCELL_X6_Y2_N42
S1L23 = AMPP_FUNCTION(!S1_WORD_SR[3], !S1L22, !R1_virtual_ir_scan_reg, !T1_state[8], !T1_state[4], !L1_splitter_nodes_receive_1[3]);


--AC1L30 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~5 at LABCELL_X7_Y3_N33
AC1L30 = ( R1_virtual_ir_scan_reg & ( AC1_metastable_l2_reg[2] ) ) # ( !R1_virtual_ir_scan_reg & ( AC1_metastable_l2_reg[2] & ( (!T1_state[4]) # ((!L1_splitter_nodes_receive_1[3]) # (A1L5723)) ) ) ) # ( !R1_virtual_ir_scan_reg & ( !AC1_metastable_l2_reg[2] & ( (T1_state[4] & (L1_splitter_nodes_receive_1[3] & A1L5723)) ) ) );


--AC1_metastable_l1_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] at FF_X9_Y32_N56
--register power-up is low

AC1_metastable_l1_reg[1] = DFFEAS( , GLOBAL(A1L335),  ,  ,  , AC1_hold_reg[1],  ,  , VCC);


--AC1_hold_reg[0] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0] at FF_X10_Y2_N34
--register power-up is low

AC1_hold_reg[0] = DFFEAS(AC1L6, A1L5722,  ,  ,  ,  ,  ,  ,  );


--F1L15 is altera_edge_detector:pulse_cold_reset|state~6 at LABCELL_X23_Y39_N15
F1L15 = ( GLOBAL(NC1L1054) & ( !AC1_metastable_l2_reg[0] ) );


--AC1_metastable_l1_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] at FF_X9_Y32_N38
--register power-up is low

AC1_metastable_l1_reg[2] = DFFEAS( , GLOBAL(A1L335),  ,  ,  , AC1_hold_reg[2],  ,  , VCC);


--F3L47 is altera_edge_detector:pulse_debug_reset|state~6 at LABCELL_X9_Y32_N42
F3L47 = ( GLOBAL(NC1L1054) & ( !AC1_metastable_l2_reg[2] ) );


--F2L9 is altera_edge_detector:pulse_warm_reset|state~6 at LABCELL_X9_Y32_N27
F2L9 = ( GLOBAL(NC1L1054) & ( !AC1_metastable_l2_reg[1] ) );


--MD11_mem_used[2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2] at FF_X31_Y44_N17
--register power-up is low

MD11_mem_used[2] = DFFEAS(MD11L175, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L163,  ,  ,  ,  );


--MD11L173 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~4 at LABCELL_X31_Y44_N24
MD11L173 = ( MD11_mem_used[2] & ( (!MD11L190) # (MD11_mem_used[0]) ) ) # ( !MD11_mem_used[2] & ( (MD11_mem_used[0] & MD11L190) ) );


--MD11_mem_used[4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4] at FF_X31_Y44_N56
--register power-up is low

MD11_mem_used[4] = DFFEAS(MD11L176, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L163,  ,  ,  ,  );


--MD11L174 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~5 at LABCELL_X31_Y44_N57
MD11L174 = ( MD11L190 & ( MD11_mem_used[4] ) ) # ( !MD11L190 & ( MD11_mem_used[6] ) );


--HE5_altera_reset_synchronizer_int_chain[1] is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X34_Y40_N5
--register power-up is low

HE5_altera_reset_synchronizer_int_chain[1] = DFFEAS(HE5L4, GLOBAL(A1L335), GLOBAL(NC1L1054),  ,  ,  ,  ,  ,  );


--KD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|Equal0~1 at MLABCELL_X34_Y41_N45
KD1L2 = (KD1L1 & (!MD1_out_payload[2] & (!MD1_out_payload[0] & MD1_out_payload[1])));


--KD1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~0 at MLABCELL_X34_Y41_N21
KD1L24 = ( !KD1L4 & ( ((KD1L2 & !KD1_received_esc)) # (KD1_out_startofpacket) ) );


--JE1L536 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~69 at LABCELL_X37_Y43_N48
JE1L536 = ( JE1_state.READ_DATA_WAIT & ( JE1_state.READ_CMD_WAIT & ( (!JE1L388 & ((!XF1L6) # (XF1L5))) ) ) ) # ( !JE1_state.READ_DATA_WAIT & ( JE1_state.READ_CMD_WAIT & ( (!JE1L388 & (XF1_av_waitrequest & ((!XF1L6) # (XF1L5)))) ) ) ) # ( JE1_state.READ_DATA_WAIT & ( !JE1_state.READ_CMD_WAIT & ( (!JE1L388 & ((!XF1L6) # (XF1L5))) ) ) );


--JE1L537 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~70 at LABCELL_X37_Y42_N15
JE1L537 = ( !JE1L388 & ( ((!JE1L513 & JE1_state.RETURN_PACKET)) # (JE1L529) ) );


--JE1L538 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~71 at LABCELL_X36_Y42_N51
JE1L538 = ( JE1_state.GET_EXTRA & ( (!JE1_enable & ((JE1_state.GET_SIZE1))) # (JE1_enable & (!KD1L25Q)) ) ) # ( !JE1_state.GET_EXTRA & ( (!JE1_enable & JE1_state.GET_SIZE1) ) );


--JE1L539 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~72 at LABCELL_X36_Y42_N12
JE1L539 = ( JE1_enable & ( (!KD1L25Q & JE1_state.GET_SIZE1) ) ) # ( !JE1_enable & ( JE1_state.GET_SIZE2 ) );


--JE1L540 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~73 at LABCELL_X37_Y42_N12
JE1L540 = ( JE1_state.RETURN_PACKET & ( (JE1_current_byte[1] & JE1_current_byte[0]) ) );


--JE1L541 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~74 at LABCELL_X37_Y42_N30
JE1L541 = ( JE1_state.0000 & ( JE1L252 & ( (!PD1_in_ready) # (((!JE1_state.READ_SEND_WAIT & !JE1L540)) # (JE1L388)) ) ) ) # ( !JE1_state.0000 & ( JE1L252 & ( JE1L388 ) ) ) # ( JE1_state.0000 & ( !JE1L252 & ( (!JE1L540) # ((!PD1_in_ready) # (JE1L388)) ) ) ) # ( !JE1_state.0000 & ( !JE1L252 & ( JE1L388 ) ) );


--JE1L542 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~75 at LABCELL_X37_Y42_N27
JE1L542 = ( !JE1L252 & ( (JE1_state.READ_SEND_WAIT & (PD1_in_ready & ((!JE1_current_byte[1]) # (!JE1_current_byte[0])))) ) );


--JE1L543 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~76 at LABCELL_X37_Y43_N54
JE1L543 = ( XF1L5 & ( JE1_state.READ_CMD_WAIT & ( (!JE1L388 & JE1L542) ) ) ) # ( !XF1L5 & ( JE1_state.READ_CMD_WAIT & ( (!JE1L388 & ((JE1L542) # (XF1L6))) ) ) ) # ( XF1L5 & ( !JE1_state.READ_CMD_WAIT & ( (!JE1L388 & JE1L542) ) ) ) # ( !XF1L5 & ( !JE1_state.READ_CMD_WAIT & ( (!JE1L388 & (((XF1L6 & JE1L506Q)) # (JE1L542))) ) ) );


--MD10L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0 at LABCELL_X35_Y45_N54
MD10L2 = ( WF1L5 ) # ( !WF1L5 & ( !MD10_mem_used[1] ) );


--MD10_mem[2][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][154] at FF_X43_Y45_N41
--register power-up is low

MD10_mem[2][154] = DFFEAS(MD10L456, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L307 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][154]~1 at LABCELL_X43_Y45_N33
MD10L307 = ( MD10_mem_used[2] & ( (!MD10L2 & ((MD10_mem[1][154]))) # (MD10L2 & (MD10_mem[2][154])) ) ) # ( !MD10_mem_used[2] & ( (MD10_mem[1][154]) # (MD10L2) ) );


--MD11L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0 at LABCELL_X29_Y44_N12
MD11L2 = ( MD11_mem_used[1] & ( (MD11L161Q & NC1_f2h_RVALID[0]) ) ) # ( !MD11_mem_used[1] );


--HE1_altera_reset_synchronizer_int_chain[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X15_Y35_N29
--register power-up is low

HE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(HE1L4, GLOBAL(A1L335), !YD1_resetrequest,  ,  ,  ,  ,  ,  );


--YD1_dr_control[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8] at FF_X7_Y6_N32
--register power-up is low

YD1_dr_control[8] = DFFEAS(YD1L436, A1L5722,  ,  , YD1L328,  ,  ,  ,  );


--HE3_altera_reset_synchronizer_int_chain[1] is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X15_Y35_N32
--register power-up is low

HE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(HE3L4, GLOBAL(A1L335), !YD1_resetrequest,  ,  ,  ,  ,  ,  );


--MD11_mem[2][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113] at FF_X29_Y44_N11
--register power-up is low

MD11_mem[2][113] = DFFEAS(MD11L70, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L49 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]~1 at LABCELL_X29_Y44_N6
MD11L49 = ( MD11L2 & ( (!MD11_mem_used[2]) # (MD11_mem[2][113]) ) ) # ( !MD11L2 & ( MD11_mem[1][113] ) );


--JE1L283 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector39~0 at LABCELL_X36_Y42_N3
JE1L283 = ( KD1_out_endofpacket & ( ((!JE1_state.GET_ADDR1 & JE1_last_trans)) # (JE1L502Q) ) ) # ( !KD1_out_endofpacket & ( (JE1_last_trans & ((!JE1_state.GET_ADDR1) # (JE1L502Q))) ) );


--AE1_src_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid at FF_X23_Y25_N25
--register power-up is low

AE1_src_valid = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , GE1L2,  ,  , VCC);


--MD1_full is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|full at FF_X30_Y39_N22
--register power-up is low

MD1_full = DFFEAS(MD1L27, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1_write is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|write at LABCELL_X27_Y37_N12
MD1_write = ( !MD1_full & ( AE1_src_valid ) );


--AE1_src_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0] at FF_X23_Y25_N43
--register power-up is low

AE1_src_data[0] = DFFEAS(AE1L18, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2,  ,  ,  ,  );


--MD1_wr_ptr[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[0] at FF_X27_Y37_N34
--register power-up is low

MD1_wr_ptr[0] = DFFEAS(MD1L48, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_write,  ,  ,  ,  );


--MD1_wr_ptr[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[1] at FF_X33_Y41_N56
--register power-up is low

MD1_wr_ptr[1] = DFFEAS(MD1L5, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_write,  ,  ,  ,  );


--MD1_wr_ptr[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[2] at FF_X33_Y41_N41
--register power-up is low

MD1_wr_ptr[2] = DFFEAS(MD1L3, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_write,  ,  ,  ,  );


--MD1_wr_ptr[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[3] at FF_X33_Y41_N38
--register power-up is low

MD1_wr_ptr[3] = DFFEAS(MD1L4, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_write,  ,  ,  ,  );


--MD1_wr_ptr[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[4] at FF_X33_Y41_N59
--register power-up is low

MD1_wr_ptr[4] = DFFEAS(MD1L2, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_write,  ,  ,  ,  );


--MD1_wr_ptr[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[5] at FF_X33_Y41_N44
--register power-up is low

MD1_wr_ptr[5] = DFFEAS(MD1L1, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , MD1_write,  ,  ,  ,  );


--MD1L45 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|read~0 at LABCELL_X27_Y37_N6
MD1L45 = ( MD1_internal_out_ready & ( MD1_internal_out_valid ) );


--MD1_rd_ptr[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[0] at FF_X27_Y37_N50
--register power-up is low

MD1_rd_ptr[0] = DFFEAS(MD1L16, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L16 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[0]~0 at LABCELL_X27_Y37_N48
MD1L16 = !MD1L45 $ (!MD1_rd_ptr[0]);


--MD1_rd_ptr[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[1] at FF_X27_Y37_N53
--register power-up is low

MD1_rd_ptr[1] = DFFEAS(MD1L17, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L17 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[1]~1 at LABCELL_X27_Y37_N51
MD1L17 = ( MD1_rd_ptr[0] & ( !MD1L45 $ (!MD1_rd_ptr[1]) ) ) # ( !MD1_rd_ptr[0] & ( MD1_rd_ptr[1] ) );


--MD1_rd_ptr[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[2] at FF_X27_Y37_N44
--register power-up is low

MD1_rd_ptr[2] = DFFEAS(MD1L18, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[2]~2 at LABCELL_X27_Y37_N42
MD1L18 = ( MD1_rd_ptr[0] & ( !MD1_rd_ptr[2] $ (((!MD1L45) # (!MD1_rd_ptr[1]))) ) ) # ( !MD1_rd_ptr[0] & ( MD1_rd_ptr[2] ) );


--MD1_rd_ptr[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[3] at FF_X27_Y37_N47
--register power-up is low

MD1_rd_ptr[3] = DFFEAS(MD1L19, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[3]~3 at LABCELL_X27_Y37_N45
MD1L19 = ( MD1_rd_ptr[0] & ( !MD1_rd_ptr[3] $ (((!MD1_rd_ptr[1]) # ((!MD1L45) # (!MD1_rd_ptr[2])))) ) ) # ( !MD1_rd_ptr[0] & ( MD1_rd_ptr[3] ) );


--MD1_rd_ptr[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[4] at FF_X27_Y37_N2
--register power-up is low

MD1_rd_ptr[4] = DFFEAS(MD1L20, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add1~0 at LABCELL_X27_Y37_N54
MD1L6 = ( MD1_rd_ptr[0] & ( (MD1_rd_ptr[1] & (MD1_rd_ptr[2] & MD1_rd_ptr[3])) ) );


--MD1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[4]~4 at LABCELL_X27_Y37_N0
MD1L20 = !MD1_rd_ptr[4] $ (((!MD1L45) # (!MD1L6)));


--MD1_rd_ptr[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|rd_ptr[5] at FF_X27_Y37_N29
--register power-up is low

MD1_rd_ptr[5] = DFFEAS(MD1L21, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rd_ptr[5]~5 at LABCELL_X27_Y37_N27
MD1L21 = ( MD1L6 & ( !MD1_rd_ptr[5] $ (((!MD1_rd_ptr[4]) # (!MD1L45))) ) ) # ( !MD1L6 & ( MD1_rd_ptr[5] ) );


--AE1_src_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2] at FF_X23_Y25_N46
--register power-up is low

AE1_src_data[2] = DFFEAS(AE1L22, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2,  ,  ,  ,  );


--AE1_src_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1] at FF_X23_Y25_N37
--register power-up is low

AE1_src_data[1] = DFFEAS(AE1L20, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2,  ,  ,  ,  );


--AE1_src_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7] at FF_X23_Y25_N40
--register power-up is low

AE1_src_data[7] = DFFEAS(AE1L30, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2,  ,  ,  ,  );


--AE1_src_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6] at FF_X23_Y25_N7
--register power-up is low

AE1_src_data[6] = DFFEAS(AE1L28, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2,  ,  ,  ,  );


--AE1_src_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5] at FF_X23_Y25_N10
--register power-up is low

AE1_src_data[5] = DFFEAS(AE1L26, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2,  ,  ,  ,  );


--AE1_src_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4] at FF_X23_Y25_N13
--register power-up is low

AE1_src_data[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2, AE1_sink_data_buffer[4],  ,  , VCC);


--AE1_src_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3] at FF_X23_Y25_N16
--register power-up is low

AE1_src_data[3] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , GE1L2, AE1_sink_data_buffer[3],  ,  , VCC);


--MD1_empty is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|empty at FF_X27_Y37_N26
--register power-up is low

MD1_empty = DFFEAS(MD1L23, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Equal0~0 at LABCELL_X27_Y37_N57
MD1L7 = ( MD1_rd_ptr[0] & ( !MD1_rd_ptr[3] $ (!MD1_wr_ptr[3] $ (((MD1_rd_ptr[1] & MD1_rd_ptr[2])))) ) ) # ( !MD1_rd_ptr[0] & ( !MD1_rd_ptr[3] $ (!MD1_wr_ptr[3]) ) );


--MD1L12 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~0 at LABCELL_X27_Y37_N30
MD1L12 = ( MD1_rd_ptr[1] & ( (!MD1_wr_ptr[1] & (MD1_rd_ptr[0] & (!MD1_rd_ptr[2] $ (!MD1_wr_ptr[2])))) # (MD1_wr_ptr[1] & (!MD1_rd_ptr[0] & (!MD1_rd_ptr[2] $ (MD1_wr_ptr[2])))) ) ) # ( !MD1_rd_ptr[1] & ( (!MD1_wr_ptr[1] & (!MD1_rd_ptr[0] & (!MD1_rd_ptr[2] $ (MD1_wr_ptr[2])))) # (MD1_wr_ptr[1] & (MD1_rd_ptr[0] & (!MD1_rd_ptr[2] $ (MD1_wr_ptr[2])))) ) );


--MD1L13 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~1 at LABCELL_X27_Y37_N3
MD1L13 = ( MD1L12 & ( (MD1L45 & (!MD1L7 & (!MD1_rd_ptr[0] $ (!MD1_wr_ptr[0])))) ) );


--MD1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~2 at LABCELL_X27_Y37_N18
MD1L14 = ( MD1_rd_ptr[4] & ( MD1L6 & ( (MD1L13 & (!MD1_wr_ptr[4] & (!MD1_rd_ptr[5] $ (!MD1_wr_ptr[5])))) ) ) ) # ( !MD1_rd_ptr[4] & ( MD1L6 & ( (MD1L13 & (MD1_wr_ptr[4] & (!MD1_rd_ptr[5] $ (MD1_wr_ptr[5])))) ) ) ) # ( MD1_rd_ptr[4] & ( !MD1L6 & ( (MD1L13 & (MD1_wr_ptr[4] & (!MD1_rd_ptr[5] $ (MD1_wr_ptr[5])))) ) ) ) # ( !MD1_rd_ptr[4] & ( !MD1L6 & ( (MD1L13 & (!MD1_wr_ptr[4] & (!MD1_rd_ptr[5] $ (MD1_wr_ptr[5])))) ) ) );


--MD1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_valid~3 at LABCELL_X27_Y37_N9
MD1L15 = ( MD1_empty & ( !MD1L14 ) );


--MD10_mem_used[4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4] at FF_X43_Y45_N53
--register power-up is low

MD10_mem_used[4] = DFFEAS(MD10L1074, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1061,  ,  ,  ,  );


--MD10L1072 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~5 at LABCELL_X43_Y45_N48
MD10L1072 = ( MD10_mem_used[4] & ( (MD10_mem_used[6]) # (MD10_write) ) ) # ( !MD10_mem_used[4] & ( (!MD10_write & MD10_mem_used[6]) ) );


--MD10_mem_used[3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3] at FF_X43_Y45_N29
--register power-up is low

MD10_mem_used[3] = DFFEAS(MD10L1075, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1061,  ,  ,  ,  );


--MD10L1073 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~6 at LABCELL_X43_Y45_N18
MD10L1073 = ( MD10_mem_used[1] & ( (MD10_mem_used[3]) # (MD10_write) ) ) # ( !MD10_mem_used[1] & ( (!MD10_write & MD10_mem_used[3]) ) );


--JE1L282 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector38~0 at LABCELL_X30_Y39_N18
JE1L282 = ( JE1L508Q & ( JE1_state.GET_ADDR1 ) ) # ( !JE1L508Q & ( (JE1_first_trans) # (JE1_state.GET_ADDR1) ) );


--EE2_dreg[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4] at FF_X10_Y7_N22
--register power-up is low

EE2_dreg[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , EE2_dreg[3],  ,  , VCC);


--PD1L32 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~0 at LABCELL_X30_Y39_N36
PD1L32 = ( PD1L4 ) # ( !PD1L4 & ( (!PD1L34 & PD1_sent_channel_char) ) );


--CG1L23 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[15]~0 at MLABCELL_X39_Y47_N15
CG1L23 = ( MD10_mem[0][15] & ( ((MD10_mem[0][47] & MD10_mem[0][69])) # (MD10_mem[0][65]) ) ) # ( !MD10_mem[0][15] & ( (MD10_mem[0][47] & MD10_mem[0][69]) ) );


--CG1L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[15]~1 at MLABCELL_X47_Y45_N6
CG1L24 = ( MD11_mem[0][65] & ( NC1_f2h_RDATA[15] ) ) # ( !MD11_mem[0][65] & ( NC1_f2h_RDATA[15] & ( (MD11_mem[0][69] & NC1_f2h_RDATA[47]) ) ) ) # ( MD11_mem[0][65] & ( !NC1_f2h_RDATA[15] & ( (MD11_mem[0][69] & NC1_f2h_RDATA[47]) ) ) ) # ( !MD11_mem[0][65] & ( !NC1_f2h_RDATA[15] & ( (MD11_mem[0][69] & NC1_f2h_RDATA[47]) ) ) );


--CG1L25 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[15]~2 at MLABCELL_X39_Y43_N18
CG1L25 = ( CG1L23 & ( ((NC1_f2h_RVALID[0] & CG1L24)) # (WF1_write_rp_valid) ) ) # ( !CG1L23 & ( (NC1_f2h_RVALID[0] & CG1L24) ) );


--CG1L47 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[23]~3 at LABCELL_X37_Y45_N27
CG1L47 = ( MD10_mem[0][23] & ( ((MD10_mem[0][55] & MD10L151Q)) # (MD10_mem[0][66]) ) ) # ( !MD10_mem[0][23] & ( (MD10_mem[0][55] & MD10L151Q) ) );


--CG1L48 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[23]~4 at LABCELL_X50_Y45_N30
CG1L48 = ( NC1_f2h_RDATA[23] & ( MD11_mem[0][66] ) ) # ( !NC1_f2h_RDATA[23] & ( MD11_mem[0][66] & ( (MD11_mem[0][70] & NC1_f2h_RDATA[55]) ) ) ) # ( NC1_f2h_RDATA[23] & ( !MD11_mem[0][66] & ( (MD11_mem[0][70] & NC1_f2h_RDATA[55]) ) ) ) # ( !NC1_f2h_RDATA[23] & ( !MD11_mem[0][66] & ( (MD11_mem[0][70] & NC1_f2h_RDATA[55]) ) ) );


--CG1L49 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[23]~5 at MLABCELL_X39_Y43_N21
CG1L49 = ( CG1L48 & ( ((WF1_write_rp_valid & CG1L47)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L48 & ( (WF1_write_rp_valid & CG1L47) ) );


--CG1L71 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[31]~6 at LABCELL_X37_Y45_N48
CG1L71 = ( MD10_mem[0][63] & ( ((MD10_mem[0][31] & MD10_mem[0][67])) # (MD10_mem[0][71]) ) ) # ( !MD10_mem[0][63] & ( (MD10_mem[0][31] & MD10_mem[0][67]) ) );


--CG1L72 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[31]~7 at LABCELL_X50_Y45_N27
CG1L72 = ( MD11_mem[0][71] & ( ((NC1_f2h_RDATA[31] & MD11_mem[0][67])) # (NC1_f2h_RDATA[63]) ) ) # ( !MD11_mem[0][71] & ( (NC1_f2h_RDATA[31] & MD11_mem[0][67]) ) );


--CG1L73 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[31]~8 at MLABCELL_X39_Y43_N36
CG1L73 = ( NC1_f2h_RVALID[0] & ( CG1L71 & ( (CG1L72) # (WF1_write_rp_valid) ) ) ) # ( !NC1_f2h_RVALID[0] & ( CG1L71 & ( WF1_write_rp_valid ) ) ) # ( NC1_f2h_RVALID[0] & ( !CG1L71 & ( CG1L72 ) ) );


--CG1L20 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[14]~9 at LABCELL_X42_Y47_N45
CG1L20 = ( MD10_mem[0][14] & ( ((MD10_mem[0][69] & MD10_mem[0][46])) # (MD10_mem[0][65]) ) ) # ( !MD10_mem[0][14] & ( (MD10_mem[0][69] & MD10_mem[0][46]) ) );


--CG1L21 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[14]~10 at MLABCELL_X47_Y45_N27
CG1L21 = ( MD11_mem[0][65] & ( ((NC1_f2h_RDATA[46] & MD11_mem[0][69])) # (NC1_f2h_RDATA[14]) ) ) # ( !MD11_mem[0][65] & ( (NC1_f2h_RDATA[46] & MD11_mem[0][69]) ) );


--CG1L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[14]~11 at MLABCELL_X39_Y43_N15
CG1L22 = ( NC1_f2h_RVALID[0] & ( CG1L20 & ( (WF1_write_rp_valid) # (CG1L21) ) ) ) # ( !NC1_f2h_RVALID[0] & ( CG1L20 & ( WF1_write_rp_valid ) ) ) # ( NC1_f2h_RVALID[0] & ( !CG1L20 & ( CG1L21 ) ) );


--CG1L68 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[30]~12 at LABCELL_X37_Y45_N45
CG1L68 = ( MD10_mem[0][62] & ( ((MD10_mem[0][67] & MD10_mem[0][30])) # (MD10_mem[0][71]) ) ) # ( !MD10_mem[0][62] & ( (MD10_mem[0][67] & MD10_mem[0][30]) ) );


--CG1L69 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[30]~13 at LABCELL_X50_Y45_N6
CG1L69 = ( NC1_f2h_RDATA[62] & ( ((MD11_mem[0][67] & NC1_f2h_RDATA[30])) # (MD11_mem[0][71]) ) ) # ( !NC1_f2h_RDATA[62] & ( (MD11_mem[0][67] & NC1_f2h_RDATA[30]) ) );


--CG1L70 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[30]~14 at MLABCELL_X39_Y43_N0
CG1L70 = ( CG1L69 & ( ((WF1_write_rp_valid & CG1L68)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L69 & ( (WF1_write_rp_valid & CG1L68) ) );


--CG1L44 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[22]~15 at LABCELL_X37_Y45_N39
CG1L44 = ( MD10_mem[0][54] & ( ((MD10_mem[0][66] & MD10_mem[0][22])) # (MD10L151Q) ) ) # ( !MD10_mem[0][54] & ( (MD10_mem[0][66] & MD10_mem[0][22]) ) );


--CG1L45 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[22]~16 at LABCELL_X50_Y45_N0
CG1L45 = ( NC1_f2h_RDATA[22] & ( ((MD11_mem[0][70] & NC1_f2h_RDATA[54])) # (MD11_mem[0][66]) ) ) # ( !NC1_f2h_RDATA[22] & ( (MD11_mem[0][70] & NC1_f2h_RDATA[54]) ) );


--CG1L46 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[22]~17 at LABCELL_X40_Y43_N0
CG1L46 = ( WF1_write_rp_valid & ( ((NC1_f2h_RVALID[0] & CG1L45)) # (CG1L44) ) ) # ( !WF1_write_rp_valid & ( (NC1_f2h_RVALID[0] & CG1L45) ) );


--CG1L17 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[13]~18 at LABCELL_X42_Y47_N54
CG1L17 = (!MD10_mem[0][45] & (((MD10_mem[0][65] & MD10_mem[0][13])))) # (MD10_mem[0][45] & (((MD10_mem[0][65] & MD10_mem[0][13])) # (MD10_mem[0][69])));


--CG1L18 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[13]~19 at MLABCELL_X47_Y45_N21
CG1L18 = ( MD11_mem[0][65] & ( NC1_f2h_RDATA[13] ) ) # ( !MD11_mem[0][65] & ( NC1_f2h_RDATA[13] & ( (NC1_f2h_RDATA[45] & MD11_mem[0][69]) ) ) ) # ( MD11_mem[0][65] & ( !NC1_f2h_RDATA[13] & ( (NC1_f2h_RDATA[45] & MD11_mem[0][69]) ) ) ) # ( !MD11_mem[0][65] & ( !NC1_f2h_RDATA[13] & ( (NC1_f2h_RDATA[45] & MD11_mem[0][69]) ) ) );


--CG1L19 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[13]~20 at LABCELL_X40_Y43_N6
CG1L19 = (!WF1_write_rp_valid & (NC1_f2h_RVALID[0] & (CG1L18))) # (WF1_write_rp_valid & (((NC1_f2h_RVALID[0] & CG1L18)) # (CG1L17)));


--CG1L65 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[29]~21 at MLABCELL_X34_Y45_N6
CG1L65 = ( MD10_mem[0][29] & ( ((MD10_mem[0][61] & MD10_mem[0][71])) # (MD10_mem[0][67]) ) ) # ( !MD10_mem[0][29] & ( (MD10_mem[0][61] & MD10_mem[0][71]) ) );


--CG1L66 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[29]~22 at LABCELL_X50_Y45_N9
CG1L66 = ( NC1_f2h_RDATA[61] & ( ((MD11_mem[0][67] & NC1_f2h_RDATA[29])) # (MD11_mem[0][71]) ) ) # ( !NC1_f2h_RDATA[61] & ( (MD11_mem[0][67] & NC1_f2h_RDATA[29]) ) );


--CG1L67 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[29]~23 at MLABCELL_X39_Y43_N45
CG1L67 = ( NC1_f2h_RVALID[0] & ( CG1L66 ) ) # ( !NC1_f2h_RVALID[0] & ( CG1L66 & ( (CG1L65 & WF1_write_rp_valid) ) ) ) # ( NC1_f2h_RVALID[0] & ( !CG1L66 & ( (CG1L65 & WF1_write_rp_valid) ) ) ) # ( !NC1_f2h_RVALID[0] & ( !CG1L66 & ( (CG1L65 & WF1_write_rp_valid) ) ) );


--CG1L41 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[21]~24 at LABCELL_X33_Y47_N30
CG1L41 = (!MD10_mem[0][21] & (MD10_mem[0][70] & (MD10_mem[0][53]))) # (MD10_mem[0][21] & (((MD10_mem[0][70] & MD10_mem[0][53])) # (MD10_mem[0][66])));


--CG1L42 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[21]~25 at LABCELL_X50_Y45_N3
CG1L42 = ( NC1_f2h_RDATA[53] & ( ((MD11_mem[0][66] & NC1_f2h_RDATA[21])) # (MD11_mem[0][70]) ) ) # ( !NC1_f2h_RDATA[53] & ( (MD11_mem[0][66] & NC1_f2h_RDATA[21]) ) );


--CG1L43 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[21]~26 at MLABCELL_X39_Y43_N51
CG1L43 = ( CG1L42 & ( ((WF1_write_rp_valid & CG1L41)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L42 & ( (WF1_write_rp_valid & CG1L41) ) );


--CG1L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[12]~27 at LABCELL_X42_Y47_N18
CG1L14 = ( MD10_mem[0][12] & ( ((MD10_mem[0][69] & MD10_mem[0][44])) # (MD10_mem[0][65]) ) ) # ( !MD10_mem[0][12] & ( (MD10_mem[0][69] & MD10_mem[0][44]) ) );


--CG1L15 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[12]~28 at MLABCELL_X47_Y45_N36
CG1L15 = ( MD11_mem[0][65] & ( NC1_f2h_RDATA[12] ) ) # ( !MD11_mem[0][65] & ( NC1_f2h_RDATA[12] & ( (MD11_mem[0][69] & NC1_f2h_RDATA[44]) ) ) ) # ( MD11_mem[0][65] & ( !NC1_f2h_RDATA[12] & ( (MD11_mem[0][69] & NC1_f2h_RDATA[44]) ) ) ) # ( !MD11_mem[0][65] & ( !NC1_f2h_RDATA[12] & ( (MD11_mem[0][69] & NC1_f2h_RDATA[44]) ) ) );


--CG1L16 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[12]~29 at LABCELL_X40_Y43_N48
CG1L16 = ( CG1L14 & ( ((NC1_f2h_RVALID[0] & CG1L15)) # (WF1_write_rp_valid) ) ) # ( !CG1L14 & ( (NC1_f2h_RVALID[0] & CG1L15) ) );


--CG1L62 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[28]~30 at MLABCELL_X34_Y45_N9
CG1L62 = ( MD10_mem[0][60] & ( ((MD10_mem[0][67] & MD10_mem[0][28])) # (MD10_mem[0][71]) ) ) # ( !MD10_mem[0][60] & ( (MD10_mem[0][67] & MD10_mem[0][28]) ) );


--CG1L63 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[28]~31 at LABCELL_X50_Y45_N18
CG1L63 = ( NC1_f2h_RDATA[60] & ( ((MD11_mem[0][67] & NC1_f2h_RDATA[28])) # (MD11_mem[0][71]) ) ) # ( !NC1_f2h_RDATA[60] & ( (MD11_mem[0][67] & NC1_f2h_RDATA[28]) ) );


--CG1L64 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[28]~32 at LABCELL_X40_Y43_N54
CG1L64 = ( CG1L63 & ( ((CG1L62 & WF1_write_rp_valid)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L63 & ( (CG1L62 & WF1_write_rp_valid) ) );


--CG1L38 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[20]~33 at LABCELL_X33_Y47_N3
CG1L38 = ( MD10_mem[0][52] & ( MD10_mem[0][66] & ( (MD10_mem[0][70]) # (MD10_mem[0][20]) ) ) ) # ( !MD10_mem[0][52] & ( MD10_mem[0][66] & ( MD10_mem[0][20] ) ) ) # ( MD10_mem[0][52] & ( !MD10_mem[0][66] & ( MD10_mem[0][70] ) ) );


--CG1L39 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[20]~34 at LABCELL_X50_Y45_N12
CG1L39 = (!MD11_mem[0][70] & (MD11_mem[0][66] & ((NC1_f2h_RDATA[20])))) # (MD11_mem[0][70] & (((MD11_mem[0][66] & NC1_f2h_RDATA[20])) # (NC1_f2h_RDATA[52])));


--CG1L40 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[20]~35 at LABCELL_X40_Y43_N57
CG1L40 = ( CG1L39 & ( ((CG1L38 & WF1_write_rp_valid)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L39 & ( (CG1L38 & WF1_write_rp_valid) ) );


--CG1L11 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[11]~36 at LABCELL_X42_Y47_N21
CG1L11 = ( MD10_mem[0][11] & ( ((MD10_mem[0][69] & MD10_mem[0][43])) # (MD10_mem[0][65]) ) ) # ( !MD10_mem[0][11] & ( (MD10_mem[0][69] & MD10_mem[0][43]) ) );


--CG1L12 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[11]~37 at MLABCELL_X47_Y45_N57
CG1L12 = ( NC1_f2h_RDATA[43] & ( ((NC1_f2h_RDATA[11] & MD11_mem[0][65])) # (MD11_mem[0][69]) ) ) # ( !NC1_f2h_RDATA[43] & ( (NC1_f2h_RDATA[11] & MD11_mem[0][65]) ) );


--CG1L13 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[11]~38 at MLABCELL_X39_Y43_N30
CG1L13 = ( CG1L12 & ( ((WF1_write_rp_valid & CG1L11)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L12 & ( (WF1_write_rp_valid & CG1L11) ) );


--CG1L59 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[27]~39 at MLABCELL_X34_Y45_N24
CG1L59 = ( MD10_mem[0][27] & ( ((MD10_mem[0][71] & MD10_mem[0][59])) # (MD10_mem[0][67]) ) ) # ( !MD10_mem[0][27] & ( (MD10_mem[0][71] & MD10_mem[0][59]) ) );


--CG1L60 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[27]~40 at LABCELL_X50_Y45_N21
CG1L60 = (!MD11_mem[0][71] & (MD11_mem[0][67] & ((NC1_f2h_RDATA[27])))) # (MD11_mem[0][71] & (((MD11_mem[0][67] & NC1_f2h_RDATA[27])) # (NC1_f2h_RDATA[59])));


--CG1L61 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[27]~41 at MLABCELL_X39_Y43_N33
CG1L61 = ( CG1L59 & ( ((NC1_f2h_RVALID[0] & CG1L60)) # (WF1_write_rp_valid) ) ) # ( !CG1L59 & ( (NC1_f2h_RVALID[0] & CG1L60) ) );


--CG1L35 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[19]~42 at LABCELL_X33_Y47_N57
CG1L35 = ( MD10_mem[0][51] & ( MD10_mem[0][66] & ( (MD10_mem[0][70]) # (MD10_mem[0][19]) ) ) ) # ( !MD10_mem[0][51] & ( MD10_mem[0][66] & ( MD10_mem[0][19] ) ) ) # ( MD10_mem[0][51] & ( !MD10_mem[0][66] & ( MD10_mem[0][70] ) ) );


--CG1L36 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[19]~43 at LABCELL_X42_Y45_N15
CG1L36 = ( MD11_mem[0][70] & ( ((MD11_mem[0][66] & NC1_f2h_RDATA[19])) # (NC1_f2h_RDATA[51]) ) ) # ( !MD11_mem[0][70] & ( (MD11_mem[0][66] & NC1_f2h_RDATA[19]) ) );


--CG1L37 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[19]~44 at MLABCELL_X39_Y43_N48
CG1L37 = ( CG1L36 & ( ((WF1_write_rp_valid & CG1L35)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L36 & ( (WF1_write_rp_valid & CG1L35) ) );


--CG1L8 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[10]~45 at LABCELL_X42_Y47_N36
CG1L8 = (!MD10_mem[0][10] & (MD10_mem[0][69] & ((MD10_mem[0][42])))) # (MD10_mem[0][10] & (((MD10_mem[0][69] & MD10_mem[0][42])) # (MD10_mem[0][65])));


--CG1L9 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[10]~46 at MLABCELL_X47_Y45_N12
CG1L9 = ( MD11_mem[0][65] & ( NC1_f2h_RDATA[42] & ( (NC1_f2h_RDATA[10]) # (MD11_mem[0][69]) ) ) ) # ( !MD11_mem[0][65] & ( NC1_f2h_RDATA[42] & ( MD11_mem[0][69] ) ) ) # ( MD11_mem[0][65] & ( !NC1_f2h_RDATA[42] & ( NC1_f2h_RDATA[10] ) ) );


--CG1L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[10]~47 at LABCELL_X40_Y43_N9
CG1L10 = ( CG1L8 & ( ((NC1_f2h_RVALID[0] & CG1L9)) # (WF1_write_rp_valid) ) ) # ( !CG1L8 & ( (NC1_f2h_RVALID[0] & CG1L9) ) );


--CG1L56 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[26]~48 at MLABCELL_X34_Y45_N27
CG1L56 = ( MD10_mem[0][58] & ( ((MD10_mem[0][67] & MD10_mem[0][26])) # (MD10_mem[0][71]) ) ) # ( !MD10_mem[0][58] & ( (MD10_mem[0][67] & MD10_mem[0][26]) ) );


--CG1L57 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[26]~49 at LABCELL_X50_Y45_N54
CG1L57 = ( NC1_f2h_RDATA[58] & ( ((MD11_mem[0][67] & NC1_f2h_RDATA[26])) # (MD11_mem[0][71]) ) ) # ( !NC1_f2h_RDATA[58] & ( (MD11_mem[0][67] & NC1_f2h_RDATA[26]) ) );


--CG1L58 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[26]~50 at LABCELL_X40_Y43_N18
CG1L58 = (!WF1_write_rp_valid & (NC1_f2h_RVALID[0] & (CG1L57))) # (WF1_write_rp_valid & (((NC1_f2h_RVALID[0] & CG1L57)) # (CG1L56)));


--CG1L32 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[18]~51 at LABCELL_X33_Y47_N9
CG1L32 = ( MD10_mem[0][66] & ( ((MD10_mem[0][70] & MD10_mem[0][50])) # (MD10_mem[0][18]) ) ) # ( !MD10_mem[0][66] & ( (MD10_mem[0][70] & MD10_mem[0][50]) ) );


--CG1L33 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[18]~52 at LABCELL_X50_Y45_N15
CG1L33 = ( NC1_f2h_RDATA[18] & ( ((MD11_mem[0][70] & NC1_f2h_RDATA[50])) # (MD11_mem[0][66]) ) ) # ( !NC1_f2h_RDATA[18] & ( (MD11_mem[0][70] & NC1_f2h_RDATA[50]) ) );


--CG1L34 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[18]~53 at LABCELL_X40_Y43_N21
CG1L34 = ( CG1L33 & ( ((WF1_write_rp_valid & CG1L32)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L33 & ( (WF1_write_rp_valid & CG1L32) ) );


--CG1L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[9]~54 at LABCELL_X42_Y47_N9
CG1L5 = ( MD10_mem[0][65] & ( ((MD10_mem[0][69] & MD10_mem[0][41])) # (MD10_mem[0][9]) ) ) # ( !MD10_mem[0][65] & ( (MD10_mem[0][69] & MD10_mem[0][41]) ) );


--CG1L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[9]~55 at MLABCELL_X47_Y45_N45
CG1L6 = ( MD11_mem[0][65] & ( NC1_f2h_RDATA[9] ) ) # ( !MD11_mem[0][65] & ( NC1_f2h_RDATA[9] & ( (NC1_f2h_RDATA[41] & MD11_mem[0][69]) ) ) ) # ( MD11_mem[0][65] & ( !NC1_f2h_RDATA[9] & ( (NC1_f2h_RDATA[41] & MD11_mem[0][69]) ) ) ) # ( !MD11_mem[0][65] & ( !NC1_f2h_RDATA[9] & ( (NC1_f2h_RDATA[41] & MD11_mem[0][69]) ) ) );


--CG1L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[9]~56 at LABCELL_X40_Y43_N42
CG1L7 = ( CG1L5 & ( ((NC1_f2h_RVALID[0] & CG1L6)) # (WF1_write_rp_valid) ) ) # ( !CG1L5 & ( (NC1_f2h_RVALID[0] & CG1L6) ) );


--CG1L53 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[25]~57 at MLABCELL_X34_Y45_N18
CG1L53 = (!MD10_mem[0][71] & (MD10_mem[0][67] & (MD10_mem[0][25]))) # (MD10_mem[0][71] & (((MD10_mem[0][67] & MD10_mem[0][25])) # (MD10_mem[0][57])));


--CG1L54 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[25]~58 at LABCELL_X50_Y45_N57
CG1L54 = ( NC1_f2h_RDATA[25] & ( ((MD11_mem[0][71] & NC1_f2h_RDATA[57])) # (MD11_mem[0][67]) ) ) # ( !NC1_f2h_RDATA[25] & ( (MD11_mem[0][71] & NC1_f2h_RDATA[57]) ) );


--CG1L55 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[25]~59 at LABCELL_X40_Y43_N45
CG1L55 = ( CG1L53 & ( ((NC1_f2h_RVALID[0] & CG1L54)) # (WF1_write_rp_valid) ) ) # ( !CG1L53 & ( (NC1_f2h_RVALID[0] & CG1L54) ) );


--CG1L29 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[17]~60 at LABCELL_X36_Y47_N24
CG1L29 = ( MD10L151Q & ( MD10_mem[0][17] & ( (MD10_mem[0][66]) # (MD10_mem[0][49]) ) ) ) # ( !MD10L151Q & ( MD10_mem[0][17] & ( MD10_mem[0][66] ) ) ) # ( MD10L151Q & ( !MD10_mem[0][17] & ( MD10_mem[0][49] ) ) );


--CG1L30 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[17]~61 at LABCELL_X50_Y45_N51
CG1L30 = ( NC1_f2h_RDATA[49] & ( NC1_f2h_RDATA[17] & ( (MD11_mem[0][70]) # (MD11_mem[0][66]) ) ) ) # ( !NC1_f2h_RDATA[49] & ( NC1_f2h_RDATA[17] & ( MD11_mem[0][66] ) ) ) # ( NC1_f2h_RDATA[49] & ( !NC1_f2h_RDATA[17] & ( MD11_mem[0][70] ) ) );


--CG1L31 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[17]~62 at LABCELL_X40_Y43_N39
CG1L31 = ( CG1L30 & ( CG1L29 & ( (WF1_write_rp_valid) # (NC1_f2h_RVALID[0]) ) ) ) # ( !CG1L30 & ( CG1L29 & ( WF1_write_rp_valid ) ) ) # ( CG1L30 & ( !CG1L29 & ( NC1_f2h_RVALID[0] ) ) );


--AF4L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~4 at LABCELL_X36_Y40_N42
AF4L105 = ( !NC1_h2f_lw_AWSIZE[2] & ( NC1_h2f_lw_AWSIZE[0] & ( NC1_h2f_lw_AWSIZE[1] ) ) );


--LF3_src_data[73] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[73] at LABCELL_X40_Y40_N15
LF3_src_data[73] = ( NE2L52 & ( ((LF3_saved_grant[1] & NE2L58)) # (LF3_saved_grant[0]) ) ) # ( !NE2L52 & ( (LF3_saved_grant[1] & NE2L58) ) );


--CF4_in_burstwrap_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] at FF_X40_Y40_N17
--register power-up is low

CF4_in_burstwrap_reg[3] = DFFEAS(LF3_src_data[73], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_int_nxt_addr_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] at FF_X40_Y40_N8
--register power-up is low

CF4_int_nxt_addr_reg[3] = DFFEAS(CF4L141, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L67 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 at LABCELL_X40_Y40_N48
CF4L67 = ( CF4L128Q & ( NC1_h2f_lw_ARADDR[3] & ( ((LF3_saved_grant[0] & AF4L153)) # (LF3_saved_grant[1]) ) ) ) # ( !CF4L128Q & ( NC1_h2f_lw_ARADDR[3] & ( !CF4L68 ) ) ) # ( CF4L128Q & ( !NC1_h2f_lw_ARADDR[3] & ( (LF3_saved_grant[0] & AF4L153) ) ) ) # ( !CF4L128Q & ( !NC1_h2f_lw_ARADDR[3] & ( !CF4L68 ) ) );


--LF3_src_data[72] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[72] at LABCELL_X40_Y40_N18
LF3_src_data[72] = ( NE2L60 & ( ((LF3_saved_grant[0] & NE2L53)) # (LF3_saved_grant[1]) ) ) # ( !NE2L60 & ( (LF3_saved_grant[0] & NE2L53) ) );


--CF4_in_burstwrap_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] at FF_X40_Y40_N19
--register power-up is low

CF4_in_burstwrap_reg[2] = DFFEAS(LF3_src_data[72], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_int_nxt_addr_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] at FF_X40_Y40_N26
--register power-up is low

CF4_int_nxt_addr_reg[2] = DFFEAS(CF4L137, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 at LABCELL_X40_Y40_N42
CF4L65 = ( LF3_saved_grant[1] & ( AF4L152 & ( (!CF4L128Q & (((!CF4L66)))) # (CF4L128Q & (((LF3_saved_grant[0])) # (NC1_h2f_lw_ARADDR[2]))) ) ) ) # ( !LF3_saved_grant[1] & ( AF4L152 & ( (!CF4L128Q & ((!CF4L66))) # (CF4L128Q & (LF3_saved_grant[0])) ) ) ) # ( LF3_saved_grant[1] & ( !AF4L152 & ( (!CF4L128Q & ((!CF4L66))) # (CF4L128Q & (NC1_h2f_lw_ARADDR[2])) ) ) ) # ( !LF3_saved_grant[1] & ( !AF4L152 & ( (!CF4L66 & !CF4L128Q) ) ) );


--CF2_nxt_addr[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] at LABCELL_X36_Y37_N36
CF2_nxt_addr[2] = ( NE2L30 & ( CF2L103 & ( (!CF2_new_burst_reg) # ((!LF1_saved_grant[1]) # ((CF2L104 & NC1_h2f_lw_ARBURST[1]))) ) ) ) # ( !NE2L30 & ( CF2L103 & ( ((!CF2_new_burst_reg) # ((!NC1_h2f_lw_ARBURST[1]) # (!LF1_saved_grant[1]))) # (CF2L104) ) ) );


--CF2_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] at FF_X36_Y37_N35
--register power-up is low

CF2_int_byte_cnt_narrow_reg[2] = DFFEAS(CF2L24, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--LF2L34 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~0 at LABCELL_X45_Y41_N48
LF2L34 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[0] ) );


--CF3_int_byte_cnt_narrow_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] at FF_X39_Y39_N59
--register power-up is low

CF3_int_byte_cnt_narrow_reg[3] = DFFEAS(CF3L39, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--NE2L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~1 at LABCELL_X36_Y36_N48
NE2L46 = (NC1_h2f_lw_ARSIZE[0] & (NC1_h2f_lw_ARSIZE[1] & !NC1_h2f_lw_ARSIZE[2]));


--AF4L113 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector17~1 at LABCELL_X37_Y40_N0
AF4L113 = ( AF4L62 & ( AF4L86 & ( (((!AF4L112 & NC1_h2f_lw_AWBURST[1])) # (NC1_h2f_lw_AWBURST[0])) # (AF4L153) ) ) ) # ( !AF4L62 & ( AF4L86 & ( (!NC1_h2f_lw_AWBURST[0] & (((!AF4L112 & NC1_h2f_lw_AWBURST[1])) # (AF4L153))) ) ) ) # ( AF4L62 & ( !AF4L86 & ( ((AF4L153 & ((!NC1_h2f_lw_AWBURST[1]) # (AF4L112)))) # (NC1_h2f_lw_AWBURST[0]) ) ) ) # ( !AF4L62 & ( !AF4L86 & ( (AF4L153 & (!NC1_h2f_lw_AWBURST[0] & ((!NC1_h2f_lw_AWBURST[1]) # (AF4L112)))) ) ) );


--CF3_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] at FF_X39_Y39_N50
--register power-up is low

CF3_int_byte_cnt_narrow_reg[2] = DFFEAS(CF3L40, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--AF4L106 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~5 at LABCELL_X36_Y40_N15
AF4L106 = ( !NC1_h2f_lw_AWSIZE[2] & ( !NC1_h2f_lw_AWSIZE[0] & ( NC1_h2f_lw_AWSIZE[1] ) ) );


--NE2L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~2 at LABCELL_X36_Y36_N51
NE2L47 = (!NC1_h2f_lw_ARSIZE[0] & (NC1_h2f_lw_ARSIZE[1] & !NC1_h2f_lw_ARSIZE[2]));


--AF4L114 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector18~0 at LABCELL_X37_Y40_N18
AF4L114 = ( AF4L90 & ( NC1_h2f_lw_AWBURST[1] & ( (!NC1_h2f_lw_AWBURST[0] & ((!NE2L50) # ((AF4L152)))) # (NC1_h2f_lw_AWBURST[0] & (((AF4L66)))) ) ) ) # ( !AF4L90 & ( NC1_h2f_lw_AWBURST[1] & ( (!NC1_h2f_lw_AWBURST[0] & (NE2L50 & ((AF4L152)))) # (NC1_h2f_lw_AWBURST[0] & (((AF4L66)))) ) ) ) # ( AF4L90 & ( !NC1_h2f_lw_AWBURST[1] & ( (!NC1_h2f_lw_AWBURST[0] & ((AF4L152))) # (NC1_h2f_lw_AWBURST[0] & (AF4L66)) ) ) ) # ( !AF4L90 & ( !NC1_h2f_lw_AWBURST[1] & ( (!NC1_h2f_lw_AWBURST[0] & ((AF4L152))) # (NC1_h2f_lw_AWBURST[0] & (AF4L66)) ) ) );


--LF2L35 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~1 at LABCELL_X45_Y41_N45
LF2L35 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[1] ) );


--LF2L36 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~2 at LABCELL_X50_Y39_N36
LF2L36 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[2] ) );


--LF2L37 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~3 at LABCELL_X45_Y41_N3
LF2L37 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[3]);


--LF2L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~4 at LABCELL_X45_Y41_N6
LF2L38 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[4]);


--LF2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~5 at LABCELL_X45_Y41_N9
LF2L39 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[5]);


--LF2L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~6 at LABCELL_X50_Y38_N15
LF2L40 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[6] ) );


--LF2L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~7 at LABCELL_X45_Y41_N27
LF2L41 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[7]);


--LF2L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~8 at LABCELL_X50_Y39_N54
LF2L42 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[8]);


--LF2L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~9 at LABCELL_X50_Y39_N57
LF2L43 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[9]);


--LF2L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~10 at LABCELL_X45_Y41_N24
LF2L44 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[10]);


--LF2L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~11 at LABCELL_X50_Y38_N42
LF2L45 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[11] ) );


--LF2L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~12 at LABCELL_X50_Y39_N24
LF2L46 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[12] ) );


--LF2L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~13 at LABCELL_X50_Y38_N51
LF2L47 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[13] ) );


--LF2L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~14 at LABCELL_X45_Y41_N0
LF2L48 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[14]);


--LF2L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~15 at LABCELL_X50_Y38_N30
LF2L49 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[15] ) );


--LF2L50 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~16 at LABCELL_X50_Y39_N18
LF2L50 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[16]);


--LF2L51 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~17 at LABCELL_X50_Y39_N21
LF2L51 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[17]);


--LF2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~18 at LABCELL_X46_Y41_N54
LF2L52 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[18]);


--LF2L53 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~19 at LABCELL_X50_Y39_N51
LF2L53 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[19]);


--LF2L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~20 at LABCELL_X50_Y39_N42
LF2L54 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[20]);


--LF2L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~21 at LABCELL_X50_Y39_N45
LF2L55 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[21]);


--LF2L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~22 at LABCELL_X50_Y39_N12
LF2L56 = ( NC1_h2f_lw_WDATA[22] & ( LF2_saved_grant[0] ) );


--LF2L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~23 at LABCELL_X50_Y38_N36
LF2L57 = ( LF2_saved_grant[0] & ( NC1_h2f_lw_WDATA[23] ) );


--LF2L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~24 at LABCELL_X50_Y39_N6
LF2L58 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[24]);


--LF2L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~25 at LABCELL_X50_Y39_N9
LF2L59 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[25]);


--LF2L60 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~26 at LABCELL_X50_Y39_N3
LF2L60 = ( NC1_h2f_lw_WDATA[26] & ( LF2_saved_grant[0] ) );


--LF2L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~27 at LABCELL_X50_Y38_N21
LF2L61 = ( NC1_h2f_lw_WDATA[27] & ( LF2_saved_grant[0] ) );


--LF2L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~28 at LABCELL_X50_Y39_N33
LF2L62 = ( NC1_h2f_lw_WDATA[28] & ( LF2_saved_grant[0] ) );


--LF2L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~29 at LABCELL_X45_Y41_N18
LF2L63 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[29]);


--LF2L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~30 at LABCELL_X45_Y41_N21
LF2L64 = (LF2_saved_grant[0] & NC1_h2f_lw_WDATA[30]);


--LF2L65 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_payload~31 at LABCELL_X50_Y39_N48
LF2L65 = ( NC1_h2f_lw_WDATA[31] & ( LF2_saved_grant[0] ) );


--NE1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~0 at MLABCELL_X47_Y49_N36
NE1L40 = ( NC1_h2f_AWSIZE[1] & ( (!NC1_h2f_AWSIZE[2] & !NC1_h2f_AWSIZE[0]) ) );


--AF1L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|LessThan2~0 at MLABCELL_X47_Y49_N21
AF1L25 = ( NC1_h2f_AWSIZE[1] & ( (NC1_h2f_AWSIZE[2]) # (NC1_h2f_AWSIZE[0]) ) ) # ( !NC1_h2f_AWSIZE[1] & ( NC1_h2f_AWSIZE[2] ) );


--ME1L62 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~8 at MLABCELL_X47_Y50_N57
ME1L62 = ( ME1_saved_grant[0] & ( !NC1_h2f_AWBURST[1] ) );


--ME1L34 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~4 at MLABCELL_X47_Y50_N12
ME1L34 = ( NE1L1 & ( NE1L46 & ( (!ME1L61 & !ME1L32) ) ) ) # ( !NE1L1 & ( NE1L46 & ( (!ME1L61 & !ME1L32) ) ) ) # ( NE1L1 & ( !NE1L46 & ( (!ME1L61 & !ME1L32) ) ) ) # ( !NE1L1 & ( !NE1L46 & ( (!ME1L32 & ((!ME1L61) # ((!NC1_h2f_AWSIZE[2] & !NC1_h2f_AWLEN[3])))) ) ) );


--ME1L35 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~5 at MLABCELL_X47_Y50_N42
ME1L35 = ( NE1L23 & ( NE1L11 & ( ((!ME1L34) # ((ME1L62) # (ME1L60))) # (ME1L31) ) ) ) # ( !NE1L23 & ( NE1L11 & ( ((!ME1L34) # (ME1L62)) # (ME1L31) ) ) ) # ( NE1L23 & ( !NE1L11 & ( ((!ME1L34) # (ME1L60)) # (ME1L31) ) ) ) # ( !NE1L23 & ( !NE1L11 & ( (!ME1L34) # (ME1L31) ) ) );


--CF1L81 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 at LABCELL_X43_Y50_N6
CF1L81 = ( CF1_out_valid_reg & ( (PE1L3 & ((!CF1_state.ST_COMP_TRANS) # (CF1_new_burst_reg))) ) ) # ( !CF1_out_valid_reg );


--MD2_mem[0][37] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][37] at FF_X43_Y48_N43
--register power-up is low

MD2_mem[0][37] = DFFEAS(MD2L5, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1,  ,  ,  ,  );


--BF1L21 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Decoder0~1 at LABCELL_X43_Y48_N12
BF1L21 = (MD2_mem[0][88] & !MD2_mem[0][89]);


--BF1_burst_uncompress_address_offset[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X42_Y50_N31
--register power-up is low

BF1_burst_uncompress_address_offset[1] = DFFEAS(BF1_p1_burst_uncompress_address_offset[1], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--CF1_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] at FF_X46_Y50_N26
--register power-up is low

CF1_int_byte_cnt_narrow_reg[2] = DFFEAS(CF1L73, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--NE1L43 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder1~0 at LABCELL_X46_Y49_N6
NE1L43 = ( !NC1_h2f_ARSIZE[0] & ( !NC1_h2f_ARSIZE[2] & ( NC1_h2f_ARSIZE[1] ) ) );


--CF1L149 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0 at LABCELL_X46_Y50_N54
CF1L149 = ( CF1_in_burstwrap_reg[2] & ( (CF1_new_burst_reg & (!ME1L35 & RE2L54)) ) ) # ( !CF1_in_burstwrap_reg[2] & ( (!CF1_new_burst_reg & (((CF1_int_nxt_addr_reg[2])))) # (CF1_new_burst_reg & (!ME1L35 & (RE2L54))) ) );


--YD1L340 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~4 at LABCELL_X7_Y6_N39
YD1L340 = ( YD1_dr_control[4] & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) );


--YD1L393 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~21 at MLABCELL_X8_Y5_N51
YD1L393 = ( FE1L39 & ( FE1_full1 & ( (!YD1L387 & !YD1L370) ) ) ) # ( !FE1L39 & ( FE1_full1 & ( (!YD1L387 & (((!YD1L370) # (YD1L371)) # (YD1L372))) ) ) ) # ( FE1L39 & ( !FE1_full1 & ( (!YD1L387 & !YD1L370) ) ) ) # ( !FE1L39 & ( !FE1_full1 & ( (!YD1L387 & !YD1L370) ) ) );


--YD1_dr_data_out[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4] at FF_X9_Y6_N43
--register power-up is low

YD1_dr_data_out[4] = DFFEAS(YD1L398, A1L5722,  ,  , YD1L365,  ,  ,  ,  );


--YD1L341 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~5 at LABCELL_X7_Y6_N21
YD1L341 = ( YD1_dr_control[8] & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) );


--YD1L342 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~6 at LABCELL_X7_Y6_N18
YD1L342 = ( YD1_dr_control[7] & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) );


--YD1L343 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~7 at LABCELL_X7_Y6_N51
YD1L343 = ( YD1_dr_control[6] & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) );


--YD1L344 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control~8 at LABCELL_X7_Y6_N48
YD1L344 = ( YD1_dr_control[5] & ( (L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & T1_state[4])) ) );


--EE1_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 at FF_X9_Y6_N58
--register power-up is low

EE1_din_s1 = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , ZD1_in_data_toggle,  ,  , VCC);


--BE1_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1 at FF_X10_Y7_N49
--register power-up is low

BE1_din_s1 = DFFEAS(BE1L2, A1L5722, HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YD1L467 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~1 at LABCELL_X4_Y7_N6
YD1L467 = ( YD1L459 & ( ((!YD1L462Q) # ((!L1_splitter_nodes_receive_0[3]) # (!T1_state[4]))) # (R1_virtual_ir_scan_reg) ) ) # ( !YD1L459 );


--YD1L460 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~2 at LABCELL_X4_Y7_N21
YD1L460 = ( L1_splitter_nodes_receive_0[3] & ( (!R1_irf_reg[1][2] & (!R1_irf_reg[1][1] & (!R1_virtual_ir_scan_reg & !R1_irf_reg[1][0]))) ) );


--YD1L461 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3 at LABCELL_X4_Y7_N57
YD1L461 = ( YD1_write_state.ST_BYPASS & ( (YD1L460 & (((T1_state[4] & !YD1_write_state.ST_WRITE_DATA)) # (T1_state[3]))) ) ) # ( !YD1_write_state.ST_BYPASS & ( (YD1L460 & T1_state[3]) ) );


--YD1L468 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~4 at MLABCELL_X3_Y3_N0
YD1L468 = ( YD1L462Q & ( R1_virtual_ir_scan_reg ) ) # ( !YD1L462Q & ( R1_virtual_ir_scan_reg ) ) # ( YD1L462Q & ( !R1_virtual_ir_scan_reg & ( (!L1_splitter_nodes_receive_0[3]) # ((!YD1L459) # ((!T1_state[4]) # (YD1_header_in_bit_counter[1]))) ) ) ) # ( !YD1L462Q & ( !R1_virtual_ir_scan_reg & ( (!L1_splitter_nodes_receive_0[3]) # ((!YD1L459) # ((!T1_state[4]) # (!YD1_header_in_bit_counter[1]))) ) ) );


--YD1L708 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~18 at LABCELL_X4_Y3_N12
YD1L708 = ( YD1L705 & ( YD1L703 & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) ) ) # ( !YD1L705 & ( YD1L703 & ( (!R1_virtual_ir_scan_reg & (YD1L704 & (L1_splitter_nodes_receive_0[3] & T1_state[4]))) ) ) ) # ( YD1L705 & ( !YD1L703 & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) ) );


--YD1L709 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19 at LABCELL_X7_Y6_N45
YD1L709 = ( !YD1_offset[6] & ( !YD1_offset[3] & ( (!YD1_offset[4] & (YD1L702 & (!YD1_offset[7] & !YD1_offset[5]))) ) ) );


--YD1L710 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~20 at LABCELL_X4_Y3_N42
YD1L710 = ( YD1_write_state.ST_BYPASS & ( YD1L708 & ( (!YD1L280 & YD1_write_state.ST_HEADER_1) ) ) ) # ( !YD1_write_state.ST_BYPASS & ( YD1L708 & ( (YD1_write_state.ST_HEADER_1) # (YD1L280) ) ) ) # ( YD1_write_state.ST_BYPASS & ( !YD1L708 & ( (!YD1L280 & (YD1_write_state.ST_HEADER_1)) # (YD1L280 & ((!WD1_virtual_state_cdr & (YD1_write_state.ST_HEADER_1)) # (WD1_virtual_state_cdr & ((YD1L709))))) ) ) ) # ( !YD1_write_state.ST_BYPASS & ( !YD1L708 & ( (!YD1L280 & (YD1_write_state.ST_HEADER_1)) # (YD1L280 & ((!WD1_virtual_state_cdr & (YD1_write_state.ST_HEADER_1)) # (WD1_virtual_state_cdr & ((YD1L709))))) ) ) );


--YD1L33 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add1~0 at MLABCELL_X3_Y3_N6
YD1L33 = ( YD1_header_in_bit_counter[2] & ( (!YD1L462Q & !YD1_header_in_bit_counter[1]) ) ) # ( !YD1_header_in_bit_counter[2] & ( (YD1_header_in_bit_counter[1]) # (YD1L462Q) ) );


--YD1L469 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~5 at MLABCELL_X3_Y2_N21
YD1L469 = ( T1_state[4] & ( YD1L459 & ( ((!L1_splitter_nodes_receive_0[3]) # (!YD1L33)) # (R1_virtual_ir_scan_reg) ) ) ) # ( !T1_state[4] & ( YD1L459 ) ) # ( T1_state[4] & ( !YD1L459 ) ) # ( !T1_state[4] & ( !YD1L459 ) );


--YD1L34 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add1~1 at MLABCELL_X3_Y2_N12
YD1L34 = ( YD1_header_in_bit_counter[2] & ( !YD1_header_in_bit_counter[3] ) ) # ( !YD1_header_in_bit_counter[2] & ( !YD1_header_in_bit_counter[3] $ (((!YD1_header_in_bit_counter[0] & !YD1_header_in_bit_counter[1]))) ) );


--YD1L470 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~6 at MLABCELL_X3_Y2_N3
YD1L470 = ( T1_state[4] & ( YD1L34 & ( (!L1_splitter_nodes_receive_0[3]) # ((!YD1L459) # (R1_virtual_ir_scan_reg)) ) ) ) # ( !T1_state[4] & ( YD1L34 ) ) # ( T1_state[4] & ( !YD1L34 ) ) # ( !T1_state[4] & ( !YD1L34 ) );


--YD1L454 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0 at LABCELL_X4_Y3_N0
YD1L454 = ( !YD1_write_state.ST_WRITE_DATA & ( (YD1_write_state.ST_BYPASS & (YD1L280 & WD1L3)) ) );


--YD1L711 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~21 at LABCELL_X4_Y3_N18
YD1L711 = ( YD1L708 & ( (YD1_write_state.ST_BYPASS) # (YD1L280) ) ) # ( !YD1L708 & ( (!YD1L280 & (((YD1_write_state.ST_BYPASS)))) # (YD1L280 & ((!WD1_virtual_state_cdr & ((YD1_write_state.ST_BYPASS))) # (WD1_virtual_state_cdr & (YD1L709)))) ) );


--YD1L712 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~22 at LABCELL_X4_Y2_N45
YD1L712 = ( YD1L704 & ( YD1_write_state.ST_HEADER_2 & ( (WD1L3 & ((YD1L705) # (YD1L703))) ) ) ) # ( !YD1L704 & ( YD1_write_state.ST_HEADER_2 & ( (WD1L3 & YD1L705) ) ) );


--YD1L309 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0 at LABCELL_X7_Y2_N39
YD1L309 = ( T1_state[4] & ( R1_virtual_ir_scan_reg ) ) # ( !T1_state[4] & ( R1_virtual_ir_scan_reg ) ) # ( T1_state[4] & ( !R1_virtual_ir_scan_reg & ( (!L1_splitter_nodes_receive_0[3]) # (YD1_write_state.ST_BYPASS) ) ) ) # ( !T1_state[4] & ( !R1_virtual_ir_scan_reg ) );


--YD1L305 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1 at LABCELL_X4_Y3_N21
YD1L305 = ( WD1_virtual_state_cdr & ( YD1L280 ) ) # ( !WD1_virtual_state_cdr & ( (YD1L280 & (WD1L3 & !YD1_write_state.ST_BYPASS)) ) );


--PD1_out_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[0] at FF_X30_Y38_N38
--register power-up is low

PD1_out_data[0] = DFFEAS(PD1L19, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--ZD1_take_in_data is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data at LABCELL_X10_Y7_N45
ZD1_take_in_data = ( EE2_dreg[6] & ( (PD1_out_valid & ZD1_in_data_toggle) ) ) # ( !EE2_dreg[6] & ( (PD1_out_valid & !ZD1_in_data_toggle) ) );


--PD1_out_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[2] at FF_X30_Y38_N5
--register power-up is low

PD1_out_data[2] = DFFEAS(PD1L21, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_out_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[1] at FF_X30_Y38_N55
--register power-up is low

PD1_out_data[1] = DFFEAS(PD1L22, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_out_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[4] at FF_X30_Y39_N40
--register power-up is low

PD1_out_data[4] = DFFEAS(PD1L23, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_out_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[7] at FF_X30_Y39_N4
--register power-up is low

PD1_out_data[7] = DFFEAS(PD1L24, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_out_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[6] at FF_X30_Y39_N47
--register power-up is low

PD1_out_data[6] = DFFEAS(PD1L25, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_out_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[5] at FF_X30_Y39_N44
--register power-up is low

PD1_out_data[5] = DFFEAS(PD1L26, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--PD1_out_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[3] at FF_X30_Y39_N2
--register power-up is low

PD1_out_data[3] = DFFEAS(PD1L27, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--BE2_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0] at FF_X4_Y7_N4
--register power-up is low

BE2_dreg[0] = DFFEAS( , A1L5722,  ,  ,  , BE2_din_s1,  ,  , VCC);


--BE4_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1 at FF_X1_Y7_N58
--register power-up is low

BE4_din_s1 = DFFEAS( , A1L5722,  ,  ,  , YD1_clock_to_sample_div2,  ,  , VCC);


--YD1_dr_info[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4] at FF_X1_Y7_N17
--register power-up is low

YD1_dr_info[4] = DFFEAS(YD1L431, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L430 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~4 at LABCELL_X1_Y7_N12
YD1L430 = (L1_splitter_nodes_receive_0[3] & (YD1_dr_info[4] & (T1_state[4] & !R1_virtual_ir_scan_reg)));


--S1L24 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~7 at MLABCELL_X6_Y2_N51
S1L24 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !A1L5723, !T1_state[4], !L1_splitter_nodes_receive_1[3]);


--AC1_hold_reg[1] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1] at FF_X6_Y2_N38
--register power-up is low

AC1_hold_reg[1] = DFFEAS( , A1L5722,  ,  ,  , AC1L8,  ,  , VCC);


--AC1L10 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~0 at LABCELL_X7_Y3_N12
AC1L10 = ( !T1L3 & ( (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_1[3] & (R1_irf_reg[2][3] & T1_state[5]))) ) );


--AC1L5 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~1 at LABCELL_X7_Y3_N54
AC1L5 = ( AC1_hold_reg[0] & ( AC1L10 & ( AC1_shift_reg[0] ) ) ) # ( !AC1_hold_reg[0] & ( AC1L10 & ( AC1_shift_reg[0] ) ) ) # ( AC1_hold_reg[0] & ( !AC1L10 ) );


--AC1_hold_reg[2] is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2] at FF_X6_Y2_N17
--register power-up is low

AC1_hold_reg[2] = DFFEAS( , A1L5722,  ,  ,  , AC1L11,  ,  , VCC);


--MD11_mem_used[3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3] at FF_X31_Y44_N14
--register power-up is low

MD11_mem_used[3] = DFFEAS(MD11L177, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L163,  ,  ,  ,  );


--MD11L175 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~6 at LABCELL_X31_Y44_N15
MD11L175 = (!MD11L190 & ((MD11_mem_used[3]))) # (MD11L190 & (MD11_mem_used[1]));


--MD11L176 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~7 at LABCELL_X31_Y44_N54
MD11L176 = ( MD11_mem_used[5] & ( (!MD11L190) # (MD11_mem_used[3]) ) ) # ( !MD11_mem_used[5] & ( (MD11_mem_used[3] & MD11L190) ) );


--MD10L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0 at LABCELL_X35_Y45_N15
MD10L3 = ( MD10_mem_used[2] & ( WF1L5 ) ) # ( !MD10_mem_used[2] & ( WF1L5 ) ) # ( !MD10_mem_used[2] & ( !WF1L5 ) );


--MD10_mem[3][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][154] at FF_X43_Y45_N17
--register power-up is low

MD10_mem[3][154] = DFFEAS(MD10L605, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L456 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][154]~2 at LABCELL_X43_Y45_N39
MD10L456 = ( MD10_mem_used[3] & ( (!MD10L3 & ((MD10_mem[2][154]))) # (MD10L3 & (MD10_mem[3][154])) ) ) # ( !MD10_mem_used[3] & ( (MD10_mem[2][154]) # (MD10L3) ) );


--MD11L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0 at LABCELL_X29_Y44_N57
MD11L3 = ( MD11L161Q & ( (!MD11_mem_used[2]) # (NC1_f2h_RVALID[0]) ) ) # ( !MD11L161Q & ( !MD11_mem_used[2] ) );


--MD11_mem[3][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113] at FF_X29_Y44_N55
--register power-up is low

MD11_mem[3][113] = DFFEAS(MD11L91, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L70 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]~2 at LABCELL_X29_Y44_N9
MD11L70 = ( MD11L3 & ( (!MD11_mem_used[3]) # (MD11_mem[3][113]) ) ) # ( !MD11L3 & ( MD11_mem[2][113] ) );


--GE1_edge_detector_register is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register at FF_X23_Y25_N32
--register power-up is low

GE1_edge_detector_register = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[6],  ,  , VCC);


--BE6_dreg[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] at FF_X23_Y25_N5
--register power-up is low

BE6_dreg[6] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[5],  ,  , VCC);


--GE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0 at LABCELL_X23_Y25_N30
GE1L2 = ( BE6_dreg[6] & ( !GE1_edge_detector_register ) );


--MD1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~0 at LABCELL_X33_Y41_N42
MD1L1 = ( MD1_wr_ptr[5] & ( MD1_wr_ptr[1] & ( (!MD1_wr_ptr[0]) # ((!MD1_wr_ptr[4]) # ((!MD1_wr_ptr[3]) # (!MD1_wr_ptr[2]))) ) ) ) # ( !MD1_wr_ptr[5] & ( MD1_wr_ptr[1] & ( (MD1_wr_ptr[0] & (MD1_wr_ptr[4] & (MD1_wr_ptr[3] & MD1_wr_ptr[2]))) ) ) ) # ( MD1_wr_ptr[5] & ( !MD1_wr_ptr[1] ) );


--MD1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~1 at LABCELL_X33_Y41_N57
MD1L2 = ( MD1_wr_ptr[1] & ( !MD1_wr_ptr[4] $ (((!MD1_wr_ptr[3]) # ((!MD1_wr_ptr[0]) # (!MD1_wr_ptr[2])))) ) ) # ( !MD1_wr_ptr[1] & ( MD1_wr_ptr[4] ) );


--MD1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~0 at LABCELL_X27_Y37_N15
MD1L24 = ( MD1_wr_ptr[1] & ( (AE1_src_valid & ((!MD1_rd_ptr[1] & (MD1_wr_ptr[0] & !MD1_rd_ptr[0])) # (MD1_rd_ptr[1] & (!MD1_wr_ptr[0] & MD1_rd_ptr[0])))) ) ) # ( !MD1_wr_ptr[1] & ( (AE1_src_valid & ((!MD1_rd_ptr[1] & (!MD1_wr_ptr[0] & MD1_rd_ptr[0])) # (MD1_rd_ptr[1] & (MD1_wr_ptr[0] & !MD1_rd_ptr[0])))) ) );


--MD1L3 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~2 at LABCELL_X33_Y41_N39
MD1L3 = ( MD1_wr_ptr[1] & ( !MD1_wr_ptr[0] $ (!MD1_wr_ptr[2]) ) ) # ( !MD1_wr_ptr[1] & ( MD1_wr_ptr[2] ) );


--MD1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~3 at LABCELL_X33_Y41_N36
MD1L4 = ( MD1_wr_ptr[1] & ( !MD1_wr_ptr[3] $ (((!MD1_wr_ptr[2]) # (!MD1_wr_ptr[0]))) ) ) # ( !MD1_wr_ptr[1] & ( MD1_wr_ptr[3] ) );


--MD1L25 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~1 at LABCELL_X30_Y39_N54
MD1L25 = ( MD1L3 & ( (MD1_rd_ptr[2] & (!MD1_rd_ptr[3] $ (MD1L4))) ) ) # ( !MD1L3 & ( (!MD1_rd_ptr[2] & (!MD1_rd_ptr[3] $ (MD1L4))) ) );


--MD1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~2 at LABCELL_X30_Y39_N9
MD1L26 = ( MD1L25 & ( MD1L2 & ( (MD1L24 & MD1_rd_ptr[4]) ) ) ) # ( MD1L25 & ( !MD1L2 & ( (MD1L24 & !MD1_rd_ptr[4]) ) ) );


--MD1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_full~3 at LABCELL_X30_Y39_N21
MD1L27 = ( MD1L26 & ( (!MD1L45 & ((!MD1_rd_ptr[5] $ (MD1L1)) # (MD1_full))) ) ) # ( !MD1L26 & ( (!MD1L45 & MD1_full) ) );


--AE1_sink_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0] at FF_X10_Y6_N46
--register power-up is low

AE1_sink_data_buffer[0] = DFFEAS(AE1L4, A1L5722, BE1_dreg[1],  , DE1_out_valid,  ,  ,  ,  );


--MD1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|Add0~4 at LABCELL_X33_Y41_N54
MD1L5 = ( MD1_wr_ptr[0] & ( !MD1_wr_ptr[1] ) ) # ( !MD1_wr_ptr[0] & ( MD1_wr_ptr[1] ) );


--AE1_sink_data_buffer[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2] at FF_X7_Y4_N58
--register power-up is low

AE1_sink_data_buffer[2] = DFFEAS( , A1L5722, BE1_dreg[1],  , DE1_out_valid, YD1_idle_remover_sink_data[2],  ,  , VCC);


--AE1_sink_data_buffer[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1] at FF_X11_Y2_N16
--register power-up is low

AE1_sink_data_buffer[1] = DFFEAS( , A1L5722, BE1_dreg[1],  , DE1_out_valid, YD1_idle_remover_sink_data[1],  ,  , VCC);


--AE1_sink_data_buffer[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7] at FF_X9_Y3_N31
--register power-up is low

AE1_sink_data_buffer[7] = DFFEAS(AE1L14, A1L5722, BE1_dreg[1],  , DE1_out_valid,  ,  ,  ,  );


--AE1_sink_data_buffer[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6] at FF_X7_Y7_N13
--register power-up is low

AE1_sink_data_buffer[6] = DFFEAS( , A1L5722, BE1_dreg[1],  , DE1_out_valid, YD1_idle_remover_sink_data[6],  ,  , VCC);


--AE1_sink_data_buffer[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5] at FF_X8_Y3_N13
--register power-up is low

AE1_sink_data_buffer[5] = DFFEAS(DE1L2, A1L5722, BE1_dreg[1],  , DE1_out_valid,  ,  ,  ,  );


--AE1_sink_data_buffer[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4] at FF_X7_Y7_N31
--register power-up is low

AE1_sink_data_buffer[4] = DFFEAS(AE1L10, A1L5722, BE1_dreg[1],  , DE1_out_valid,  ,  ,  ,  );


--AE1_sink_data_buffer[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3] at FF_X7_Y7_N52
--register power-up is low

AE1_sink_data_buffer[3] = DFFEAS(AE1L8, A1L5722, BE1_dreg[1],  , DE1_out_valid,  ,  ,  ,  );


--MD1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|next_empty~0 at LABCELL_X27_Y37_N24
MD1L23 = ( MD1_write & ( (!MD1L45) # (MD1_empty) ) ) # ( !MD1_write & ( (!MD1L14 & MD1_empty) ) );


--MD10L1074 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~7 at LABCELL_X43_Y45_N51
MD10L1074 = ( MD10_mem_used[3] & ( (MD10_write) # (MD10_mem_used[5]) ) ) # ( !MD10_mem_used[3] & ( (MD10_mem_used[5] & !MD10_write) ) );


--MD10L1075 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used~8 at LABCELL_X43_Y45_N27
MD10L1075 = ( MD10_mem_used[2] & ( (MD10_write) # (MD10_mem_used[4]) ) ) # ( !MD10_mem_used[2] & ( (MD10_mem_used[4] & !MD10_write) ) );


--EE2_dreg[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3] at FF_X10_Y7_N32
--register power-up is low

EE2_dreg[3] = DFFEAS(EE2L8, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4_int_byte_cnt_narrow_reg[3] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] at FF_X43_Y39_N47
--register power-up is low

CF4_int_byte_cnt_narrow_reg[3] = DFFEAS(CF4L44, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_byte_cnt_narrow_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] at FF_X43_Y39_N50
--register power-up is low

CF4_int_byte_cnt_narrow_reg[2] = DFFEAS(CF4L45, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--LF1L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~12 at LABCELL_X36_Y37_N24
LF1L22 = ( NC1_h2f_lw_ARSIZE[1] & ( LF1_saved_grant[1] ) );


--CF2_in_size_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] at FF_X36_Y37_N59
--register power-up is low

CF2_in_size_reg[1] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16, LF1L22,  ,  , VCC);


--LF1L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~13 at LABCELL_X36_Y37_N27
LF1L23 = ( NC1_h2f_lw_ARSIZE[2] & ( LF1_saved_grant[1] ) );


--CF2_in_size_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] at FF_X36_Y37_N29
--register power-up is low

CF2_in_size_reg[2] = DFFEAS(LF1L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--LF1L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~14 at LABCELL_X36_Y37_N12
LF1L24 = ( NC1_h2f_lw_ARSIZE[0] & ( LF1_saved_grant[1] ) );


--CF2_in_size_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] at FF_X36_Y37_N14
--register power-up is low

CF2_in_size_reg[0] = DFFEAS(LF1L24, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF2L23 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 at LABCELL_X36_Y37_N54
CF2L23 = ( LF1_saved_grant[1] & ( NC1_h2f_lw_ARSIZE[2] & ( (!CF2_in_size_reg[0] & (!CF2_new_burst_reg & !CF2_in_size_reg[2])) ) ) ) # ( !LF1_saved_grant[1] & ( NC1_h2f_lw_ARSIZE[2] & ( ((!CF2_in_size_reg[0] & !CF2_in_size_reg[2])) # (CF2_new_burst_reg) ) ) ) # ( LF1_saved_grant[1] & ( !NC1_h2f_lw_ARSIZE[2] & ( (!CF2_new_burst_reg & (((!CF2_in_size_reg[0] & !CF2_in_size_reg[2])))) # (CF2_new_burst_reg & (!NC1_h2f_lw_ARSIZE[0])) ) ) ) # ( !LF1_saved_grant[1] & ( !NC1_h2f_lw_ARSIZE[2] & ( ((!CF2_in_size_reg[0] & !CF2_in_size_reg[2])) # (CF2_new_burst_reg) ) ) );


--CF2L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 at LABCELL_X36_Y37_N33
CF2L24 = ( CF2_new_burst_reg & ( (LF1L22 & CF2L23) ) ) # ( !CF2_new_burst_reg & ( (CF2_in_size_reg[1] & CF2L23) ) );


--CF2_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] at FF_X37_Y37_N50
--register power-up is low

CF2_int_nxt_addr_reg_dly[1] = DFFEAS(CF2L41, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] at FF_X36_Y37_N50
--register power-up is low

CF2_int_byte_cnt_narrow_reg[1] = DFFEAS(CF2L25, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--LF2_src_data[77] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[77] at MLABCELL_X39_Y39_N12
LF2_src_data[77] = ( NC1_h2f_lw_AWSIZE[0] & ( ((LF2_saved_grant[1] & NC1_h2f_lw_ARSIZE[0])) # (LF2_saved_grant[0]) ) ) # ( !NC1_h2f_lw_AWSIZE[0] & ( (LF2_saved_grant[1] & NC1_h2f_lw_ARSIZE[0]) ) );


--CF3_in_size_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] at FF_X39_Y39_N40
--register power-up is low

CF3_in_size_reg[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd, LF2_src_data[77],  ,  , VCC);


--CF3_in_size_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] at FF_X39_Y39_N47
--register power-up is low

CF3_in_size_reg[2] = DFFEAS(LF2_src_data[79], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_in_size_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] at FF_X39_Y39_N17
--register power-up is low

CF3_in_size_reg[1] = DFFEAS(LF2_src_data[78], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3L38 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 at MLABCELL_X39_Y39_N33
CF3L38 = ( CF3L157Q & ( (!LF2_src_data[79] & LF2_src_data[78]) ) ) # ( !CF3L157Q & ( (!CF3_in_size_reg[2] & CF3_in_size_reg[1]) ) );


--CF3L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 at MLABCELL_X39_Y39_N57
CF3L39 = ( CF3L38 & ( (!CF3L157Q & ((CF3L128Q))) # (CF3L157Q & (LF2_src_data[77])) ) );


--CF3L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 at MLABCELL_X39_Y39_N48
CF3L40 = ( CF3L38 & ( (!CF3L157Q & ((!CF3_in_size_reg[0]))) # (CF3L157Q & (!LF2_src_data[77])) ) );


--CF3_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] at FF_X40_Y39_N25
--register power-up is low

CF3_int_nxt_addr_reg_dly[1] = DFFEAS(CF3L58, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] at FF_X39_Y39_N56
--register power-up is low

CF3_int_byte_cnt_narrow_reg[1] = DFFEAS(CF3L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--AF4L107 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~6 at MLABCELL_X39_Y40_N12
AF4L107 = ( NC1_h2f_lw_AWSIZE[0] & ( (!NC1_h2f_lw_AWSIZE[1] & !NC1_h2f_lw_AWSIZE[2]) ) );


--NE2L48 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~3 at LABCELL_X36_Y36_N45
NE2L48 = (NC1_h2f_lw_ARSIZE[0] & (!NC1_h2f_lw_ARSIZE[2] & !NC1_h2f_lw_ARSIZE[1]));


--RE2L20 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~2 at LABCELL_X45_Y50_N36
RE2L20 = ( ME1_src_data[125] & ( (!ME1_src_data[124] & ME1_src_data[126]) ) );


--RE2L21 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~3 at LABCELL_X45_Y50_N21
RE2L21 = ( ME1_src_data[126] & ( (ME1_src_data[125] & ME1_src_data[124]) ) );


--RE2L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~4 at LABCELL_X45_Y50_N39
RE2L22 = ( RE2L19 & ( ME1_src_data[124] ) );


--RE2_address_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg[1] at FF_X45_Y50_N5
--register power-up is low

RE2_address_reg[1] = DFFEAS(RE2L6, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--AF1_address_burst[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1] at FF_X50_Y50_N49
--register power-up is low

AF1_address_burst[1] = DFFEAS(AF1L28, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--RE2L60 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[37]~16 at LABCELL_X50_Y50_N18
RE2L60 = ( NC1_h2f_AWADDR[1] & ( NE1_sop_enable & ( (!ME1_saved_grant[1] & (((AF1L36Q & ME1_saved_grant[0])))) # (ME1_saved_grant[1] & (((AF1L36Q & ME1_saved_grant[0])) # (NC1_h2f_ARADDR[1]))) ) ) ) # ( !NC1_h2f_AWADDR[1] & ( NE1_sop_enable & ( (!ME1_saved_grant[1] & (((AF1L36Q & ME1_saved_grant[0])))) # (ME1_saved_grant[1] & (((AF1L36Q & ME1_saved_grant[0])) # (NC1_h2f_ARADDR[1]))) ) ) ) # ( NC1_h2f_AWADDR[1] & ( !NE1_sop_enable & ( ((ME1_saved_grant[1] & NC1_h2f_ARADDR[1])) # (ME1_saved_grant[0]) ) ) ) # ( !NC1_h2f_AWADDR[1] & ( !NE1_sop_enable & ( (ME1_saved_grant[1] & NC1_h2f_ARADDR[1]) ) ) );


--RE2L61 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[37]~17 at LABCELL_X45_Y50_N57
RE2L61 = ( RE2_address_reg[1] & ( RE2L60 & ( ((!ME1_src_data[126] & ((!ME1_src_data[124]) # (!ME1_src_data[125])))) # (RE2_use_reg) ) ) ) # ( !RE2_address_reg[1] & ( RE2L60 & ( (!RE2_use_reg & (!ME1_src_data[126] & ((!ME1_src_data[124]) # (!ME1_src_data[125])))) ) ) ) # ( RE2_address_reg[1] & ( !RE2L60 & ( RE2_use_reg ) ) );


--RE2L24 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|LessThan3~0 at LABCELL_X46_Y49_N36
RE2L24 = ( NC1_h2f_AWSIZE[1] & ( NC1_h2f_ARSIZE[1] & ( (!ME1_saved_grant[1] & (!NC1_h2f_AWSIZE[2] & ((ME1_saved_grant[0])))) # (ME1_saved_grant[1] & (!NC1_h2f_ARSIZE[2] & ((!NC1_h2f_AWSIZE[2]) # (!ME1_saved_grant[0])))) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( NC1_h2f_ARSIZE[1] & ( (!ME1_saved_grant[1] & (NC1_h2f_AWSIZE[2] & ((ME1_saved_grant[0])))) # (ME1_saved_grant[1] & (!NC1_h2f_ARSIZE[2] & ((!NC1_h2f_AWSIZE[2]) # (!ME1_saved_grant[0])))) ) ) ) # ( NC1_h2f_AWSIZE[1] & ( !NC1_h2f_ARSIZE[1] & ( (!ME1_saved_grant[0] & (((NC1_h2f_ARSIZE[2] & ME1_saved_grant[1])))) # (ME1_saved_grant[0] & (!NC1_h2f_AWSIZE[2] & ((!NC1_h2f_ARSIZE[2]) # (!ME1_saved_grant[1])))) ) ) ) # ( !NC1_h2f_AWSIZE[1] & ( !NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_AWSIZE[2] & (NC1_h2f_ARSIZE[2] & (ME1_saved_grant[1]))) # (NC1_h2f_AWSIZE[2] & (((NC1_h2f_ARSIZE[2] & ME1_saved_grant[1])) # (ME1_saved_grant[0]))) ) ) );


--NE1L41 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~1 at LABCELL_X48_Y51_N33
NE1L41 = ( NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWSIZE[2] & !NC1_h2f_AWSIZE[1]) ) );


--AF1_aligned_address_bits[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|aligned_address_bits[1] at LABCELL_X48_Y50_N39
AF1_aligned_address_bits[1] = ( !NC1_h2f_AWSIZE[2] & ( (NC1_h2f_AWADDR[1] & !NC1_h2f_AWSIZE[1]) ) );


--MD2_mem[1][37] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][37] at FF_X43_Y48_N56
--register power-up is low

MD2_mem[1][37] = DFFEAS(MD2L105, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L105 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~28 at LABCELL_X43_Y48_N54
MD2L105 = (!MD2L76Q & (CF1_out_addr_reg[1])) # (MD2L76Q & ((MD2_mem[1][37])));


--MD2_mem[0][81] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][81] at FF_X43_Y48_N10
--register power-up is low

MD2_mem[0][81] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L106,  ,  , VCC);


--BF1_p1_burst_uncompress_address_offset[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[1] at LABCELL_X42_Y50_N30
BF1_p1_burst_uncompress_address_offset[1] = ( BF1L13 & ( MD2_mem[0][81] ) );


--MD2_mem[0][36] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][36] at FF_X45_Y48_N13
--register power-up is low

MD2_mem[0][36] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L107,  ,  , VCC);


--BF1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Decoder0~2 at LABCELL_X43_Y48_N15
BF1L22 = (!MD2_mem[0][88] & !MD2_mem[0][89]);


--BF1_burst_uncompress_address_offset[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X43_Y48_N23
--register power-up is low

BF1_burst_uncompress_address_offset[0] = DFFEAS(BF1_p1_burst_uncompress_address_offset[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF1L56,  ,  ,  ,  );


--CF1L73 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 at LABCELL_X46_Y50_N24
CF1L73 = ( CF1_new_burst_reg & ( (CF1L61 & !RE2L81) ) ) # ( !CF1_new_burst_reg & ( (CF1_in_data_reg[89] & !CF1_in_data_reg[88]) ) );


--CF1_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] at FF_X46_Y50_N29
--register power-up is low

CF1_int_byte_cnt_narrow_reg[1] = DFFEAS(CF1L74, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--NE1L44 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder1~1 at LABCELL_X48_Y49_N27
NE1L44 = ( !NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_ARSIZE[2] & NC1_h2f_ARSIZE[0]) ) );


--YD1_dr_data_out[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5] at FF_X9_Y6_N25
--register power-up is low

YD1_dr_data_out[5] = DFFEAS( , A1L5722,  ,  , YD1L365, YD1L380,  ,  , VCC);


--JE1_out_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0] at FF_X36_Y43_N49
--register power-up is low

JE1_out_data[0] = DFFEAS(JE1L336, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L453,  ,  ,  ,  );


--PD1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~0 at LABCELL_X30_Y38_N36
PD1L19 = ( !PD1L2 & ( (!PD1L4 & (((JE1_out_data[0]) # (PD1L8)) # (PD1L5))) ) );


--PD1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~1 at LABCELL_X30_Y38_N0
PD1L20 = ( !PD1L5 & ( !PD1L2 ) );


--PD1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~2 at LABCELL_X30_Y38_N3
PD1L21 = ( JE1_out_data[2] & ( (!PD1L4 & (PD1L20)) # (PD1L4 & ((!PD1L33Q))) ) ) # ( !JE1_out_data[2] & ( (!PD1L4 & (PD1L20 & ((PD1L8)))) # (PD1L4 & (((!PD1L33Q)))) ) );


--PD1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~3 at LABCELL_X30_Y38_N54
PD1L22 = ( PD1L20 & ( !PD1L4 & ( (!PD1L8 & JE1_out_data[1]) ) ) ) # ( !PD1L20 & ( !PD1L4 ) );


--PD1L23 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~4 at LABCELL_X30_Y39_N39
PD1L23 = ( JE1_out_data[4] & ( (!PD1L4) # (!PD1_sent_channel_char) ) ) # ( !JE1_out_data[4] & ( (!PD1L4 & (!PD1L34)) # (PD1L4 & ((!PD1_sent_channel_char))) ) );


--PD1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~5 at LABCELL_X30_Y39_N3
PD1L24 = (PD1L34 & (!PD1L4 & JE1_out_data[7]));


--PD1L25 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~6 at LABCELL_X30_Y39_N45
PD1L25 = ( PD1L4 & ( !PD1_sent_channel_char ) ) # ( !PD1L4 & ( (!PD1L34) # (JE1_out_data[6]) ) );


--PD1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~7 at LABCELL_X30_Y39_N42
PD1L26 = ( PD1L4 & ( !PD1_sent_channel_char ) ) # ( !PD1L4 & ( (!PD1L34) # (!PD1_sent_esc $ (!JE1_out_data[5])) ) );


--PD1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data~8 at LABCELL_X30_Y39_N0
PD1L27 = ( PD1L4 & ( !PD1_sent_channel_char ) ) # ( !PD1L4 & ( (!PD1L34) # (JE1_out_data[3]) ) );


--BE2_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1 at FF_X4_Y7_N31
--register power-up is low

BE2_din_s1 = DFFEAS( , A1L5722,  ,  ,  , YD1_clock_sensor,  ,  , VCC);


--YD1_clock_to_sample_div2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2 at FF_X4_Y3_N37
--register power-up is low

YD1_clock_to_sample_div2 = DFFEAS( , GLOBAL(A1L335),  ,  ,  , YD1L317,  ,  , VCC);


--YD1_dr_info[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5] at FF_X1_Y7_N49
--register power-up is low

YD1_dr_info[5] = DFFEAS(YD1L432, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L431 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~5 at LABCELL_X1_Y7_N15
YD1L431 = ( YD1_dr_info[5] & ( (L1_splitter_nodes_receive_0[3] & (T1_state[4] & !R1_virtual_ir_scan_reg)) ) );


--AC1L8 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]~2 at LABCELL_X7_Y3_N0
AC1L8 = ( AC1L10 & ( AC1_shift_reg[1] ) ) # ( !AC1L10 & ( AC1_hold_reg[1] ) );


--AC1L11 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~3 at LABCELL_X7_Y3_N42
AC1L11 = ( AC1_hold_reg[2] & ( AC1_shift_reg[2] ) ) # ( !AC1_hold_reg[2] & ( AC1_shift_reg[2] & ( AC1L10 ) ) ) # ( AC1_hold_reg[2] & ( !AC1_shift_reg[2] & ( !AC1L10 ) ) );


--MD11L177 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used~8 at LABCELL_X31_Y44_N12
MD11L177 = ( MD11_mem_used[2] & ( (MD11_mem_used[4]) # (MD11L190) ) ) # ( !MD11_mem_used[2] & ( (!MD11L190 & MD11_mem_used[4]) ) );


--MD10L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0 at LABCELL_X43_Y45_N9
MD10L4 = ( WF1L5 & ( MD10_mem_used[3] ) ) # ( WF1L5 & ( !MD10_mem_used[3] ) ) # ( !WF1L5 & ( !MD10_mem_used[3] ) );


--MD10_mem[4][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][154] at FF_X43_Y45_N13
--register power-up is low

MD10_mem[4][154] = DFFEAS(MD10L754, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L605 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][154]~3 at LABCELL_X43_Y45_N15
MD10L605 = ( MD10_mem[4][154] & ( (MD10_mem[3][154]) # (MD10L4) ) ) # ( !MD10_mem[4][154] & ( (!MD10L4 & ((MD10_mem[3][154]))) # (MD10L4 & (!MD10_mem_used[4])) ) );


--MD11L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0 at LABCELL_X29_Y44_N15
MD11L4 = ( MD11L161Q & ( (!MD11_mem_used[3]) # (NC1_f2h_RVALID[0]) ) ) # ( !MD11L161Q & ( !MD11_mem_used[3] ) );


--MD11_mem[4][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113] at FF_X34_Y43_N56
--register power-up is low

MD11_mem[4][113] = DFFEAS(MD11L112, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L91 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]~3 at LABCELL_X29_Y44_N54
MD11L91 = ( MD11L4 & ( (!MD11_mem_used[4]) # (MD11_mem[4][113]) ) ) # ( !MD11L4 & ( MD11_mem[3][113] ) );


--BE6_dreg[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] at FF_X23_Y25_N2
--register power-up is low

BE6_dreg[5] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[4],  ,  , VCC);


--YD1_idle_remover_sink_data[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0] at FF_X7_Y5_N40
--register power-up is low

YD1_idle_remover_sink_data[0] = DFFEAS( , A1L5722,  ,  , YD1L494, YD1_dr_data_in[1],  ,  , VCC);


--YD1_idle_remover_sink_data[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1] at FF_X6_Y6_N58
--register power-up is low

YD1_idle_remover_sink_data[1] = DFFEAS( , A1L5722,  ,  , YD1L494, YD1_dr_data_in[2],  ,  , VCC);


--YD1_idle_remover_sink_data[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2] at FF_X6_Y6_N28
--register power-up is low

YD1_idle_remover_sink_data[2] = DFFEAS( , A1L5722,  ,  , YD1L494, YD1_dr_data_in[3],  ,  , VCC);


--DE1_received_esc is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc at FF_X6_Y5_N14
--register power-up is low

DE1_received_esc = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , DE1L5,  ,  , VCC);


--YD1_idle_remover_sink_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid at FF_X7_Y2_N44
--register power-up is low

YD1_idle_remover_sink_valid = DFFEAS(YD1L504, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1_idle_remover_sink_data[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3] at FF_X6_Y6_N17
--register power-up is low

YD1_idle_remover_sink_data[3] = DFFEAS( , A1L5722,  ,  , YD1L494, YD1_dr_data_in[4],  ,  , VCC);


--YD1_idle_remover_sink_data[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4] at FF_X6_Y3_N28
--register power-up is low

YD1_idle_remover_sink_data[4] = DFFEAS( , A1L5722,  ,  , YD1L494, YD1_dr_data_in[5],  ,  , VCC);


--YD1_idle_remover_sink_data[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5] at FF_X8_Y5_N22
--register power-up is low

YD1_idle_remover_sink_data[5] = DFFEAS( , A1L5722,  ,  , YD1L494, YD1_dr_data_in[6],  ,  , VCC);


--YD1_idle_remover_sink_data[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6] at FF_X7_Y7_N22
--register power-up is low

YD1_idle_remover_sink_data[6] = DFFEAS(YD1L501, A1L5722,  ,  , YD1L494,  ,  ,  ,  );


--YD1_idle_remover_sink_data[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7] at FF_X7_Y7_N28
--register power-up is low

YD1_idle_remover_sink_data[7] = DFFEAS( , A1L5722,  ,  , YD1L494, A1L5723,  ,  , VCC);


--DE1L1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|Equal0~0 at LABCELL_X7_Y7_N27
DE1L1 = ( !YD1_idle_remover_sink_data[7] & ( !YD1_idle_remover_sink_data[4] & ( (YD1_idle_remover_sink_data[6] & (!YD1_idle_remover_sink_data[5] & YD1_idle_remover_sink_data[3])) ) ) );


--DE1_out_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid at LABCELL_X7_Y7_N57
DE1_out_valid = ( YD1_idle_remover_sink_valid & ( YD1_idle_remover_sink_data[0] & ( (!DE1L1) # ((!YD1_idle_remover_sink_data[2]) # ((DE1_received_esc) # (YD1_idle_remover_sink_data[1]))) ) ) ) # ( YD1_idle_remover_sink_valid & ( !YD1_idle_remover_sink_data[0] & ( (!DE1L1) # ((!YD1_idle_remover_sink_data[1]) # (YD1_idle_remover_sink_data[2])) ) ) );


--DE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_data[5]~0 at MLABCELL_X8_Y3_N12
DE1L2 = !DE1_received_esc $ (!YD1_idle_remover_sink_data[5]);


--EE2_dreg[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2] at FF_X10_Y7_N19
--register power-up is low

EE2_dreg[2] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , EE2_dreg[1],  ,  , VCC);


--AF4_address_burst[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1] at FF_X37_Y40_N13
--register power-up is low

AF4_address_burst[1] = DFFEAS(AF4L115, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--AF4_aligned_address_bits[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|aligned_address_bits[1] at MLABCELL_X39_Y40_N45
AF4_aligned_address_bits[1] = (NC1_h2f_lw_AWADDR[1] & (!NC1_h2f_lw_AWSIZE[2] & !NC1_h2f_lw_AWSIZE[1]));


--LF3_src_data[77] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[77] at LABCELL_X43_Y39_N36
LF3_src_data[77] = ( LF3_saved_grant[1] & ( ((LF3_saved_grant[0] & NC1_h2f_lw_AWSIZE[0])) # (NC1_h2f_lw_ARSIZE[0]) ) ) # ( !LF3_saved_grant[1] & ( (LF3_saved_grant[0] & NC1_h2f_lw_AWSIZE[0]) ) );


--CF4_in_size_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] at FF_X43_Y39_N29
--register power-up is low

CF4_in_size_reg[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd, LF3_src_data[77],  ,  , VCC);


--CF4_in_size_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] at FF_X46_Y41_N43
--register power-up is low

CF4_in_size_reg[1] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd, LF3_src_data[78],  ,  , VCC);


--CF4_in_size_reg[2] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] at FF_X43_Y39_N41
--register power-up is low

CF4_in_size_reg[2] = DFFEAS(LF3_src_data[79], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4L43 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 at LABCELL_X43_Y39_N33
CF4L43 = ( LF3_src_data[78] & ( (!CF4L128Q & (((!CF4_in_size_reg[2] & CF4_in_size_reg[1])))) # (CF4L128Q & (!LF3_src_data[79])) ) ) # ( !LF3_src_data[78] & ( (!CF4_in_size_reg[2] & (!CF4L128Q & CF4_in_size_reg[1])) ) );


--CF4L44 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 at LABCELL_X43_Y39_N45
CF4L44 = ( CF4L43 & ( (!CF4L128Q & (CF4_in_size_reg[0])) # (CF4L128Q & ((LF3_src_data[77]))) ) );


--CF4L45 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 at LABCELL_X43_Y39_N48
CF4L45 = ( CF4L43 & ( (!CF4L128Q & (!CF4_in_size_reg[0])) # (CF4L128Q & ((!LF3_src_data[77]))) ) );


--CF4_int_nxt_addr_reg_dly[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] at FF_X43_Y39_N13
--register power-up is low

CF4_int_nxt_addr_reg_dly[1] = DFFEAS(CF4L63, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_byte_cnt_narrow_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] at FF_X43_Y39_N44
--register power-up is low

CF4_int_byte_cnt_narrow_reg[1] = DFFEAS(CF4L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF2_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] at FF_X37_Y37_N19
--register power-up is low

CF2_int_nxt_addr_reg[1] = DFFEAS(CF2L98, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] at FF_X37_Y37_N2
--register power-up is low

CF2_in_burstwrap_reg[1] = DFFEAS(LF1L25, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF2_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] at FF_X36_Y37_N20
--register power-up is low

CF2_int_nxt_addr_reg_dly[0] = DFFEAS(CF2L40, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] at FF_X36_Y37_N31
--register power-up is low

CF2_int_byte_cnt_narrow_reg[0] = DFFEAS(AF5L1, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--NE2L54 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5~0 at MLABCELL_X39_Y40_N21
NE2L54 = ( !NE2L1 & ( (!NC1_h2f_lw_AWSIZE[1] & (!NC1_h2f_lw_AWSIZE[2] & (!NE2L71 & !NC1_h2f_lw_AWLEN[3]))) ) );


--NE2L55 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5~1 at LABCELL_X37_Y40_N45
NE2L55 = ( NE2L18 & ( ((!NC1_h2f_lw_AWBURST[1]) # (!NE2L54)) # (NC1_h2f_lw_AWBURST[0]) ) ) # ( !NE2L18 & ( ((NC1_h2f_lw_AWBURST[1] & !NE2L54)) # (NC1_h2f_lw_AWBURST[0]) ) );


--NE2L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Add3~3 at LABCELL_X36_Y36_N6
NE2L8 = ( NC1_h2f_lw_ARSIZE[1] & ( NC1_h2f_lw_ARLEN[2] & ( (NC1_h2f_lw_ARSIZE[0]) # (NC1_h2f_lw_ARLEN[3]) ) ) ) # ( !NC1_h2f_lw_ARSIZE[1] & ( NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & !NC1_h2f_lw_ARSIZE[0]) ) ) ) # ( NC1_h2f_lw_ARSIZE[1] & ( !NC1_h2f_lw_ARLEN[2] & ( ((!NC1_h2f_lw_ARLEN[1] & ((!NC1_h2f_lw_ARSIZE[0]) # (!NC1_h2f_lw_ARLEN[0])))) # (NC1_h2f_lw_ARLEN[3]) ) ) ) # ( !NC1_h2f_lw_ARSIZE[1] & ( !NC1_h2f_lw_ARLEN[2] & ( (!NC1_h2f_lw_ARLEN[3] & (((NC1_h2f_lw_ARSIZE[0] & NC1_h2f_lw_ARLEN[0])) # (NC1_h2f_lw_ARLEN[1]))) ) ) );


--NE2L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12~0 at MLABCELL_X39_Y37_N39
NE2L61 = ( NE2L34 & ( NE2L8 ) ) # ( !NE2L34 & ( NE2L8 & ( (NC1_h2f_lw_ARBURST[0]) # (NC1_h2f_lw_ARBURST[1]) ) ) ) # ( NE2L34 & ( !NE2L8 & ( (!NC1_h2f_lw_ARBURST[1]) # (((NC1_h2f_lw_ARBURST[0]) # (NE2L7)) # (NE2L6)) ) ) ) # ( !NE2L34 & ( !NE2L8 & ( ((NC1_h2f_lw_ARBURST[1] & ((NE2L7) # (NE2L6)))) # (NC1_h2f_lw_ARBURST[0]) ) ) );


--LF2_src_data[71] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[71] at LABCELL_X40_Y39_N33
LF2_src_data[71] = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & NE2L61)) # (NE2L55) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & NE2L61) ) );


--CF3_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] at FF_X40_Y39_N35
--register power-up is low

CF3_in_burstwrap_reg[1] = DFFEAS(LF2_src_data[71], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] at FF_X40_Y39_N7
--register power-up is low

CF3_int_nxt_addr_reg[1] = DFFEAS(CF3L162, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--AF4L155 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[1]~15 at MLABCELL_X39_Y40_N42
AF4L155 = ( AF4_address_burst[1] & ( (NE2_sop_enable) # (NC1_h2f_lw_AWADDR[1]) ) ) # ( !AF4_address_burst[1] & ( (NC1_h2f_lw_AWADDR[1] & !NE2_sop_enable) ) );


--CF3L41 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 at MLABCELL_X39_Y39_N30
CF3L41 = ( LF2_src_data[78] & ( (!CF3_in_size_reg[2] & (!CF3_in_size_reg[1] & !CF3_new_burst_reg)) ) ) # ( !LF2_src_data[78] & ( (!CF3_new_burst_reg & (((!CF3_in_size_reg[2] & !CF3_in_size_reg[1])))) # (CF3_new_burst_reg & (!LF2_src_data[79])) ) );


--CF3L58 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 at LABCELL_X40_Y39_N24
CF3L58 = ( CF3_int_nxt_addr_reg[1] & ( CF3L157Q & ( (CF3L41 & CF3L59) ) ) ) # ( !CF3_int_nxt_addr_reg[1] & ( CF3L157Q & ( (CF3L41 & CF3L59) ) ) ) # ( CF3_int_nxt_addr_reg[1] & ( !CF3L157Q ) ) # ( !CF3_int_nxt_addr_reg[1] & ( !CF3L157Q & ( (CF3L10 & CF3_in_burstwrap_reg[1]) ) ) );


--CF3L42 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 at MLABCELL_X39_Y39_N54
CF3L42 = ( CF3L41 & ( (!CF3L157Q & ((CF3_in_size_reg[0]))) # (CF3L157Q & (LF2_src_data[77])) ) );


--CF3_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] at FF_X39_Y39_N26
--register power-up is low

CF3_int_nxt_addr_reg_dly[0] = DFFEAS(CF3L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] at FF_X39_Y39_N20
--register power-up is low

CF3_int_byte_cnt_narrow_reg[0] = DFFEAS(CF3L134, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--AF4L108 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~7 at LABCELL_X36_Y40_N18
AF4L108 = ( !NC1_h2f_lw_AWSIZE[2] & ( !NC1_h2f_lw_AWSIZE[0] & ( !NC1_h2f_lw_AWSIZE[1] ) ) );


--NE2L49 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Decoder1~4 at LABCELL_X36_Y36_N27
NE2L49 = ( !NC1_h2f_lw_ARSIZE[0] & ( (!NC1_h2f_lw_ARSIZE[2] & !NC1_h2f_lw_ARSIZE[1]) ) );


--NE1L2 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~1 at LABCELL_X46_Y49_N42
NE1L2 = ( NC1_h2f_AWLEN[0] & ( NC1_h2f_AWLEN[2] & ( !NC1_h2f_AWSIZE[1] $ (((NC1_h2f_AWSIZE[0]) # (NC1_h2f_AWLEN[3]))) ) ) ) # ( !NC1_h2f_AWLEN[0] & ( NC1_h2f_AWLEN[2] & ( !NC1_h2f_AWSIZE[1] $ (((NC1_h2f_AWSIZE[0]) # (NC1_h2f_AWLEN[3]))) ) ) ) # ( NC1_h2f_AWLEN[0] & ( !NC1_h2f_AWLEN[2] & ( !NC1_h2f_AWSIZE[1] $ ((((!NC1_h2f_AWSIZE[0] & !NC1_h2f_AWLEN[1])) # (NC1_h2f_AWLEN[3]))) ) ) ) # ( !NC1_h2f_AWLEN[0] & ( !NC1_h2f_AWLEN[2] & ( !NC1_h2f_AWSIZE[1] $ (((!NC1_h2f_AWLEN[1]) # (NC1_h2f_AWLEN[3]))) ) ) );


--AF1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector28~0 at MLABCELL_X47_Y50_N54
AF1L27 = ( NC1_h2f_AWLEN[3] & ( NC1_h2f_AWBURST[1] ) ) # ( !NC1_h2f_AWLEN[3] & ( (NC1_h2f_AWBURST[1] & (((NC1_h2f_AWSIZE[2]) # (NE1L2)) # (NE1L1))) ) );


--RE2L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|Decoder0~5 at LABCELL_X48_Y50_N51
RE2L23 = ( !ME1_src_data[124] & ( RE2L19 ) );


--RE2_address_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|address_reg[0] at FF_X45_Y50_N2
--register power-up is low

RE2_address_reg[0] = DFFEAS(RE2L10, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , RE2L37,  ,  ,  ,  );


--AF1_address_burst[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0] at FF_X50_Y50_N26
--register power-up is low

AF1_address_burst[0] = DFFEAS(AF1L32, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--ME1_src_data[72] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[72] at LABCELL_X50_Y50_N54
ME1_src_data[72] = ( NC1_h2f_AWADDR[0] & ( NC1_h2f_ARADDR[0] & ( ((ME1_saved_grant[0] & ((!NE1_sop_enable) # (AF1_address_burst[0])))) # (ME1_saved_grant[1]) ) ) ) # ( !NC1_h2f_AWADDR[0] & ( NC1_h2f_ARADDR[0] & ( ((NE1_sop_enable & (AF1_address_burst[0] & ME1_saved_grant[0]))) # (ME1_saved_grant[1]) ) ) ) # ( NC1_h2f_AWADDR[0] & ( !NC1_h2f_ARADDR[0] & ( (ME1_saved_grant[0] & ((!NE1_sop_enable) # (AF1_address_burst[0]))) ) ) ) # ( !NC1_h2f_AWADDR[0] & ( !NC1_h2f_ARADDR[0] & ( (NE1_sop_enable & (AF1_address_burst[0] & ME1_saved_grant[0])) ) ) );


--RE2L59 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:intr_capturer_0_avalon_slave_0_cmd_width_adapter|out_data[36]~18 at LABCELL_X45_Y50_N54
RE2L59 = ( RE2_address_reg[0] & ( ME1_src_data[72] & ( ((!ME1_src_data[126] & ((!ME1_src_data[124]) # (!ME1_src_data[125])))) # (RE2_use_reg) ) ) ) # ( !RE2_address_reg[0] & ( ME1_src_data[72] & ( (!RE2_use_reg & (!ME1_src_data[126] & ((!ME1_src_data[124]) # (!ME1_src_data[125])))) ) ) ) # ( RE2_address_reg[0] & ( !ME1_src_data[72] & ( RE2_use_reg ) ) );


--NE1L42 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~2 at LABCELL_X50_Y49_N51
NE1L42 = ( !NC1_h2f_AWSIZE[0] & ( (!NC1_h2f_AWSIZE[1] & !NC1_h2f_AWSIZE[2]) ) );


--ME1L63 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~9 at LABCELL_X46_Y50_N57
ME1L63 = ( NE1L15 & ( (ME1_saved_grant[0] & !NC1_h2f_AWBURST[1]) ) );


--ME1L64 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~10 at MLABCELL_X47_Y50_N36
ME1L64 = ( NE1L2 & ( NC1_h2f_AWLEN[3] & ( (NC1_h2f_AWBURST[1] & ME1_saved_grant[0]) ) ) ) # ( !NE1L2 & ( NC1_h2f_AWLEN[3] & ( (NC1_h2f_AWBURST[1] & ME1_saved_grant[0]) ) ) ) # ( NE1L2 & ( !NC1_h2f_AWLEN[3] & ( (NC1_h2f_AWBURST[1] & ME1_saved_grant[0]) ) ) ) # ( !NE1L2 & ( !NC1_h2f_AWLEN[3] & ( (NC1_h2f_AWBURST[1] & (ME1_saved_grant[0] & ((NC1_h2f_AWSIZE[2]) # (NE1L1)))) ) ) );


--NE1L8 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~1 at LABCELL_X48_Y49_N30
NE1L8 = ( NC1_h2f_ARSIZE[0] & ( NC1_h2f_ARSIZE[1] & ( (((!NC1_h2f_ARLEN[0] & !NC1_h2f_ARLEN[1])) # (NC1_h2f_ARLEN[3])) # (NC1_h2f_ARLEN[2]) ) ) ) # ( !NC1_h2f_ARSIZE[0] & ( NC1_h2f_ARSIZE[1] & ( ((!NC1_h2f_ARLEN[1] & !NC1_h2f_ARLEN[2])) # (NC1_h2f_ARLEN[3]) ) ) ) # ( NC1_h2f_ARSIZE[0] & ( !NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_ARLEN[2] & (!NC1_h2f_ARLEN[3] & ((NC1_h2f_ARLEN[1]) # (NC1_h2f_ARLEN[0])))) ) ) ) # ( !NC1_h2f_ARSIZE[0] & ( !NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_ARLEN[3] & ((NC1_h2f_ARLEN[2]) # (NC1_h2f_ARLEN[1]))) ) ) );


--ME1L25 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~6 at LABCELL_X48_Y50_N45
ME1L25 = ( !NC1_h2f_ARLEN[3] & ( (!NC1_h2f_ARSIZE[2] & (!NE1L7 & !NE1L8)) ) );


--ME1L26 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~7 at LABCELL_X48_Y50_N18
ME1L26 = ( !ME1L32 & ( ME1_saved_grant[1] & ( (!ME1L64 & ((!NC1_h2f_ARBURST[1] & (!NE1L27)) # (NC1_h2f_ARBURST[1] & ((ME1L25))))) ) ) ) # ( !ME1L32 & ( !ME1_saved_grant[1] & ( !ME1L64 ) ) );


--CF1_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] at FF_X47_Y50_N47
--register power-up is low

CF1_in_burstwrap_reg[1] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1L29,  ,  , VCC);


--CF1_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] at FF_X46_Y50_N14
--register power-up is low

CF1_int_nxt_addr_reg[1] = DFFEAS(CF1L148, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_int_nxt_addr_with_offset[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] at LABCELL_X46_Y50_N18
CF1_int_nxt_addr_with_offset[1] = ( CF1_new_burst_reg & ( ME1L26 & ( ((CF1L6 & ME1L63)) # (CF1_int_nxt_addr_reg[1]) ) ) ) # ( !CF1_new_burst_reg & ( ME1L26 & ( ((CF1L6 & CF1_in_burstwrap_reg[1])) # (CF1_int_nxt_addr_reg[1]) ) ) ) # ( CF1_new_burst_reg & ( !ME1L26 & ( (CF1_int_nxt_addr_reg[1]) # (CF1L6) ) ) ) # ( !CF1_new_burst_reg & ( !ME1L26 & ( ((CF1L6 & CF1_in_burstwrap_reg[1])) # (CF1_int_nxt_addr_reg[1]) ) ) );


--MD2_mem[1][81] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81] at FF_X43_Y48_N59
--register power-up is low

MD2_mem[1][81] = DFFEAS(MD2L106, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L106 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~29 at LABCELL_X43_Y48_N57
MD2L106 = (!MD2L76Q & (CF1_out_burstwrap_reg[1])) # (MD2L76Q & ((MD2_mem[1][81])));


--MD2_mem[1][36] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][36] at FF_X45_Y48_N50
--register power-up is low

MD2_mem[1][36] = DFFEAS(MD2L107, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L107 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~30 at LABCELL_X45_Y48_N48
MD2L107 = ( CF1_out_addr_reg[0] & ( (!MD2L76Q) # (MD2_mem[1][36]) ) ) # ( !CF1_out_addr_reg[0] & ( (MD2L76Q & MD2_mem[1][36]) ) );


--MD2_mem[0][80] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][80] at FF_X45_Y48_N4
--register power-up is low

MD2_mem[0][80] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD2L1, MD2L108,  ,  , VCC);


--BF1_p1_burst_uncompress_address_offset[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0] at LABCELL_X43_Y48_N21
BF1_p1_burst_uncompress_address_offset[0] = ( BF1L17 & ( MD2_mem[0][80] ) );


--AF2_out_data[1] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|out_data[1] at LABCELL_X46_Y50_N51
AF2_out_data[1] = ( CF1L61 & ( (!CF1_in_data_reg[89] & (RE2L61 & !CF1_new_burst_reg)) ) ) # ( !CF1L61 & ( (RE2L61 & ((!CF1_in_data_reg[89]) # (CF1_new_burst_reg))) ) );


--CF1L74 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 at LABCELL_X46_Y50_N27
CF1L74 = ( CF1_in_data_reg[89] & ( (!CF1L61 & (RE2L81 & CF1_new_burst_reg)) ) ) # ( !CF1_in_data_reg[89] & ( (!CF1_new_burst_reg & (((CF1_in_data_reg[88])))) # (CF1_new_burst_reg & (!CF1L61 & (RE2L81))) ) );


--CF1_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] at FF_X46_Y50_N8
--register power-up is low

CF1_int_byte_cnt_narrow_reg[0] = DFFEAS(AF2L1, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--NE1L45 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder1~2 at LABCELL_X48_Y49_N24
NE1L45 = ( !NC1_h2f_ARSIZE[1] & ( (!NC1_h2f_ARSIZE[2] & !NC1_h2f_ARSIZE[0]) ) );


--YD1_dr_data_out[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6] at FF_X9_Y6_N1
--register power-up is low

YD1_dr_data_out[6] = DFFEAS(YD1L394, A1L5722,  ,  , YD1L365,  ,  ,  ,  );


--YD1L378 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~22 at LABCELL_X9_Y4_N54
YD1L378 = ( YD1_read_state.ST_HEADER & ( (!YD1L377 & YD1_dr_data_out[6]) ) ) # ( !YD1_read_state.ST_HEADER & ( (YD1_dr_data_out[6] & !YD1L282) ) );


--YD1L379 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~23 at LABCELL_X9_Y4_N9
YD1L379 = ( CE1_received_esc & ( (FE1_full1 & !FE1_data1[5]) ) ) # ( !CE1_received_esc & ( (FE1_full1 & FE1_data1[5]) ) );


--YD1L380 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~24 at LABCELL_X9_Y6_N54
YD1L380 = ( YD1L378 & ( T1_state[4] & ( (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg) ) ) ) # ( !YD1L378 & ( T1_state[4] & ( (L1_splitter_nodes_receive_0[3] & (YD1L362 & (!R1_virtual_ir_scan_reg & YD1L379))) ) ) );


--JE1_read_data_buffer[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0] at FF_X40_Y43_N53
--register power-up is low

JE1_read_data_buffer[0] = DFFEAS(CG1L4, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[16] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16] at FF_X40_Y43_N31
--register power-up is low

JE1_read_data_buffer[16] = DFFEAS(CG1L52, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1_read_data_buffer[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8] at FF_X40_Y43_N35
--register power-up is low

JE1_read_data_buffer[8] = DFFEAS(CG1L28, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , !JE1L459,  ,  ,  ,  );


--JE1L332 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~0 at LABCELL_X40_Y43_N24
JE1L332 = ( JE1_read_data_buffer[8] & ( (!JE1_current_byte[1] & (((JE1_read_data_buffer[0])))) # (JE1_current_byte[1] & ((!JE1_current_byte[0]) # ((JE1_read_data_buffer[16])))) ) ) # ( !JE1_read_data_buffer[8] & ( (!JE1_current_byte[1] & (((JE1_read_data_buffer[0])))) # (JE1_current_byte[1] & (JE1_current_byte[0] & ((JE1_read_data_buffer[16])))) ) );


--JE1L333 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~1 at LABCELL_X40_Y47_N21
JE1L333 = ( MD10_mem[0][0] & ( (WF1_write_rp_valid & (((MD10_mem[0][68] & MD10_mem[0][32])) # (MD10_mem[0][64]))) ) ) # ( !MD10_mem[0][0] & ( (MD10_mem[0][68] & (MD10_mem[0][32] & WF1_write_rp_valid)) ) );


--JE1L334 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~2 at LABCELL_X48_Y43_N18
JE1L334 = ( MD11_mem[0][64] & ( NC1_f2h_RDATA[32] & ( (NC1_f2h_RVALID[0] & ((MD11_mem[0][68]) # (NC1_f2h_RDATA[0]))) ) ) ) # ( !MD11_mem[0][64] & ( NC1_f2h_RDATA[32] & ( (NC1_f2h_RVALID[0] & MD11_mem[0][68]) ) ) ) # ( MD11_mem[0][64] & ( !NC1_f2h_RDATA[32] & ( (NC1_f2h_RDATA[0] & NC1_f2h_RVALID[0]) ) ) );


--JE1L335 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~3 at LABCELL_X35_Y42_N48
JE1L335 = ( JE1_command[0] & ( JE1_current_byte[1] & ( (!JE1L511Q) # (JE1_counter[0]) ) ) ) # ( !JE1_command[0] & ( JE1_current_byte[1] & ( (JE1L511Q & JE1_counter[0]) ) ) ) # ( JE1_command[0] & ( !JE1_current_byte[1] & ( (!JE1L511Q) # ((JE1_counter[8] & JE1_current_byte[0])) ) ) ) # ( !JE1_command[0] & ( !JE1_current_byte[1] & ( (JE1_counter[8] & (JE1_current_byte[0] & JE1L511Q)) ) ) );


--JE1L336 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~4 at LABCELL_X36_Y43_N48
JE1L336 = ( JE1L332 & ( JE1_state.READ_SEND_ISSUE ) ) # ( JE1L332 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & (((JE1L334)) # (JE1L333))) # (JE1L459 & (((JE1L335)))) ) ) ) # ( !JE1L332 & ( !JE1_state.READ_SEND_ISSUE & ( (!JE1L459 & (((JE1L334)) # (JE1L333))) # (JE1L459 & (((JE1L335)))) ) ) );


--YD1_clock_sensor is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor at FF_X10_Y8_N49
--register power-up is low

YD1_clock_sensor = DFFEAS(YD1L314, GLOBAL(A1L335), BE5_dreg[6],  ,  ,  ,  ,  ,  );


--YD1_dr_info[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6] at FF_X1_Y7_N52
--register power-up is low

YD1_dr_info[6] = DFFEAS(YD1L433, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L432 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~6 at LABCELL_X1_Y7_N48
YD1L432 = ( YD1_dr_info[6] & ( (L1_splitter_nodes_receive_0[3] & (!R1_virtual_ir_scan_reg & T1_state[4])) ) );


--MD10L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0 at LABCELL_X43_Y45_N21
MD10L5 = ( MD10_mem_used[4] & ( WF1L5 ) ) # ( !MD10_mem_used[4] );


--MD10_mem[5][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][154] at FF_X45_Y47_N43
--register power-up is low

MD10_mem[5][154] = DFFEAS(MD10L857, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L754 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][154]~4 at LABCELL_X43_Y45_N12
MD10L754 = ( MD10L5 & ( (!MD10_mem_used[5]) # (MD10_mem[5][154]) ) ) # ( !MD10L5 & ( MD10_mem[4][154] ) );


--MD11L5 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0 at LABCELL_X29_Y44_N45
MD11L5 = ( MD11L161Q & ( (!MD11_mem_used[4]) # (NC1_f2h_RVALID[0]) ) ) # ( !MD11L161Q & ( !MD11_mem_used[4] ) );


--MD11_mem[5][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113] at FF_X34_Y43_N19
--register power-up is low

MD11_mem[5][113] = DFFEAS(MD11L126, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L112 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]~4 at MLABCELL_X34_Y43_N54
MD11L112 = ( MD11_mem[5][113] & ( (MD11_mem[4][113]) # (MD11L5) ) ) # ( !MD11_mem[5][113] & ( (!MD11L5 & ((MD11_mem[4][113]))) # (MD11L5 & (!MD11_mem_used[5])) ) );


--BE6_dreg[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] at FF_X23_Y25_N59
--register power-up is low

BE6_dreg[4] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[3],  ,  , VCC);


--YD1_dr_data_in[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1] at FF_X3_Y9_N13
--register power-up is low

YD1_dr_data_in[1] = DFFEAS(YD1L348, A1L5722,  ,  , YD1L347,  ,  ,  ,  );


--YD1_write_data_valid is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid at FF_X8_Y4_N43
--register power-up is low

YD1_write_data_valid = DFFEAS(YD1L279, A1L5722,  ,  , YD1L347,  ,  ,  ,  );


--YD1_write_data_bit_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0] at FF_X6_Y3_N2
--register power-up is low

YD1_write_data_bit_counter[0] = DFFEAS( , A1L5722,  ,  , YD1L680, YD1L685,  ,  , VCC);


--YD1_write_data_bit_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1] at FF_X6_Y3_N11
--register power-up is low

YD1_write_data_bit_counter[1] = DFFEAS( , A1L5722,  ,  , YD1L680, YD1L686,  ,  , VCC);


--YD1_write_data_bit_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2] at FF_X6_Y3_N13
--register power-up is low

YD1_write_data_bit_counter[2] = DFFEAS(YD1L687, A1L5722,  ,  , YD1L680,  ,  ,  ,  );


--YD1L494 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0 at MLABCELL_X8_Y5_N0
YD1L494 = ( YD1_write_data_valid & ( YD1L690 & ( (!YD1L683Q & (!YD1_write_data_bit_counter[2] & (YD1L681Q & YD1_write_state.ST_WRITE_DATA))) ) ) );


--YD1_dr_data_in[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2] at FF_X3_Y9_N19
--register power-up is low

YD1_dr_data_in[2] = DFFEAS(YD1L350, A1L5722,  ,  , YD1L347,  ,  ,  ,  );


--YD1_dr_data_in[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3] at FF_X6_Y5_N32
--register power-up is low

YD1_dr_data_in[3] = DFFEAS( , A1L5722,  ,  , YD1L347, YD1_dr_data_in[4],  ,  , VCC);


--DE1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc~0 at LABCELL_X7_Y7_N0
DE1L5 = ( DE1L1 & ( YD1_idle_remover_sink_data[0] & ( (!YD1_idle_remover_sink_valid & (((DE1_received_esc)))) # (YD1_idle_remover_sink_valid & (YD1_idle_remover_sink_data[2] & (!DE1_received_esc & !YD1_idle_remover_sink_data[1]))) ) ) ) # ( !DE1L1 & ( YD1_idle_remover_sink_data[0] & ( (!YD1_idle_remover_sink_valid & DE1_received_esc) ) ) ) # ( DE1L1 & ( !YD1_idle_remover_sink_data[0] & ( (DE1_received_esc & ((!YD1_idle_remover_sink_valid) # ((!YD1_idle_remover_sink_data[2] & YD1_idle_remover_sink_data[1])))) ) ) ) # ( !DE1L1 & ( !YD1_idle_remover_sink_data[0] & ( (!YD1_idle_remover_sink_valid & DE1_received_esc) ) ) );


--YD1_dr_data_in[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4] at FF_X6_Y5_N1
--register power-up is low

YD1_dr_data_in[4] = DFFEAS( , A1L5722,  ,  , YD1L347, YD1_dr_data_in[5],  ,  , VCC);


--YD1_dr_data_in[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5] at FF_X3_Y1_N22
--register power-up is low

YD1_dr_data_in[5] = DFFEAS(YD1L354, A1L5722,  ,  , YD1L347,  ,  ,  ,  );


--YD1_dr_data_in[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6] at FF_X3_Y9_N25
--register power-up is low

YD1_dr_data_in[6] = DFFEAS( , A1L5722,  ,  , YD1L347, YD1_dr_data_in[7],  ,  , VCC);


--YD1_dr_data_in[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7] at FF_X3_Y9_N47
--register power-up is low

YD1_dr_data_in[7] = DFFEAS(YD1L357, A1L5722,  ,  , YD1L347,  ,  ,  ,  );


--EE2_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1] at FF_X10_Y7_N23
--register power-up is low

EE2_dreg[1] = DFFEAS(EE2L5, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AF4L115 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector19~0 at LABCELL_X37_Y40_N12
AF4L115 = ( AF4L94 & ( AF4L70 & ( (((!NE2L54 & NC1_h2f_lw_AWBURST[1])) # (AF4L155)) # (NC1_h2f_lw_AWBURST[0]) ) ) ) # ( !AF4L94 & ( AF4L70 & ( ((AF4L155 & ((!NC1_h2f_lw_AWBURST[1]) # (NE2L54)))) # (NC1_h2f_lw_AWBURST[0]) ) ) ) # ( AF4L94 & ( !AF4L70 & ( (!NC1_h2f_lw_AWBURST[0] & (((!NE2L54 & NC1_h2f_lw_AWBURST[1])) # (AF4L155))) ) ) ) # ( !AF4L94 & ( !AF4L70 & ( (!NC1_h2f_lw_AWBURST[0] & (AF4L155 & ((!NC1_h2f_lw_AWBURST[1]) # (NE2L54)))) ) ) );


--AF4_address_burst[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0] at FF_X37_Y40_N49
--register power-up is low

AF4_address_burst[0] = DFFEAS(AF4L116, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--LF3_src_data[71] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[71] at LABCELL_X43_Y39_N21
LF3_src_data[71] = ( NE2L61 & ( ((LF3_saved_grant[0] & NE2L55)) # (LF3_saved_grant[1]) ) ) # ( !NE2L61 & ( (LF3_saved_grant[0] & NE2L55) ) );


--CF4_in_burstwrap_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] at FF_X43_Y39_N23
--register power-up is low

CF4_in_burstwrap_reg[1] = DFFEAS(LF3_src_data[71], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4_int_nxt_addr_reg[1] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] at FF_X43_Y39_N55
--register power-up is low

CF4_int_nxt_addr_reg[1] = DFFEAS(CF4L133, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L46 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 at LABCELL_X43_Y39_N30
CF4L46 = ( LF3_src_data[78] & ( (!CF4_in_size_reg[2] & (!CF4L128Q & !CF4_in_size_reg[1])) ) ) # ( !LF3_src_data[78] & ( (!CF4L128Q & (((!CF4_in_size_reg[2] & !CF4_in_size_reg[1])))) # (CF4L128Q & (!LF3_src_data[79])) ) );


--CF4L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 at LABCELL_X43_Y39_N12
CF4L63 = ( CF4_int_nxt_addr_reg[1] & ( CF4_in_burstwrap_reg[1] & ( (!CF4L128Q) # ((CF4L64 & CF4L46)) ) ) ) # ( !CF4_int_nxt_addr_reg[1] & ( CF4_in_burstwrap_reg[1] & ( (!CF4L128Q & (CF4L10)) # (CF4L128Q & (((CF4L64 & CF4L46)))) ) ) ) # ( CF4_int_nxt_addr_reg[1] & ( !CF4_in_burstwrap_reg[1] & ( (!CF4L128Q) # ((CF4L64 & CF4L46)) ) ) ) # ( !CF4_int_nxt_addr_reg[1] & ( !CF4_in_burstwrap_reg[1] & ( (CF4L128Q & (CF4L64 & CF4L46)) ) ) );


--CF4L47 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 at LABCELL_X43_Y39_N42
CF4L47 = ( CF4L46 & ( (!CF4L128Q & (CF4_in_size_reg[0])) # (CF4L128Q & ((LF3_src_data[77]))) ) );


--CF4_int_nxt_addr_reg_dly[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] at FF_X42_Y39_N7
--register power-up is low

CF4_int_nxt_addr_reg_dly[0] = DFFEAS(CF4L62, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_int_byte_cnt_narrow_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] at FF_X42_Y39_N58
--register power-up is low

CF4_int_byte_cnt_narrow_reg[0] = DFFEAS(CF4L105, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--AF5L1 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0 at LABCELL_X36_Y37_N30
AF5L1 = ( CF2_in_size_reg[1] & ( (!LF1L22 & (CF2_new_burst_reg & CF2L23)) ) ) # ( !CF2_in_size_reg[1] & ( (CF2L23 & ((!LF1L22) # (!CF2_new_burst_reg))) ) );


--CF2_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] at FF_X37_Y38_N55
--register power-up is low

CF2_int_nxt_addr_reg[0] = DFFEAS(CF2_nxt_addr[0], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] at FF_X36_Y36_N56
--register power-up is low

CF2_in_burstwrap_reg[0] = DFFEAS(CF2L108, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF2L39 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 at LABCELL_X36_Y37_N21
CF2L39 = ( CF2L10 & ( (!CF2_in_burstwrap_reg[0] & !CF2_int_nxt_addr_reg[0]) ) ) # ( !CF2L10 & ( !CF2_int_nxt_addr_reg[0] ) );


--CF2L40 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 at LABCELL_X36_Y37_N18
CF2L40 = ( CF2_new_burst_reg & ( (AF5L1 & (NC1_h2f_lw_ARADDR[0] & LF1_saved_grant[1])) ) ) # ( !CF2_new_burst_reg & ( !CF2L39 ) );


--AF4L154 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[0]~16 at LABCELL_X37_Y40_N27
AF4L154 = ( NC1_h2f_lw_AWADDR[0] & ( AF4L122Q ) ) # ( !NC1_h2f_lw_AWADDR[0] & ( AF4L122Q & ( NE2_sop_enable ) ) ) # ( NC1_h2f_lw_AWADDR[0] & ( !AF4L122Q & ( !NE2_sop_enable ) ) );


--CF3L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 at MLABCELL_X39_Y39_N51
CF3L56 = ( LF2_saved_grant[0] & ( ((NC1_h2f_lw_ARADDR[0] & LF2_saved_grant[1])) # (AF4L154) ) ) # ( !LF2_saved_grant[0] & ( (NC1_h2f_lw_ARADDR[0] & LF2_saved_grant[1]) ) );


--CF3_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] at FF_X40_Y39_N50
--register power-up is low

CF3_int_nxt_addr_reg[0] = DFFEAS(CF3L158, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] at FF_X40_Y39_N37
--register power-up is low

CF3_in_burstwrap_reg[0] = DFFEAS(LF2_src_data[70], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF3L57 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 at MLABCELL_X39_Y39_N24
CF3L57 = ( AF6L1 & ( CF3L56 & ( (!CF3L157Q & (((CF3_in_burstwrap_reg[0] & CF3L14)) # (CF3_int_nxt_addr_reg[0]))) ) ) ) # ( !AF6L1 & ( CF3L56 & ( (((CF3_in_burstwrap_reg[0] & CF3L14)) # (CF3_int_nxt_addr_reg[0])) # (CF3L157Q) ) ) ) # ( AF6L1 & ( !CF3L56 & ( (!CF3L157Q & (((CF3_in_burstwrap_reg[0] & CF3L14)) # (CF3_int_nxt_addr_reg[0]))) ) ) ) # ( !AF6L1 & ( !CF3L56 & ( (!CF3L157Q & (((CF3_in_burstwrap_reg[0] & CF3L14)) # (CF3_int_nxt_addr_reg[0]))) ) ) );


--AF1L40 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[0]~1 at LABCELL_X50_Y50_N15
AF1L40 = ( AF1_address_burst[0] & ( (NC1_h2f_AWADDR[0]) # (NE1_sop_enable) ) ) # ( !AF1_address_burst[0] & ( (!NE1_sop_enable & NC1_h2f_AWADDR[0]) ) );


--NE1L3 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~2 at LABCELL_X46_Y49_N3
NE1L3 = ( NC1_h2f_AWLEN[2] & ( !NC1_h2f_AWSIZE[0] $ (NC1_h2f_AWLEN[3]) ) ) # ( !NC1_h2f_AWLEN[2] & ( !NC1_h2f_AWSIZE[0] $ ((((!NC1_h2f_AWLEN[0]) # (NC1_h2f_AWLEN[3])) # (NC1_h2f_AWLEN[1]))) ) );


--ME1L65 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~11 at MLABCELL_X47_Y50_N33
ME1L65 = ( !NE1L1 & ( (!NC1_h2f_AWSIZE[2] & (!NC1_h2f_AWLEN[3] & (!NE1L3 & !NE1L2))) ) );


--AF1L32 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector29~0 at LABCELL_X50_Y50_N24
AF1L32 = ( AF1L10 & ( AF1L40 & ( (((!NC1_h2f_AWBURST[1]) # (ME1L65)) # (NC1_h2f_AWBURST[0])) # (AF1L22) ) ) ) # ( !AF1L10 & ( AF1L40 & ( (!NC1_h2f_AWBURST[0] & (((!NC1_h2f_AWBURST[1]) # (ME1L65)) # (AF1L22))) ) ) ) # ( AF1L10 & ( !AF1L40 & ( ((AF1L22 & (!ME1L65 & NC1_h2f_AWBURST[1]))) # (NC1_h2f_AWBURST[0]) ) ) ) # ( !AF1L10 & ( !AF1L40 & ( (AF1L22 & (!NC1_h2f_AWBURST[0] & (!ME1L65 & NC1_h2f_AWBURST[1]))) ) ) );


--ME1L36 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[118]~8 at LABCELL_X48_Y50_N33
ME1L36 = (NC1_h2f_ARBURST[1] & ME1_saved_grant[1]);


--ME1L27 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~9 at LABCELL_X48_Y50_N6
ME1L27 = ( ME1L36 & ( (((NE1L8) # (NC1_h2f_ARLEN[3])) # (NE1L7)) # (NC1_h2f_ARSIZE[2]) ) );


--ME1L28 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~10 at MLABCELL_X47_Y50_N15
ME1L28 = ( NE1L2 & ( NE1L1 & ( (!ME1L61 & !ME1L32) ) ) ) # ( !NE1L2 & ( NE1L1 & ( (!ME1L61 & !ME1L32) ) ) ) # ( NE1L2 & ( !NE1L1 & ( (!ME1L61 & !ME1L32) ) ) ) # ( !NE1L2 & ( !NE1L1 & ( (!ME1L32 & ((!ME1L61) # ((!NC1_h2f_AWLEN[3] & !NC1_h2f_AWSIZE[2])))) ) ) );


--ME1L29 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[117]~11 at MLABCELL_X47_Y50_N51
ME1L29 = ( NE1L15 & ( ME1L28 & ( (((ME1L60 & NE1L27)) # (ME1L27)) # (ME1L62) ) ) ) # ( !NE1L15 & ( ME1L28 & ( ((ME1L60 & NE1L27)) # (ME1L27) ) ) ) # ( NE1L15 & ( !ME1L28 ) ) # ( !NE1L15 & ( !ME1L28 ) );


--CF1L148 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 at LABCELL_X46_Y50_N12
CF1L148 = ( AF2_out_data[1] & ( (!CF1_new_burst_reg & (((!CF1_in_burstwrap_reg[1] & CF1_int_nxt_addr_reg[1])))) # (CF1_new_burst_reg & (!ME1L29)) ) ) # ( !AF2_out_data[1] & ( (!CF1_new_burst_reg & (!CF1_in_burstwrap_reg[1] & CF1_int_nxt_addr_reg[1])) ) );


--ME1L66 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~12 at LABCELL_X48_Y50_N30
ME1L66 = ( ME1_saved_grant[0] & ( (NE1L19 & !NC1_h2f_AWBURST[1]) ) );


--NE1L9 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~2 at LABCELL_X48_Y49_N48
NE1L9 = ( NC1_h2f_ARLEN[2] & ( NC1_h2f_ARLEN[3] & ( NC1_h2f_ARSIZE[0] ) ) ) # ( !NC1_h2f_ARLEN[2] & ( NC1_h2f_ARLEN[3] & ( NC1_h2f_ARSIZE[0] ) ) ) # ( NC1_h2f_ARLEN[2] & ( !NC1_h2f_ARLEN[3] & ( !NC1_h2f_ARSIZE[0] ) ) ) # ( !NC1_h2f_ARLEN[2] & ( !NC1_h2f_ARLEN[3] & ( !NC1_h2f_ARSIZE[0] $ (((!NC1_h2f_ARLEN[0]) # (NC1_h2f_ARLEN[1]))) ) ) );


--ME1L21 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~12 at LABCELL_X48_Y50_N12
ME1L21 = ( NE1L9 & ( NC1_h2f_ARSIZE[2] & ( ME1L36 ) ) ) # ( !NE1L9 & ( NC1_h2f_ARSIZE[2] & ( ME1L36 ) ) ) # ( NE1L9 & ( !NC1_h2f_ARSIZE[2] & ( ME1L36 ) ) ) # ( !NE1L9 & ( !NC1_h2f_ARSIZE[2] & ( (ME1L36 & (((NE1L7) # (NE1L8)) # (NC1_h2f_ARLEN[3]))) ) ) );


--ME1L22 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~13 at LABCELL_X48_Y50_N54
ME1L22 = ( !ME1L32 & ( !ME1L21 & ( (!NE1L31 & ((!ME1L61) # ((ME1L65)))) # (NE1L31 & (!ME1L60 & ((!ME1L61) # (ME1L65)))) ) ) );


--CF1_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] at FF_X43_Y50_N17
--register power-up is low

CF1_in_burstwrap_reg[0] = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_NON_PIPELINED_INPUTS.load_next_cmd, ME1L24,  ,  , VCC);


--CF1_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] at FF_X43_Y50_N32
--register power-up is low

CF1_int_nxt_addr_reg[0] = DFFEAS(CF1L147, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--CF1_int_nxt_addr_with_offset[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] at LABCELL_X43_Y50_N18
CF1_int_nxt_addr_with_offset[0] = ( ME1L66 & ( CF1_in_burstwrap_reg[0] & ( (CF1L10) # (CF1_int_nxt_addr_reg[0]) ) ) ) # ( !ME1L66 & ( CF1_in_burstwrap_reg[0] & ( ((CF1L10 & ((!CF1_new_burst_reg) # (!ME1L22)))) # (CF1_int_nxt_addr_reg[0]) ) ) ) # ( ME1L66 & ( !CF1_in_burstwrap_reg[0] & ( ((CF1_new_burst_reg & CF1L10)) # (CF1_int_nxt_addr_reg[0]) ) ) ) # ( !ME1L66 & ( !CF1_in_burstwrap_reg[0] & ( ((CF1_new_burst_reg & (!ME1L22 & CF1L10))) # (CF1_int_nxt_addr_reg[0]) ) ) );


--MD2_mem[1][80] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][80] at FF_X43_Y49_N8
--register power-up is low

MD2_mem[1][80] = DFFEAS(MD2L108, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L108 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem~31 at LABCELL_X43_Y49_N6
MD2L108 = ( CF1_out_burstwrap_reg[0] & ( (!MD2_mem_used[1]) # (MD2_mem[1][80]) ) ) # ( !CF1_out_burstwrap_reg[0] & ( (MD2_mem_used[1] & MD2_mem[1][80]) ) );


--AF2L1 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0 at LABCELL_X46_Y50_N6
AF2L1 = ( ME1_src_data[126] & ( ME1_src_data[124] & ( (!CF1_in_data_reg[89] & (!CF1_new_burst_reg & !CF1_in_data_reg[88])) ) ) ) # ( !ME1_src_data[126] & ( ME1_src_data[124] & ( (!CF1_in_data_reg[89] & (!CF1_new_burst_reg & !CF1_in_data_reg[88])) ) ) ) # ( ME1_src_data[126] & ( !ME1_src_data[124] & ( (!CF1_in_data_reg[89] & (!CF1_new_burst_reg & !CF1_in_data_reg[88])) ) ) ) # ( !ME1_src_data[126] & ( !ME1_src_data[124] & ( (!CF1_new_burst_reg & (!CF1_in_data_reg[89] & ((!CF1_in_data_reg[88])))) # (CF1_new_burst_reg & (((!ME1_src_data[125])))) ) ) );


--AF2_out_data[0] is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|out_data[0] at LABCELL_X43_Y50_N33
AF2_out_data[0] = ( AF2L1 & ( RE2L59 ) );


--YD1_dr_data_out[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7] at FF_X2_Y4_N55
--register power-up is low

YD1_dr_data_out[7] = DFFEAS( , A1L5722,  ,  , YD1L365, YD1L385,  ,  , VCC);


--CG1L2 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[8]~63 at LABCELL_X42_Y47_N27
CG1L2 = ( MD10_mem[0][65] & ( ((MD10_mem[0][40] & MD10_mem[0][69])) # (MD10_mem[0][8]) ) ) # ( !MD10_mem[0][65] & ( (MD10_mem[0][40] & MD10_mem[0][69]) ) );


--CG1L3 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[8]~64 at MLABCELL_X47_Y45_N0
CG1L3 = ( MD11_mem[0][65] & ( NC1_f2h_RDATA[8] ) ) # ( !MD11_mem[0][65] & ( NC1_f2h_RDATA[8] & ( (NC1_f2h_RDATA[40] & MD11_mem[0][69]) ) ) ) # ( MD11_mem[0][65] & ( !NC1_f2h_RDATA[8] & ( (NC1_f2h_RDATA[40] & MD11_mem[0][69]) ) ) ) # ( !MD11_mem[0][65] & ( !NC1_f2h_RDATA[8] & ( (NC1_f2h_RDATA[40] & MD11_mem[0][69]) ) ) );


--CG1L4 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[8]~65 at LABCELL_X40_Y43_N51
CG1L4 = (!WF1_write_rp_valid & (NC1_f2h_RVALID[0] & ((CG1L3)))) # (WF1_write_rp_valid & (((NC1_f2h_RVALID[0] & CG1L3)) # (CG1L2)));


--CG1L50 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[24]~66 at MLABCELL_X34_Y45_N21
CG1L50 = ( MD10_mem[0][24] & ( ((MD10_mem[0][71] & MD10_mem[0][56])) # (MD10_mem[0][67]) ) ) # ( !MD10_mem[0][24] & ( (MD10_mem[0][71] & MD10_mem[0][56]) ) );


--CG1L51 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[24]~67 at LABCELL_X50_Y45_N45
CG1L51 = ( NC1_f2h_RDATA[24] & ( NC1_f2h_RDATA[56] & ( (MD11_mem[0][67]) # (MD11_mem[0][71]) ) ) ) # ( !NC1_f2h_RDATA[24] & ( NC1_f2h_RDATA[56] & ( MD11_mem[0][71] ) ) ) # ( NC1_f2h_RDATA[24] & ( !NC1_f2h_RDATA[56] & ( MD11_mem[0][67] ) ) );


--CG1L52 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[24]~68 at LABCELL_X40_Y43_N30
CG1L52 = ( CG1L50 & ( ((NC1_f2h_RVALID[0] & CG1L51)) # (WF1_write_rp_valid) ) ) # ( !CG1L50 & ( (NC1_f2h_RVALID[0] & CG1L51) ) );


--CG1L26 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[16]~69 at LABCELL_X36_Y47_N57
CG1L26 = ( MD10L151Q & ( MD10_mem[0][16] & ( (MD10_mem[0][48]) # (MD10_mem[0][66]) ) ) ) # ( !MD10L151Q & ( MD10_mem[0][16] & ( MD10_mem[0][66] ) ) ) # ( MD10L151Q & ( !MD10_mem[0][16] & ( MD10_mem[0][48] ) ) );


--CG1L27 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[16]~70 at LABCELL_X50_Y45_N24
CG1L27 = ( NC1_f2h_RDATA[16] & ( ((MD11_mem[0][70] & NC1_f2h_RDATA[48])) # (MD11_mem[0][66]) ) ) # ( !NC1_f2h_RDATA[16] & ( (MD11_mem[0][70] & NC1_f2h_RDATA[48]) ) );


--CG1L28 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|src_data[16]~71 at LABCELL_X40_Y43_N33
CG1L28 = ( CG1L27 & ( ((WF1_write_rp_valid & CG1L26)) # (NC1_f2h_RVALID[0]) ) ) # ( !CG1L27 & ( (WF1_write_rp_valid & CG1L26) ) );


--BE5_dreg[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] at FF_X10_Y8_N22
--register power-up is low

BE5_dreg[6] = DFFEAS( , GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  , BE5_dreg[5],  ,  , VCC);


--YD1_dr_info[7] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7] at FF_X1_Y7_N46
--register power-up is low

YD1_dr_info[7] = DFFEAS(YD1L434, A1L5722,  ,  , YD1L416,  ,  ,  ,  );


--YD1L433 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~7 at LABCELL_X1_Y7_N51
YD1L433 = ( YD1_dr_info[7] & ( (L1_splitter_nodes_receive_0[3] & (T1_state[4] & !R1_virtual_ir_scan_reg)) ) );


--MD10L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0 at MLABCELL_X39_Y44_N54
MD10L6 = ( MD10_mem_used[5] & ( WF1L5 ) ) # ( !MD10_mem_used[5] );


--MD10_mem[6][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][154] at FF_X45_Y47_N25
--register power-up is low

MD10_mem[6][154] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1076,  ,  , VCC);


--MD10L857 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][154]~5 at LABCELL_X45_Y47_N42
MD10L857 = ( MD10_mem[6][154] & ( (MD10_mem[5][154]) # (MD10L6) ) ) # ( !MD10_mem[6][154] & ( (!MD10L6 & ((MD10_mem[5][154]))) # (MD10L6 & (!MD10_mem_used[6])) ) );


--MD10_mem[6][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][69] at FF_X47_Y46_N25
--register power-up is low

MD10_mem[6][69] = DFFEAS(MD10L975, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][65] at FF_X47_Y46_N29
--register power-up is low

MD10_mem[6][65] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1078,  ,  , VCC);


--MD10_mem[6][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][70] at FF_X47_Y46_N55
--register power-up is low

MD10_mem[6][70] = DFFEAS(MD10L977, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][66] at FF_X47_Y46_N59
--register power-up is low

MD10_mem[6][66] = DFFEAS(MD10L969, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][71] at FF_X47_Y46_N38
--register power-up is low

MD10_mem[6][71] = DFFEAS(MD10L979, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][67] at FF_X30_Y46_N43
--register power-up is low

MD10_mem[6][67] = DFFEAS(MD10L971, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][68] at FF_X47_Y44_N29
--register power-up is low

MD10_mem[6][68] = DFFEAS(MD10L973, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][64] at FF_X47_Y44_N44
--register power-up is low

MD10_mem[6][64] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1084,  ,  , VCC);


--MD11_mem[6][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][68] at FF_X33_Y43_N1
--register power-up is low

MD11_mem[6][68] = DFFEAS(MD11L136, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11L6 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0 at MLABCELL_X34_Y43_N51
MD11L6 = ( MD11_mem_used[5] & ( (NC1_f2h_RVALID[0] & MD11_mem_used[0]) ) ) # ( !MD11_mem_used[5] );


--MD11_mem[6][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][64] at FF_X33_Y43_N4
--register power-up is low

MD11_mem[6][64] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7, MD11L179,  ,  , VCC);


--MD11_mem[6][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][69] at FF_X33_Y43_N43
--register power-up is low

MD11_mem[6][69] = DFFEAS(MD11L138, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11_mem[6][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][65] at FF_X33_Y43_N46
--register power-up is low

MD11_mem[6][65] = DFFEAS(MD11L130, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11_mem[6][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][66] at FF_X33_Y43_N25
--register power-up is low

MD11_mem[6][66] = DFFEAS(MD11L132, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11_mem[6][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][71] at FF_X33_Y43_N28
--register power-up is low

MD11_mem[6][71] = DFFEAS(MD11L142, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11_mem[6][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][67] at FF_X33_Y43_N58
--register power-up is low

MD11_mem[6][67] = DFFEAS(MD11L134, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11_mem[6][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][70] at FF_X33_Y43_N49
--register power-up is low

MD11_mem[6][70] = DFFEAS(MD11L140, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD10_mem[6][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][106] at FF_X47_Y44_N25
--register power-up is low

MD10_mem[6][106] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1085,  ,  , VCC);


--MD11_mem[6][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][106] at FF_X33_Y43_N55
--register power-up is low

MD11_mem[6][106] = DFFEAS(MD11L144, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11_mem[6][113] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113] at FF_X33_Y43_N52
--register power-up is low

MD11_mem[6][113] = DFFEAS(MD11L146, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD11L7,  ,  ,  ,  );


--MD11L126 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]~5 at MLABCELL_X34_Y43_N18
MD11L126 = ( MD11L6 & ( (!MD11_mem_used[6]) # (MD11_mem[6][113]) ) ) # ( !MD11L6 & ( MD11_mem[5][113] ) );


--BE6_dreg[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] at FF_X23_Y25_N56
--register power-up is low

BE6_dreg[3] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[2],  ,  , VCC);


--YD1L347 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0 at LABCELL_X2_Y4_N57
YD1L347 = ( YD1L690 & ( YD1_write_state.ST_WRITE_DATA ) );


--YD1_valid_write_data_length_byte_counter[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5] at FF_X6_Y4_N4
--register power-up is low

YD1_valid_write_data_length_byte_counter[5] = DFFEAS(YD1L658, A1L5722,  ,  , YD1L635,  ,  ,  ,  );


--YD1_valid_write_data_length_byte_counter[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0] at FF_X8_Y4_N50
--register power-up is low

YD1_valid_write_data_length_byte_counter[0] = DFFEAS(YD1L662, A1L5722,  ,  , YD1L635,  ,  ,  ,  );


--YD1_valid_write_data_length_byte_counter[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1] at FF_X6_Y4_N28
--register power-up is low

YD1_valid_write_data_length_byte_counter[1] = DFFEAS( , A1L5722,  ,  , YD1L635, YD1L663,  ,  , VCC);


--YD1_valid_write_data_length_byte_counter[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2] at FF_X8_Y4_N23
--register power-up is low

YD1_valid_write_data_length_byte_counter[2] = DFFEAS(YD1L664, A1L5722,  ,  , YD1L635,  ,  ,  ,  );


--YD1_valid_write_data_length_byte_counter[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] at FF_X3_Y3_N2
--register power-up is low

YD1_valid_write_data_length_byte_counter[3] = DFFEAS( , A1L5722,  ,  , YD1L635, YD1L665,  ,  , VCC);


--YD1_valid_write_data_length_byte_counter[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4] at FF_X8_Y4_N19
--register power-up is low

YD1_valid_write_data_length_byte_counter[4] = DFFEAS(YD1L666, A1L5722,  ,  , YD1L635,  ,  ,  ,  );


--YD1L276 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~0 at MLABCELL_X8_Y4_N54
YD1L276 = ( !YD1_valid_write_data_length_byte_counter[0] & ( (!YD1_valid_write_data_length_byte_counter[3] & (!YD1_valid_write_data_length_byte_counter[4] & (!YD1_valid_write_data_length_byte_counter[2] & !YD1_valid_write_data_length_byte_counter[1]))) ) );


--YD1_valid_write_data_length_byte_counter[6] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6] at FF_X6_Y4_N2
--register power-up is low

YD1_valid_write_data_length_byte_counter[6] = DFFEAS(YD1L667, A1L5722,  ,  , YD1L635,  ,  ,  ,  );


--YD1L277 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~1 at MLABCELL_X6_Y4_N33
YD1L277 = ( !YD1_valid_write_data_length_byte_counter[10] & ( (!YD1_valid_write_data_length_byte_counter[6] & (!YD1_valid_write_data_length_byte_counter[18] & (!YD1_valid_write_data_length_byte_counter[7] & !YD1_valid_write_data_length_byte_counter[9]))) ) );


--YD1L278 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~2 at MLABCELL_X8_Y4_N0
YD1L278 = ( !YD1_valid_write_data_length_byte_counter[16] & ( !YD1_valid_write_data_length_byte_counter[11] & ( (!YD1_valid_write_data_length_byte_counter[12] & (!YD1_valid_write_data_length_byte_counter[13] & (!YD1_valid_write_data_length_byte_counter[15] & !YD1_valid_write_data_length_byte_counter[14]))) ) ) );


--YD1L279 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~3 at MLABCELL_X8_Y4_N42
YD1L279 = ( YD1L277 & ( YD1L276 & ( (!YD1L278) # (((YD1_valid_write_data_length_byte_counter[5]) # (YD1_valid_write_data_length_byte_counter[8])) # (YD1_valid_write_data_length_byte_counter[17])) ) ) ) # ( !YD1L277 & ( YD1L276 ) ) # ( YD1L277 & ( !YD1L276 ) ) # ( !YD1L277 & ( !YD1L276 ) );


--YD1L685 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~0 at MLABCELL_X6_Y3_N15
YD1L685 = ( !YD1L681Q & ( (YD1_write_state.ST_WRITE_DATA & (T1_state[4] & (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg))) ) );


--YD1L680 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1 at MLABCELL_X6_Y3_N54
YD1L680 = ( YD1L280 & ( ((WD1L3 & YD1_write_state.ST_WRITE_DATA)) # (WD1_virtual_state_cdr) ) );


--YD1L686 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~2 at MLABCELL_X6_Y3_N6
YD1L686 = ( !R1_virtual_ir_scan_reg & ( YD1_write_state.ST_WRITE_DATA & ( (L1_splitter_nodes_receive_0[3] & (T1_state[4] & (!YD1_write_data_bit_counter[0] $ (YD1L683Q)))) ) ) );


--YD1L75 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add3~0 at MLABCELL_X6_Y3_N30
YD1L75 = ( YD1_write_data_bit_counter[2] & ( (!YD1_write_data_bit_counter[0] & !YD1L683Q) ) ) # ( !YD1_write_data_bit_counter[2] & ( (YD1L683Q) # (YD1_write_data_bit_counter[0]) ) );


--YD1L687 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~3 at MLABCELL_X6_Y3_N12
YD1L687 = ( !R1_virtual_ir_scan_reg & ( (YD1_write_state.ST_WRITE_DATA & (T1_state[4] & (L1_splitter_nodes_receive_0[3] & !YD1L75))) ) );


--EE2_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] at FF_X10_Y7_N31
--register power-up is low

EE2_dreg[0] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , EE2_din_s1,  ,  , VCC);


--CF4L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 at MLABCELL_X39_Y39_N21
CF4L61 = (!LF3_saved_grant[0] & (LF3_saved_grant[1] & (NC1_h2f_lw_ARADDR[0]))) # (LF3_saved_grant[0] & (((LF3_saved_grant[1] & NC1_h2f_lw_ARADDR[0])) # (AF4L154)));


--CF4_int_nxt_addr_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] at FF_X42_Y39_N37
--register power-up is low

CF4_int_nxt_addr_reg[0] = DFFEAS(CF4L129, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4_in_burstwrap_reg[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] at FF_X42_Y39_N2
--register power-up is low

CF4_in_burstwrap_reg[0] = DFFEAS(LF3_src_data[70], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 at LABCELL_X42_Y39_N6
CF4L62 = ( !CF4L128Q & ( AF7L1 & ( ((CF4_in_burstwrap_reg[0] & CF4L14)) # (CF4_int_nxt_addr_reg[0]) ) ) ) # ( CF4L128Q & ( !AF7L1 & ( CF4L61 ) ) ) # ( !CF4L128Q & ( !AF7L1 & ( ((CF4_in_burstwrap_reg[0] & CF4L14)) # (CF4_int_nxt_addr_reg[0]) ) ) );


--NE2L62 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13~0 at LABCELL_X36_Y36_N0
NE2L62 = ( !NC1_h2f_lw_ARLEN[0] & ( (!NC1_h2f_lw_ARLEN[2] & (!NC1_h2f_lw_ARLEN[1] & !NC1_h2f_lw_ARLEN[3])) ) );


--NE2L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13~1 at LABCELL_X36_Y36_N24
NE2L63 = ( NC1_h2f_lw_ARBURST[0] ) # ( !NC1_h2f_lw_ARBURST[0] & ( (!NC1_h2f_lw_ARBURST[1] & (((NE2L38)))) # (NC1_h2f_lw_ARBURST[1] & ((!NE2L62) # ((!NE2L49)))) ) );


--CF2L108 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0 at LABCELL_X36_Y36_N54
CF2L108 = ( NC1_h2f_lw_ARBURST[1] & ( LF1_saved_grant[1] & ( (!NE2L49) # ((!NE2L62) # (NC1_h2f_lw_ARBURST[0])) ) ) ) # ( !NC1_h2f_lw_ARBURST[1] & ( LF1_saved_grant[1] & ( (NE2L38) # (NC1_h2f_lw_ARBURST[0]) ) ) );


--CF2_nxt_addr[0] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] at LABCELL_X37_Y38_N54
CF2_nxt_addr[0] = ( CF2L40 & ( (!CF2_new_burst_reg & ((!CF2_in_burstwrap_reg[0]))) # (CF2_new_burst_reg & (!CF2L108)) ) );


--NE2L56 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6~0 at LABCELL_X37_Y40_N42
NE2L56 = ( NE2L22 & ( ((!NC1_h2f_lw_AWBURST[1]) # ((!NE2L54) # (NE2L2))) # (NC1_h2f_lw_AWBURST[0]) ) ) # ( !NE2L22 & ( ((NC1_h2f_lw_AWBURST[1] & ((!NE2L54) # (NE2L2)))) # (NC1_h2f_lw_AWBURST[0]) ) );


--LF2_src_data[70] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|src_data[70] at LABCELL_X40_Y39_N36
LF2_src_data[70] = ( LF2_saved_grant[0] & ( ((LF2_saved_grant[1] & NE2L63)) # (NE2L56) ) ) # ( !LF2_saved_grant[0] & ( (LF2_saved_grant[1] & NE2L63) ) );


--ME1L23 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~14 at LABCELL_X48_Y50_N24
ME1L23 = ( NE1L31 & ( (ME1_saved_grant[1] & ((!NC1_h2f_ARBURST[1]) # ((!ME1L25) # (NE1L9)))) ) ) # ( !NE1L31 & ( (NC1_h2f_ARBURST[1] & (ME1_saved_grant[1] & ((!ME1L25) # (NE1L9)))) ) );


--ME1L24 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|src_data[116]~15 at LABCELL_X48_Y50_N48
ME1L24 = ( ME1L61 & ( (!ME1L65) # (((ME1L32) # (ME1L23)) # (ME1L66)) ) ) # ( !ME1L61 & ( ((ME1L32) # (ME1L23)) # (ME1L66) ) );


--CF1L147 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 at LABCELL_X43_Y50_N30
CF1L147 = ( CF1_in_burstwrap_reg[0] & ( (AF2_out_data[0] & (CF1_new_burst_reg & !ME1L24)) ) ) # ( !CF1_in_burstwrap_reg[0] & ( (!CF1_new_burst_reg & (((CF1_int_nxt_addr_with_offset[0])))) # (CF1_new_burst_reg & (AF2_out_data[0] & ((!ME1L24)))) ) );


--YD1L384 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~25 at MLABCELL_X8_Y4_N30
YD1L384 = ( FE1_full1 & ( !R1_virtual_ir_scan_reg & ( (FE1_data1[7] & (L1_splitter_nodes_receive_0[3] & T1_state[4])) ) ) );


--YD1L385 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~26 at LABCELL_X7_Y5_N42
YD1L385 = ( YD1L268 & ( (YD1L384 & ((!YD1L369 & ((YD1L486))) # (YD1L369 & (YD1L383)))) ) ) # ( !YD1L268 & ( (YD1L384 & (YD1L369 & YD1L383)) ) );


--BE5_dreg[5] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5] at FF_X10_Y8_N38
--register power-up is low

BE5_dreg[5] = DFFEAS( , GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  , BE5_dreg[4],  ,  , VCC);


--YD1_clock_sense_reset_n is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n at FF_X4_Y7_N43
--register power-up is low

YD1_clock_sense_reset_n = DFFEAS(WD1_virtual_state_udr, A1L5722,  ,  , YD1L281,  ,  ,  ,  );


--YD1_dr_info[8] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8] at FF_X1_Y7_N22
--register power-up is low

YD1_dr_info[8] = DFFEAS(YD1L426, A1L5722,  ,  ,  ,  ,  ,  ,  );


--YD1L434 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~8 at LABCELL_X1_Y7_N45
YD1L434 = (L1_splitter_nodes_receive_0[3] & (T1_state[4] & (YD1_dr_info[8] & !R1_virtual_ir_scan_reg)));


--MD10_mem[7][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][154] at FF_X45_Y47_N47
--register power-up is low

MD10_mem[7][154] = DFFEAS(MD10L1076, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1076 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~6 at LABCELL_X45_Y47_N45
MD10L1076 = (!MD10L1069Q) # (MD10_mem[7][154]);


--MD10L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0 at MLABCELL_X39_Y44_N57
MD10L7 = ( MD10_mem_used[6] & ( WF1L5 ) ) # ( !MD10_mem_used[6] );


--MD10_mem[7][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][69] at FF_X47_Y46_N20
--register power-up is low

MD10_mem[7][69] = DFFEAS(MD10L1077, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1077 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~7 at MLABCELL_X47_Y46_N18
MD10L1077 = ( RE3L6 & ( (!MD10L1069Q) # (MD10_mem[7][69]) ) ) # ( !RE3L6 & ( (MD10L1069Q & MD10_mem[7][69]) ) );


--MD10_mem[7][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][65] at FF_X47_Y46_N23
--register power-up is low

MD10_mem[7][65] = DFFEAS(MD10L1078, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1078 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~8 at MLABCELL_X47_Y46_N21
MD10L1078 = ( RE3L2 & ( (!MD10L1069Q) # (MD10_mem[7][65]) ) ) # ( !RE3L2 & ( (MD10L1069Q & MD10_mem[7][65]) ) );


--MD10_mem[7][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][70] at FF_X47_Y46_N50
--register power-up is low

MD10_mem[7][70] = DFFEAS(MD10L1079, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1079 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~9 at MLABCELL_X47_Y46_N48
MD10L1079 = ( RE3L7 & ( (!MD10L1069Q) # (MD10_mem[7][70]) ) ) # ( !RE3L7 & ( (MD10L1069Q & MD10_mem[7][70]) ) );


--MD10_mem[7][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][66] at FF_X47_Y46_N53
--register power-up is low

MD10_mem[7][66] = DFFEAS(MD10L1080, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1080 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~10 at MLABCELL_X47_Y46_N51
MD10L1080 = ( RE3L3 & ( (!MD10L1069Q) # (MD10_mem[7][66]) ) ) # ( !RE3L3 & ( (MD10L1069Q & MD10_mem[7][66]) ) );


--MD10_mem[7][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][71] at FF_X28_Y47_N41
--register power-up is low

MD10_mem[7][71] = DFFEAS(MD10L1081, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1081 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~11 at MLABCELL_X28_Y47_N39
MD10L1081 = ( MD10_mem[7][71] & ( RE3L8 ) ) # ( !MD10_mem[7][71] & ( RE3L8 & ( !MD10L1069Q ) ) ) # ( MD10_mem[7][71] & ( !RE3L8 & ( MD10L1069Q ) ) );


--MD10_mem[7][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][67] at FF_X30_Y46_N50
--register power-up is low

MD10_mem[7][67] = DFFEAS(MD10L1082, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1082 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~12 at LABCELL_X30_Y46_N48
MD10L1082 = ( RE3L4 & ( (!MD10L1069Q) # (MD10_mem[7][67]) ) ) # ( !RE3L4 & ( (MD10L1069Q & MD10_mem[7][67]) ) );


--MD10_mem[7][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][68] at FF_X47_Y44_N53
--register power-up is low

MD10_mem[7][68] = DFFEAS(MD10L1083, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1083 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~13 at MLABCELL_X47_Y44_N51
MD10L1083 = ( RE3L5 & ( (!MD10L1069Q) # (MD10_mem[7][68]) ) ) # ( !RE3L5 & ( (MD10L1069Q & MD10_mem[7][68]) ) );


--MD10_mem[7][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][64] at FF_X47_Y44_N56
--register power-up is low

MD10_mem[7][64] = DFFEAS(MD10L1084, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1084 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~14 at MLABCELL_X47_Y44_N54
MD10L1084 = ( RE3L1 & ( (!MD10L1069Q) # (MD10_mem[7][64]) ) ) # ( !RE3L1 & ( (MD10L1069Q & MD10_mem[7][64]) ) );


--MD11_mem[7][68] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][68] at FF_X33_Y43_N8
--register power-up is low

MD11_mem[7][68] = DFFEAS(MD11L178, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L178 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~6 at LABCELL_X33_Y43_N6
MD11L178 = ( MD11_mem_used[7] & ( MD11_mem[7][68] ) ) # ( !MD11_mem_used[7] & ( RE3L5 ) );


--MD11L7 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0 at MLABCELL_X34_Y43_N57
MD11L7 = (!MD11_mem_used[6]) # ((NC1_f2h_RVALID[0] & MD11_mem_used[0]));


--MD11_mem[7][64] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][64] at FF_X31_Y44_N35
--register power-up is low

MD11_mem[7][64] = DFFEAS(MD11L179, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L179 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~7 at LABCELL_X31_Y44_N33
MD11L179 = ( MD11_mem[7][64] & ( (RE3L1) # (MD11L171Q) ) ) # ( !MD11_mem[7][64] & ( (!MD11L171Q & RE3L1) ) );


--MD11_mem[7][69] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][69] at FF_X30_Y44_N11
--register power-up is low

MD11_mem[7][69] = DFFEAS(MD11L180, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L180 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~8 at LABCELL_X30_Y44_N9
MD11L180 = ( MD11_mem[7][69] & ( RE3L6 ) ) # ( !MD11_mem[7][69] & ( RE3L6 & ( !MD11L171Q ) ) ) # ( MD11_mem[7][69] & ( !RE3L6 & ( MD11L171Q ) ) );


--MD11_mem[7][65] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][65] at FF_X34_Y43_N47
--register power-up is low

MD11_mem[7][65] = DFFEAS(MD11L181, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L181 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~9 at MLABCELL_X34_Y43_N45
MD11L181 = ( RE3L2 & ( (!MD11_mem_used[7]) # (MD11_mem[7][65]) ) ) # ( !RE3L2 & ( (MD11_mem_used[7] & MD11_mem[7][65]) ) );


--MD11_mem[7][66] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][66] at FF_X33_Y43_N11
--register power-up is low

MD11_mem[7][66] = DFFEAS(MD11L182, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L182 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~10 at LABCELL_X33_Y43_N9
MD11L182 = ( MD11_mem_used[7] & ( MD11_mem[7][66] ) ) # ( !MD11_mem_used[7] & ( RE3L3 ) );


--MD11_mem[7][71] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][71] at FF_X33_Y43_N14
--register power-up is low

MD11_mem[7][71] = DFFEAS(MD11L183, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L183 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~11 at LABCELL_X33_Y43_N12
MD11L183 = ( MD11_mem_used[7] & ( MD11_mem[7][71] ) ) # ( !MD11_mem_used[7] & ( RE3L8 ) );


--MD11_mem[7][67] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][67] at FF_X33_Y43_N32
--register power-up is low

MD11_mem[7][67] = DFFEAS(MD11L184, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L184 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~12 at LABCELL_X33_Y43_N30
MD11L184 = ( MD11_mem_used[7] & ( MD11_mem[7][67] ) ) # ( !MD11_mem_used[7] & ( RE3L4 ) );


--MD11_mem[7][70] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][70] at FF_X33_Y43_N35
--register power-up is low

MD11_mem[7][70] = DFFEAS(MD11L185, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L185 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~13 at LABCELL_X33_Y43_N33
MD11L185 = ( MD11_mem_used[7] & ( MD11_mem[7][70] ) ) # ( !MD11_mem_used[7] & ( RE3L7 ) );


--MD10_mem[7][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][106] at FF_X47_Y44_N50
--register power-up is low

MD10_mem[7][106] = DFFEAS(MD10L1085, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1085 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~15 at MLABCELL_X47_Y44_N48
MD10L1085 = ( JE1_write & ( (!MD10L1069Q) # (MD10_mem[7][106]) ) ) # ( !JE1_write & ( (MD10L1069Q & MD10_mem[7][106]) ) );


--MD11_mem[7][106] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][106] at FF_X33_Y43_N17
--register power-up is low

MD11_mem[7][106] = DFFEAS(MD11L186, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L186 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~14 at LABCELL_X33_Y43_N15
MD11L186 = ( MD11_mem_used[7] & ( MD11_mem[7][106] ) ) # ( !MD11_mem_used[7] & ( JE1_write ) );


--MD11_mem[7][154] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][154] at FF_X46_Y44_N44
--register power-up is low

MD11_mem[7][154] = DFFEAS(MD11L187, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD11L187 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem~15 at LABCELL_X46_Y44_N42
MD11L187 = ( MD11_mem[7][154] ) # ( !MD11_mem[7][154] & ( !MD11L171Q ) );


--BE6_dreg[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] at FF_X23_Y25_N49
--register power-up is low

BE6_dreg[2] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[1],  ,  , VCC);


--YD1L290 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0 at MLABCELL_X6_Y3_N33
YD1L290 = (!YD1_write_data_bit_counter[1] & (YD1L681Q & (!YD1_write_data_bit_counter[2] & YD1_write_data_valid)));


--YD1L658 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~0 at MLABCELL_X6_Y4_N3
YD1L658 = ( YD1L77 & ( YD1L290 & ( (YD1_write_state.ST_WRITE_DATA & (!R1_virtual_ir_scan_reg & (T1_state[4] & L1_splitter_nodes_receive_0[3]))) ) ) );


--YD1_decode_header_2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2 at FF_X3_Y2_N55
--register power-up is low

YD1_decode_header_2 = DFFEAS( , A1L5722,  ,  , YD1L280, YD1L323,  ,  , VCC);


--YD1L635 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1 at MLABCELL_X6_Y3_N51
YD1L635 = ( WD1_virtual_state_cdr & ( YD1L290 & ( YD1L280 ) ) ) # ( !WD1_virtual_state_cdr & ( YD1L290 & ( (YD1_write_state.ST_WRITE_DATA & (WD1L3 & YD1L280)) ) ) ) # ( WD1_virtual_state_cdr & ( !YD1L290 & ( YD1L280 ) ) ) # ( !WD1_virtual_state_cdr & ( !YD1L290 & ( (YD1_decode_header_2 & (YD1_write_state.ST_WRITE_DATA & (WD1L3 & YD1L280))) ) ) );


--YD1_write_data_length[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2] at FF_X3_Y4_N8
--register power-up is low

YD1_write_data_length[2] = DFFEAS( , A1L5722,  ,  , YD1L692, A1L5723,  ,  , VCC);


--YD1_write_data_length[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1] at FF_X3_Y4_N40
--register power-up is low

YD1_write_data_length[1] = DFFEAS( , A1L5722,  ,  , YD1L692, YD1_header_in[15],  ,  , VCC);


--YD1_write_data_length[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0] at FF_X3_Y4_N53
--register power-up is low

YD1_write_data_length[0] = DFFEAS( , A1L5722,  ,  , YD1L692, YD1_header_in[14],  ,  , VCC);


--YD1L275 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal11~0 at MLABCELL_X3_Y4_N57
YD1L275 = ( YD1_write_data_length[0] & ( YD1_write_data_length[1] ) );


--YD1L659 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~2 at MLABCELL_X6_Y4_N30
YD1L659 = ( YD1L275 & ( (!YD1L290 & YD1_write_data_length[2]) ) );


--YD1L660 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~3 at MLABCELL_X6_Y4_N51
YD1L660 = ( YD1L659 & ( ((YD1L290 & YD1L81)) # (YD1L36) ) ) # ( !YD1L659 & ( (YD1L290 & YD1L81) ) );


--YD1L636 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4 at MLABCELL_X8_Y4_N12
YD1L636 = ( R1_virtual_ir_scan_reg & ( T1_state[4] ) ) # ( !R1_virtual_ir_scan_reg & ( T1_state[4] & ( (!YD1_write_state.ST_WRITE_DATA) # ((!L1_splitter_nodes_receive_0[3]) # ((!YD1L290 & !YD1_decode_header_2))) ) ) ) # ( R1_virtual_ir_scan_reg & ( !T1_state[4] ) ) # ( !R1_virtual_ir_scan_reg & ( !T1_state[4] ) );


--YD1L661 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~5 at MLABCELL_X6_Y4_N18
YD1L661 = ( YD1L85 & ( YD1L290 ) ) # ( YD1L85 & ( !YD1L290 & ( (YD1_write_data_length[0] & ((!YD1_write_data_length[1] & (!YD1_write_data_length[2])) # (YD1_write_data_length[1] & (YD1_write_data_length[2] & !YD1_scan_length[0])))) ) ) ) # ( !YD1L85 & ( !YD1L290 & ( (YD1_write_data_length[0] & ((!YD1_write_data_length[1] & (!YD1_write_data_length[2])) # (YD1_write_data_length[1] & (YD1_write_data_length[2] & !YD1_scan_length[0])))) ) ) );


--YD1L662 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~6 at MLABCELL_X8_Y4_N48
YD1L662 = ( YD1L89 & ( YD1L290 & ( (YD1_write_state.ST_WRITE_DATA & (T1_state[4] & (!R1_virtual_ir_scan_reg & L1_splitter_nodes_receive_0[3]))) ) ) );


--YD1L663 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~7 at MLABCELL_X8_Y4_N51
YD1L663 = ( YD1L290 & ( YD1L93 & ( (YD1_write_state.ST_WRITE_DATA & (T1_state[4] & (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg))) ) ) );


--YD1L664 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~8 at MLABCELL_X8_Y4_N21
YD1L664 = ( YD1L290 & ( YD1L97 & ( (YD1_write_state.ST_WRITE_DATA & (T1_state[4] & (L1_splitter_nodes_receive_0[3] & !R1_virtual_ir_scan_reg))) ) ) );


--YD1L665 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~9 at MLABCELL_X8_Y4_N6
YD1L665 = ( L1_splitter_nodes_receive_0[3] & ( T1_state[4] & ( (YD1L290 & (!R1_virtual_ir_scan_reg & (YD1_write_state.ST_WRITE_DATA & YD1L101))) ) ) );


--YD1L666 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~10 at MLABCELL_X8_Y4_N18
YD1L666 = ( YD1L105 & ( YD1L290 & ( (YD1_write_state.ST_WRITE_DATA & (T1_state[4] & (!R1_virtual_ir_scan_reg & L1_splitter_nodes_receive_0[3]))) ) ) );


--YD1L667 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~11 at MLABCELL_X6_Y4_N0
YD1L667 = ( YD1L109 & ( YD1L290 & ( (YD1_write_state.ST_WRITE_DATA & (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[4]))) ) ) );


--YD1L668 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~12 at MLABCELL_X6_Y4_N36
YD1L668 = ( YD1L40 & ( YD1L290 & ( YD1L113 ) ) ) # ( !YD1L40 & ( YD1L290 & ( YD1L113 ) ) ) # ( YD1L40 & ( !YD1L290 & ( (YD1_write_data_length[1] & (!YD1_write_data_length[0] $ (YD1_write_data_length[2]))) ) ) ) # ( !YD1L40 & ( !YD1L290 & ( (YD1_write_data_length[1] & (!YD1_write_data_length[0] & !YD1_write_data_length[2])) ) ) );


--YD1L669 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~13 at MLABCELL_X6_Y4_N48
YD1L669 = ( YD1L44 & ( (!YD1L290 & (YD1L275)) # (YD1L290 & ((YD1L117))) ) ) # ( !YD1L44 & ( (!YD1L290 & (YD1L275 & (!YD1_write_data_length[2]))) # (YD1L290 & (((YD1L117)))) ) );


--YD1L670 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~14 at MLABCELL_X8_Y4_N36
YD1L670 = (YD1L121 & YD1L290);


--YD1L671 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~15 at MLABCELL_X6_Y4_N6
YD1L671 = (!YD1L290 & (YD1L659 & ((YD1L48)))) # (YD1L290 & (((YD1L659 & YD1L48)) # (YD1L125)));


--YD1L672 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~16 at MLABCELL_X6_Y4_N9
YD1L672 = ( YD1L290 & ( ((YD1L659 & YD1L52)) # (YD1L129) ) ) # ( !YD1L290 & ( (YD1L659 & YD1L52) ) );


--YD1L673 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~17 at MLABCELL_X6_Y4_N15
YD1L673 = ( YD1_write_data_length[2] & ( YD1L290 & ( YD1L133 ) ) ) # ( !YD1_write_data_length[2] & ( YD1L290 & ( YD1L133 ) ) ) # ( YD1_write_data_length[2] & ( !YD1L290 & ( (!YD1_write_data_length[1] & (!YD1_write_data_length[0])) # (YD1_write_data_length[1] & (YD1_write_data_length[0] & YD1L56)) ) ) );


--YD1L674 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~18 at MLABCELL_X6_Y4_N42
YD1L674 = ( YD1L60 & ( YD1L290 & ( YD1L137 ) ) ) # ( !YD1L60 & ( YD1L290 & ( YD1L137 ) ) ) # ( YD1L60 & ( !YD1L290 & ( (YD1_write_data_length[0] & YD1_write_data_length[2]) ) ) ) # ( !YD1L60 & ( !YD1L290 & ( (!YD1_write_data_length[1] & (YD1_write_data_length[0] & YD1_write_data_length[2])) ) ) );


--YD1L675 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~19 at MLABCELL_X6_Y4_N24
YD1L675 = ( YD1_write_data_length[2] & ( YD1L290 & ( YD1L141 ) ) ) # ( !YD1_write_data_length[2] & ( YD1L290 & ( YD1L141 ) ) ) # ( YD1_write_data_length[2] & ( !YD1L290 & ( (YD1_write_data_length[1] & ((!YD1_write_data_length[0]) # (YD1L64))) ) ) );


--YD1L676 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~20 at MLABCELL_X6_Y4_N54
YD1L676 = ( YD1L145 & ( ((YD1L275 & (YD1_write_data_length[2] & YD1L68))) # (YD1L290) ) ) # ( !YD1L145 & ( (!YD1L290 & (YD1L275 & (YD1_write_data_length[2] & YD1L68))) ) );


--YD1L677 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~21 at MLABCELL_X6_Y4_N57
YD1L677 = ( YD1L659 & ( ((YD1L290 & YD1L149)) # (YD1L72) ) ) # ( !YD1L659 & ( (YD1L290 & YD1L149) ) );


--EE2_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 at FF_X10_Y7_N35
--register power-up is low

EE2_din_s1 = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , ZD1_out_data_toggle_flopped,  ,  , VCC);


--MD10_mem[6][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][7] at FF_X45_Y47_N56
--register power-up is low

MD10_mem[6][7] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1086,  ,  , VCC);


--MD10_mem[6][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][39] at FF_X45_Y47_N29
--register power-up is low

MD10_mem[6][39] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1087,  ,  , VCC);


--MD10_mem[6][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][6] at FF_X45_Y47_N14
--register power-up is low

MD10_mem[6][6] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1088,  ,  , VCC);


--MD10_mem[6][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][38] at FF_X45_Y47_N59
--register power-up is low

MD10_mem[6][38] = DFFEAS(MD10L922, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][5] at FF_X45_Y46_N13
--register power-up is low

MD10_mem[6][5] = DFFEAS(MD10L867, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][37] at FF_X28_Y46_N16
--register power-up is low

MD10_mem[6][37] = DFFEAS(MD10L920, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][4] at FF_X29_Y46_N14
--register power-up is low

MD10_mem[6][4] = DFFEAS(MD10L865, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][36] at FF_X39_Y44_N52
--register power-up is low

MD10_mem[6][36] = DFFEAS(MD10L918, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][3] at FF_X47_Y44_N47
--register power-up is low

MD10_mem[6][3] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1094,  ,  , VCC);


--MD10_mem[6][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][35] at FF_X47_Y44_N13
--register power-up is low

MD10_mem[6][35] = DFFEAS(MD10L916, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][2] at FF_X47_Y44_N17
--register power-up is low

MD10_mem[6][2] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1096,  ,  , VCC);


--MD10_mem[6][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][34] at FF_X47_Y44_N26
--register power-up is low

MD10_mem[6][34] = DFFEAS(MD10L914, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][1] at FF_X30_Y46_N22
--register power-up is low

MD10_mem[6][1] = DFFEAS(MD10L861, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][33] at FF_X39_Y44_N50
--register power-up is low

MD10_mem[6][33] = DFFEAS(MD10L912, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--LF3_src_data[70] is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|src_data[70] at LABCELL_X42_Y39_N0
LF3_src_data[70] = ( NE2L56 & ( ((LF3_saved_grant[1] & NE2L63)) # (LF3_saved_grant[0]) ) ) # ( !NE2L56 & ( (LF3_saved_grant[1] & NE2L63) ) );


--BE5_dreg[4] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4] at FF_X10_Y8_N35
--register power-up is low

BE5_dreg[4] = DFFEAS( , GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  , BE5_dreg[3],  ,  , VCC);


--WD1_virtual_state_udr is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_udr at LABCELL_X4_Y7_N42
WD1_virtual_state_udr = (!R1_virtual_ir_scan_reg & (L1_splitter_nodes_receive_0[3] & T1_state[8]));


--YD1L425 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~9 at LABCELL_X1_Y7_N54
YD1L425 = ( WD1_virtual_state_cdr & ( WD1L3 & ( (YD1_dr_info[8] & ((!R1_irf_reg[1][0]) # ((!R1_irf_reg[1][1]) # (R1_irf_reg[1][2])))) ) ) ) # ( !WD1_virtual_state_cdr & ( WD1L3 & ( (YD1_dr_info[8] & ((!R1_irf_reg[1][0]) # ((!R1_irf_reg[1][1]) # (R1_irf_reg[1][2])))) ) ) ) # ( WD1_virtual_state_cdr & ( !WD1L3 & ( ((R1_irf_reg[1][0] & (R1_irf_reg[1][1] & !R1_irf_reg[1][2]))) # (YD1_dr_info[8]) ) ) ) # ( !WD1_virtual_state_cdr & ( !WD1L3 & ( YD1_dr_info[8] ) ) );


--BE6_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] at FF_X23_Y25_N53
--register power-up is low

BE6_dreg[1] = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  , BE6_dreg[0],  ,  , VCC);


--YD1L691 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1 at MLABCELL_X3_Y3_N54
YD1L691 = ( YD1_write_state.ST_HEADER_2 & ( (!YD1L466Q & (!YD1_header_in_bit_counter[1] & (!YD1_header_in_bit_counter[2] & !YD1L462Q))) ) );


--YD1L322 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~0 at LABCELL_X4_Y3_N3
YD1L322 = (!YD1_write_state.ST_HEADER_2 & (YD1_write_state.ST_BYPASS & !YD1_write_state.ST_HEADER_1));


--YD1L323 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~1 at MLABCELL_X3_Y3_N9
YD1L323 = ( WD1_virtual_state_cdr & ( (YD1L691 & WD1L3) ) ) # ( !WD1_virtual_state_cdr & ( (!WD1L3 & (((YD1_decode_header_2)))) # (WD1L3 & (((YD1_decode_header_2 & !YD1L322)) # (YD1L691))) ) );


--YD1L692 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2 at MLABCELL_X3_Y3_N33
YD1L692 = ( YD1L690 & ( !YD1_header_in_bit_counter[2] & ( (!YD1L462Q & (!YD1_header_in_bit_counter[1] & (YD1_write_state.ST_HEADER_2 & !YD1L466Q))) ) ) );


--MD10_mem[6][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][15] at FF_X43_Y46_N2
--register power-up is low

MD10_mem[6][15] = DFFEAS(MD10L882, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][47] at FF_X43_Y46_N5
--register power-up is low

MD10_mem[6][47] = DFFEAS(MD10L937, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][23] at FF_X39_Y44_N47
--register power-up is low

MD10_mem[6][23] = DFFEAS(MD10L895, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][55] at FF_X39_Y44_N43
--register power-up is low

MD10_mem[6][55] = DFFEAS(MD10L951, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][31] at FF_X30_Y46_N25
--register power-up is low

MD10_mem[6][31] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1104,  ,  , VCC);


--MD10_mem[6][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][63] at FF_X29_Y46_N17
--register power-up is low

MD10_mem[6][63] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1105,  ,  , VCC);


--MD10_mem[7][7] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][7] at FF_X45_Y47_N5
--register power-up is low

MD10_mem[7][7] = DFFEAS(MD10L1086, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1086 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~16 at LABCELL_X45_Y47_N3
MD10L1086 = ( RE3L16 & ( (!MD10L1069Q) # (MD10_mem[7][7]) ) ) # ( !RE3L16 & ( (MD10L1069Q & MD10_mem[7][7]) ) );


--MD10_mem[7][39] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][39] at FF_X45_Y47_N2
--register power-up is low

MD10_mem[7][39] = DFFEAS(MD10L1087, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1087 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~17 at LABCELL_X45_Y47_N0
MD10L1087 = ( RE3L48 & ( (!MD10L1069Q) # (MD10_mem[7][39]) ) ) # ( !RE3L48 & ( (MD10L1069Q & MD10_mem[7][39]) ) );


--MD10_mem[6][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][14] at FF_X39_Y44_N40
--register power-up is low

MD10_mem[6][14] = DFFEAS(MD10L880, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][46] at FF_X39_Y44_N38
--register power-up is low

MD10_mem[6][46] = DFFEAS(MD10L935, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][30] at FF_X30_Y46_N58
--register power-up is low

MD10_mem[6][30] = DFFEAS(MD10L907, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][62] at FF_X43_Y46_N59
--register power-up is low

MD10_mem[6][62] = DFFEAS(MD10L964, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][22] at FF_X48_Y46_N31
--register power-up is low

MD10_mem[6][22] = DFFEAS(MD10L893, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][54] at FF_X48_Y46_N35
--register power-up is low

MD10_mem[6][54] = DFFEAS(MD10L949, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[7][6] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][6] at FF_X45_Y47_N23
--register power-up is low

MD10_mem[7][6] = DFFEAS(MD10L1088, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1088 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~18 at LABCELL_X45_Y47_N21
MD10L1088 = ( RE3L15 & ( (!MD10L1069Q) # (MD10_mem[7][6]) ) ) # ( !RE3L15 & ( (MD10L1069Q & MD10_mem[7][6]) ) );


--MD10_mem[7][38] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][38] at FF_X45_Y47_N20
--register power-up is low

MD10_mem[7][38] = DFFEAS(MD10L1089, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1089 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~19 at LABCELL_X45_Y47_N18
MD10L1089 = ( RE3L47 & ( (!MD10L1069Q) # (MD10_mem[7][38]) ) ) # ( !RE3L47 & ( (MD10L1069Q & MD10_mem[7][38]) ) );


--MD10_mem[6][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][13] at FF_X48_Y46_N2
--register power-up is low

MD10_mem[6][13] = DFFEAS(MD10L878, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][45] at FF_X48_Y46_N5
--register power-up is low

MD10_mem[6][45] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1113,  ,  , VCC);


--MD10_mem[6][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][29] at FF_X31_Y46_N2
--register power-up is low

MD10_mem[6][29] = DFFEAS(MD10L905, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][61] at FF_X31_Y46_N5
--register power-up is low

MD10_mem[6][61] = DFFEAS(MD10L962, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][21] at FF_X31_Y46_N20
--register power-up is low

MD10_mem[6][21] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1116,  ,  , VCC);


--MD10_mem[6][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][53] at FF_X31_Y46_N23
--register power-up is low

MD10_mem[6][53] = DFFEAS(MD10L947, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[7][5] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][5] at FF_X45_Y46_N8
--register power-up is low

MD10_mem[7][5] = DFFEAS(MD10L1090, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1090 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~20 at LABCELL_X45_Y46_N6
MD10L1090 = ( RE3L14 & ( (!MD10L1069Q) # (MD10_mem[7][5]) ) ) # ( !RE3L14 & ( (MD10L1069Q & MD10_mem[7][5]) ) );


--MD10_mem[7][37] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][37] at FF_X28_Y46_N44
--register power-up is low

MD10_mem[7][37] = DFFEAS(MD10L1091, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1091 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~21 at MLABCELL_X28_Y46_N42
MD10L1091 = ( MD10_mem[7][37] & ( RE3L46 ) ) # ( !MD10_mem[7][37] & ( RE3L46 & ( !MD10L1069Q ) ) ) # ( MD10_mem[7][37] & ( !RE3L46 & ( MD10L1069Q ) ) );


--MD10_mem[6][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][12] at FF_X48_Y46_N44
--register power-up is low

MD10_mem[6][12] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1118,  ,  , VCC);


--MD10_mem[6][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][44] at FF_X48_Y46_N46
--register power-up is low

MD10_mem[6][44] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1119,  ,  , VCC);


--MD10_mem[6][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][28] at FF_X31_Y46_N38
--register power-up is low

MD10_mem[6][28] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1120,  ,  , VCC);


--MD10_mem[6][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][60] at FF_X31_Y46_N41
--register power-up is low

MD10_mem[6][60] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1121,  ,  , VCC);


--MD10_mem[6][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][20] at FF_X37_Y44_N2
--register power-up is low

MD10_mem[6][20] = DFFEAS(MD10L890, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][52] at FF_X37_Y44_N5
--register power-up is low

MD10_mem[6][52] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1123,  ,  , VCC);


--MD10_mem[7][4] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][4] at FF_X29_Y46_N20
--register power-up is low

MD10_mem[7][4] = DFFEAS(MD10L1092, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1092 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~22 at LABCELL_X29_Y46_N18
MD10L1092 = ( RE3L13 & ( (!MD10L1069Q) # (MD10_mem[7][4]) ) ) # ( !RE3L13 & ( (MD10L1069Q & MD10_mem[7][4]) ) );


--MD10_mem[7][36] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][36] at FF_X39_Y44_N35
--register power-up is low

MD10_mem[7][36] = DFFEAS(MD10L1093, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1093 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~23 at MLABCELL_X39_Y44_N33
MD10L1093 = ( RE3L45 & ( (!MD10L1069Q) # (MD10_mem[7][36]) ) ) # ( !RE3L45 & ( (MD10L1069Q & MD10_mem[7][36]) ) );


--MD10_mem[6][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][11] at FF_X35_Y46_N43
--register power-up is low

MD10_mem[6][11] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1124,  ,  , VCC);


--MD10_mem[6][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][43] at FF_X37_Y44_N43
--register power-up is low

MD10_mem[6][43] = DFFEAS(MD10L931, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][27] at FF_X37_Y44_N47
--register power-up is low

MD10_mem[6][27] = DFFEAS(MD10L902, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][59] at FF_X37_Y44_N26
--register power-up is low

MD10_mem[6][59] = DFFEAS(MD10L959, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][19] at FF_X35_Y46_N46
--register power-up is low

MD10_mem[6][19] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1128,  ,  , VCC);


--MD10_mem[6][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][51] at FF_X35_Y46_N25
--register power-up is low

MD10_mem[6][51] = DFFEAS(MD10L944, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[7][3] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][3] at FF_X47_Y44_N59
--register power-up is low

MD10_mem[7][3] = DFFEAS(MD10L1094, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1094 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~24 at MLABCELL_X47_Y44_N57
MD10L1094 = ( RE3L12 & ( (!MD10L1069Q) # (MD10_mem[7][3]) ) ) # ( !RE3L12 & ( (MD10L1069Q & MD10_mem[7][3]) ) );


--MD10_mem[7][35] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][35] at FF_X47_Y44_N20
--register power-up is low

MD10_mem[7][35] = DFFEAS(MD10L1095, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1095 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~25 at MLABCELL_X47_Y44_N18
MD10L1095 = ( RE3L44 & ( (!MD10L1069Q) # (MD10_mem[7][35]) ) ) # ( !RE3L44 & ( (MD10L1069Q & MD10_mem[7][35]) ) );


--MD10_mem[6][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][10] at FF_X42_Y46_N5
--register power-up is low

MD10_mem[6][10] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1130,  ,  , VCC);


--MD10_mem[6][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][42] at FF_X42_Y46_N2
--register power-up is low

MD10_mem[6][42] = DFFEAS(MD10L929, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][26] at FF_X35_Y46_N28
--register power-up is low

MD10_mem[6][26] = DFFEAS(MD10L900, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][58] at FF_X35_Y46_N55
--register power-up is low

MD10_mem[6][58] = DFFEAS(MD10L957, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][18] at FF_X37_Y44_N29
--register power-up is low

MD10_mem[6][18] = DFFEAS(MD10L887, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][50] at FF_X37_Y44_N1
--register power-up is low

MD10_mem[6][50] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1135,  ,  , VCC);


--MD10_mem[7][2] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][2] at FF_X47_Y44_N23
--register power-up is low

MD10_mem[7][2] = DFFEAS(MD10L1096, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1096 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~26 at MLABCELL_X47_Y44_N21
MD10L1096 = ( RE3L11 & ( (!MD10L1069Q) # (MD10_mem[7][2]) ) ) # ( !RE3L11 & ( (MD10L1069Q & MD10_mem[7][2]) ) );


--MD10_mem[7][34] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][34] at FF_X28_Y47_N20
--register power-up is low

MD10_mem[7][34] = DFFEAS(MD10L1097, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1097 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~27 at MLABCELL_X28_Y47_N18
MD10L1097 = ( MD10_mem[7][34] & ( RE3L43 ) ) # ( !MD10_mem[7][34] & ( RE3L43 & ( !MD10L1069Q ) ) ) # ( MD10_mem[7][34] & ( !RE3L43 & ( MD10L1069Q ) ) );


--MD10_mem[6][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][9] at FF_X45_Y46_N16
--register power-up is low

MD10_mem[6][9] = DFFEAS(MD10L873, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][41] at FF_X42_Y46_N47
--register power-up is low

MD10_mem[6][41] = DFFEAS(MD10L927, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][25] at FF_X30_Y46_N29
--register power-up is low

MD10_mem[6][25] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1138,  ,  , VCC);


--MD10_mem[6][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][57] at FF_X29_Y46_N1
--register power-up is low

MD10_mem[6][57] = DFFEAS(MD10L955, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][17] at FF_X31_Y46_N1
--register power-up is low

MD10_mem[6][17] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1140,  ,  , VCC);


--MD10_mem[6][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][49] at FF_X35_Y46_N59
--register power-up is low

MD10_mem[6][49] = DFFEAS(MD10L941, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[7][1] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][1] at FF_X30_Y46_N53
--register power-up is low

MD10_mem[7][1] = DFFEAS(MD10L1098, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1098 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~28 at LABCELL_X30_Y46_N51
MD10L1098 = ( RE3L10 & ( (!MD10L1069Q) # (MD10_mem[7][1]) ) ) # ( !RE3L10 & ( (MD10L1069Q & MD10_mem[7][1]) ) );


--MD10_mem[7][33] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][33] at FF_X39_Y44_N32
--register power-up is low

MD10_mem[7][33] = DFFEAS(MD10L1099, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1099 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~29 at MLABCELL_X39_Y44_N30
MD10L1099 = (!MD10L1069Q & (RE3L42)) # (MD10L1069Q & ((MD10_mem[7][33])));


--BE5_dreg[3] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3] at FF_X10_Y8_N32
--register power-up is low

BE5_dreg[3] = DFFEAS( , GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  , BE5_dreg[2],  ,  , VCC);


--BE6_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] at FF_X23_Y25_N20
--register power-up is low

BE6_dreg[0] = DFFEAS(BE6L5, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10_mem[7][15] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][15] at FF_X43_Y46_N50
--register power-up is low

MD10_mem[7][15] = DFFEAS(MD10L1100, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1100 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~30 at LABCELL_X43_Y46_N48
MD10L1100 = (!MD10L1069Q & (RE3L24)) # (MD10L1069Q & ((MD10_mem[7][15])));


--MD10_mem[7][47] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][47] at FF_X43_Y46_N53
--register power-up is low

MD10_mem[7][47] = DFFEAS(MD10L1101, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1101 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~31 at LABCELL_X43_Y46_N51
MD10L1101 = ( RE3L56 & ( (!MD10L1069Q) # (MD10_mem[7][47]) ) ) # ( !RE3L56 & ( (MD10L1069Q & MD10_mem[7][47]) ) );


--MD10_mem[7][23] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][23] at FF_X39_Y44_N17
--register power-up is low

MD10_mem[7][23] = DFFEAS(MD10L1102, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1102 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~32 at MLABCELL_X39_Y44_N15
MD10L1102 = ( RE3L32 & ( (!MD10L1069Q) # (MD10_mem[7][23]) ) ) # ( !RE3L32 & ( (MD10L1069Q & MD10_mem[7][23]) ) );


--MD10_mem[7][55] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][55] at FF_X39_Y44_N14
--register power-up is low

MD10_mem[7][55] = DFFEAS(MD10L1103, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1103 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~33 at MLABCELL_X39_Y44_N12
MD10L1103 = ( RE3L64 & ( (!MD10L1069Q) # (MD10_mem[7][55]) ) ) # ( !RE3L64 & ( (MD10L1069Q & MD10_mem[7][55]) ) );


--MD10_mem[7][31] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][31] at FF_X30_Y46_N2
--register power-up is low

MD10_mem[7][31] = DFFEAS(MD10L1104, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1104 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~34 at LABCELL_X30_Y46_N0
MD10L1104 = ( RE3L40 & ( (!MD10L1069Q) # (MD10_mem[7][31]) ) ) # ( !RE3L40 & ( (MD10L1069Q & MD10_mem[7][31]) ) );


--MD10_mem[7][63] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][63] at FF_X29_Y46_N23
--register power-up is low

MD10_mem[7][63] = DFFEAS(MD10L1105, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1105 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~35 at LABCELL_X29_Y46_N21
MD10L1105 = ( RE3L72 & ( (!MD10L1069Q) # (MD10_mem[7][63]) ) ) # ( !RE3L72 & ( (MD10L1069Q & MD10_mem[7][63]) ) );


--MD10_mem[7][14] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][14] at FF_X39_Y44_N11
--register power-up is low

MD10_mem[7][14] = DFFEAS(MD10L1106, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1106 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~36 at MLABCELL_X39_Y44_N9
MD10L1106 = (!MD10L1069Q & (RE3L23)) # (MD10L1069Q & ((MD10_mem[7][14])));


--MD10_mem[7][46] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][46] at FF_X39_Y44_N8
--register power-up is low

MD10_mem[7][46] = DFFEAS(MD10L1107, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1107 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~37 at MLABCELL_X39_Y44_N6
MD10L1107 = (!MD10L1069Q & (RE3L55)) # (MD10L1069Q & ((MD10_mem[7][46])));


--MD10_mem[7][30] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][30] at FF_X30_Y46_N35
--register power-up is low

MD10_mem[7][30] = DFFEAS(MD10L1108, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1108 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~38 at LABCELL_X30_Y46_N33
MD10L1108 = ( RE3L39 & ( (!MD10L1069Q) # (MD10_mem[7][30]) ) ) # ( !RE3L39 & ( (MD10L1069Q & MD10_mem[7][30]) ) );


--MD10_mem[7][62] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][62] at FF_X43_Y46_N44
--register power-up is low

MD10_mem[7][62] = DFFEAS(MD10L1109, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1109 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~39 at LABCELL_X43_Y46_N42
MD10L1109 = ( RE3L71 & ( (!MD10L1069Q) # (MD10_mem[7][62]) ) ) # ( !RE3L71 & ( (MD10L1069Q & MD10_mem[7][62]) ) );


--MD10_mem[7][22] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][22] at FF_X48_Y46_N26
--register power-up is low

MD10_mem[7][22] = DFFEAS(MD10L1110, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1110 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~40 at LABCELL_X48_Y46_N24
MD10L1110 = (!MD10L1069Q & (RE3L31)) # (MD10L1069Q & ((MD10_mem[7][22])));


--MD10_mem[7][54] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][54] at FF_X48_Y46_N20
--register power-up is low

MD10_mem[7][54] = DFFEAS(MD10L1111, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1111 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~41 at LABCELL_X48_Y46_N18
MD10L1111 = ( MD10L1069Q & ( MD10_mem[7][54] ) ) # ( !MD10L1069Q & ( RE3L63 ) );


--MD10_mem[7][13] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][13] at FF_X48_Y46_N53
--register power-up is low

MD10_mem[7][13] = DFFEAS(MD10L1112, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1112 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~42 at LABCELL_X48_Y46_N51
MD10L1112 = ( MD10L1069Q & ( MD10_mem[7][13] ) ) # ( !MD10L1069Q & ( RE3L22 ) );


--MD10_mem[7][45] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][45] at FF_X48_Y46_N29
--register power-up is low

MD10_mem[7][45] = DFFEAS(MD10L1113, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1113 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~43 at LABCELL_X48_Y46_N27
MD10L1113 = ( RE3L54 & ( (!MD10L1069Q) # (MD10_mem[7][45]) ) ) # ( !RE3L54 & ( (MD10L1069Q & MD10_mem[7][45]) ) );


--MD10_mem[7][29] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][29] at FF_X31_Y46_N32
--register power-up is low

MD10_mem[7][29] = DFFEAS(MD10L1114, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1114 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~44 at LABCELL_X31_Y46_N30
MD10L1114 = ( RE3L38 & ( (!MD10L1069Q) # (MD10_mem[7][29]) ) ) # ( !RE3L38 & ( (MD10L1069Q & MD10_mem[7][29]) ) );


--MD10_mem[7][61] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][61] at FF_X31_Y46_N35
--register power-up is low

MD10_mem[7][61] = DFFEAS(MD10L1115, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1115 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~45 at LABCELL_X31_Y46_N33
MD10L1115 = ( RE3L70 & ( (!MD10L1069Q) # (MD10_mem[7][61]) ) ) # ( !RE3L70 & ( (MD10L1069Q & MD10_mem[7][61]) ) );


--MD10_mem[7][21] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][21] at FF_X34_Y48_N20
--register power-up is low

MD10_mem[7][21] = DFFEAS(MD10L1116, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1116 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~46 at MLABCELL_X34_Y48_N18
MD10L1116 = ( MD10_mem[7][21] & ( (RE3L30) # (MD10L1069Q) ) ) # ( !MD10_mem[7][21] & ( (!MD10L1069Q & RE3L30) ) );


--MD10_mem[7][53] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][53] at FF_X31_Y46_N26
--register power-up is low

MD10_mem[7][53] = DFFEAS(MD10L1117, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1117 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~47 at LABCELL_X31_Y46_N24
MD10L1117 = ( RE3L62 & ( (!MD10L1069Q) # (MD10_mem[7][53]) ) ) # ( !RE3L62 & ( (MD10L1069Q & MD10_mem[7][53]) ) );


--MD10_mem[7][12] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][12] at FF_X48_Y46_N56
--register power-up is low

MD10_mem[7][12] = DFFEAS(MD10L1118, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1118 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~48 at LABCELL_X48_Y46_N54
MD10L1118 = ( RE3L21 & ( (!MD10L1069Q) # (MD10_mem[7][12]) ) ) # ( !RE3L21 & ( (MD10L1069Q & MD10_mem[7][12]) ) );


--MD10_mem[7][44] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][44] at FF_X48_Y46_N59
--register power-up is low

MD10_mem[7][44] = DFFEAS(MD10L1119, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1119 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~49 at LABCELL_X48_Y46_N57
MD10L1119 = ( RE3L53 & ( (!MD10L1069Q) # (MD10_mem[7][44]) ) ) # ( !RE3L53 & ( (MD10L1069Q & MD10_mem[7][44]) ) );


--MD10_mem[7][28] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][28] at FF_X31_Y46_N29
--register power-up is low

MD10_mem[7][28] = DFFEAS(MD10L1120, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1120 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~50 at LABCELL_X31_Y46_N27
MD10L1120 = ( RE3L37 & ( (!MD10L1069Q) # (MD10_mem[7][28]) ) ) # ( !RE3L37 & ( (MD10L1069Q & MD10_mem[7][28]) ) );


--MD10_mem[7][60] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][60] at FF_X31_Y46_N56
--register power-up is low

MD10_mem[7][60] = DFFEAS(MD10L1121, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1121 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~51 at LABCELL_X31_Y46_N54
MD10L1121 = ( RE3L69 & ( (!MD10L1069Q) # (MD10_mem[7][60]) ) ) # ( !RE3L69 & ( (MD10L1069Q & MD10_mem[7][60]) ) );


--MD10_mem[7][20] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][20] at FF_X37_Y44_N20
--register power-up is low

MD10_mem[7][20] = DFFEAS(MD10L1122, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1122 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~52 at LABCELL_X37_Y44_N18
MD10L1122 = (!MD10L1069Q & (RE3L29)) # (MD10L1069Q & ((MD10_mem[7][20])));


--MD10_mem[7][52] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][52] at FF_X37_Y44_N23
--register power-up is low

MD10_mem[7][52] = DFFEAS(MD10L1123, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1123 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~53 at LABCELL_X37_Y44_N21
MD10L1123 = ( RE3L61 & ( (!MD10L1069Q) # (MD10_mem[7][52]) ) ) # ( !RE3L61 & ( (MD10L1069Q & MD10_mem[7][52]) ) );


--MD10_mem[7][11] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][11] at FF_X35_Y46_N38
--register power-up is low

MD10_mem[7][11] = DFFEAS(MD10L1124, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1124 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~54 at LABCELL_X35_Y46_N36
MD10L1124 = ( RE3L20 & ( (!MD10L1069Q) # (MD10_mem[7][11]) ) ) # ( !RE3L20 & ( (MD10L1069Q & MD10_mem[7][11]) ) );


--MD10_mem[7][43] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][43] at FF_X37_Y44_N50
--register power-up is low

MD10_mem[7][43] = DFFEAS(MD10L1125, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1125 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~55 at LABCELL_X37_Y44_N48
MD10L1125 = ( RE3L52 & ( (!MD10L1069Q) # (MD10_mem[7][43]) ) ) # ( !RE3L52 & ( (MD10L1069Q & MD10_mem[7][43]) ) );


--MD10_mem[7][27] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][27] at FF_X37_Y44_N53
--register power-up is low

MD10_mem[7][27] = DFFEAS(MD10L1126, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1126 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~56 at LABCELL_X37_Y44_N51
MD10L1126 = ( RE3L36 & ( (!MD10L1069Q) # (MD10_mem[7][27]) ) ) # ( !RE3L36 & ( (MD10L1069Q & MD10_mem[7][27]) ) );


--MD10_mem[7][59] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][59] at FF_X37_Y44_N32
--register power-up is low

MD10_mem[7][59] = DFFEAS(MD10L1127, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1127 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~57 at LABCELL_X37_Y44_N30
MD10L1127 = ( RE3L68 & ( (!MD10L1069Q) # (MD10_mem[7][59]) ) ) # ( !RE3L68 & ( (MD10L1069Q & MD10_mem[7][59]) ) );


--MD10_mem[7][19] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][19] at FF_X35_Y46_N23
--register power-up is low

MD10_mem[7][19] = DFFEAS(MD10L1128, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1128 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~58 at LABCELL_X35_Y46_N21
MD10L1128 = ( MD10_mem[7][19] & ( MD10L1069Q ) ) # ( MD10_mem[7][19] & ( !MD10L1069Q & ( RE3L28 ) ) ) # ( !MD10_mem[7][19] & ( !MD10L1069Q & ( RE3L28 ) ) );


--MD10_mem[7][51] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][51] at FF_X35_Y46_N41
--register power-up is low

MD10_mem[7][51] = DFFEAS(MD10L1129, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1129 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~59 at LABCELL_X35_Y46_N39
MD10L1129 = ( RE3L60 & ( (!MD10L1069Q) # (MD10_mem[7][51]) ) ) # ( !RE3L60 & ( (MD10L1069Q & MD10_mem[7][51]) ) );


--MD10_mem[7][10] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][10] at FF_X42_Y46_N29
--register power-up is low

MD10_mem[7][10] = DFFEAS(MD10L1130, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1130 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~60 at LABCELL_X42_Y46_N27
MD10L1130 = ( RE3L19 & ( (!MD10L1069Q) # (MD10_mem[7][10]) ) ) # ( !RE3L19 & ( (MD10L1069Q & MD10_mem[7][10]) ) );


--MD10_mem[7][42] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][42] at FF_X42_Y46_N26
--register power-up is low

MD10_mem[7][42] = DFFEAS(MD10L1131, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1131 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~61 at LABCELL_X42_Y46_N24
MD10L1131 = ( RE3L51 & ( (!MD10L1069Q) # (MD10_mem[7][42]) ) ) # ( !RE3L51 & ( (MD10L1069Q & MD10_mem[7][42]) ) );


--MD10_mem[7][26] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][26] at FF_X35_Y46_N14
--register power-up is low

MD10_mem[7][26] = DFFEAS(MD10L1132, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1132 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~62 at LABCELL_X35_Y46_N12
MD10L1132 = ( RE3L35 & ( (!MD10L1069Q) # (MD10_mem[7][26]) ) ) # ( !RE3L35 & ( (MD10L1069Q & MD10_mem[7][26]) ) );


--MD10_mem[7][58] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][58] at FF_X35_Y46_N17
--register power-up is low

MD10_mem[7][58] = DFFEAS(MD10L1133, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1133 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~63 at LABCELL_X35_Y46_N15
MD10L1133 = (!MD10L1069Q & (RE3L67)) # (MD10L1069Q & ((MD10_mem[7][58])));


--MD10_mem[7][18] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][18] at FF_X37_Y44_N35
--register power-up is low

MD10_mem[7][18] = DFFEAS(MD10L1134, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1134 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~64 at LABCELL_X37_Y44_N33
MD10L1134 = ( RE3L27 & ( (!MD10L1069Q) # (MD10_mem[7][18]) ) ) # ( !RE3L27 & ( (MD10L1069Q & MD10_mem[7][18]) ) );


--MD10_mem[7][50] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][50] at FF_X35_Y46_N11
--register power-up is low

MD10_mem[7][50] = DFFEAS(MD10L1135, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1135 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~65 at LABCELL_X35_Y46_N9
MD10L1135 = ( RE3L59 & ( (!MD10L1069Q) # (MD10_mem[7][50]) ) ) # ( !RE3L59 & ( (MD10L1069Q & MD10_mem[7][50]) ) );


--MD10_mem[7][9] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][9] at FF_X45_Y46_N11
--register power-up is low

MD10_mem[7][9] = DFFEAS(MD10L1136, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1136 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~66 at LABCELL_X45_Y46_N9
MD10L1136 = (!MD10L1069Q & (RE3L18)) # (MD10L1069Q & ((MD10_mem[7][9])));


--MD10_mem[7][41] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][41] at FF_X42_Y46_N11
--register power-up is low

MD10_mem[7][41] = DFFEAS(MD10L1137, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1137 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~67 at LABCELL_X42_Y46_N9
MD10L1137 = (!MD10L1069Q & (RE3L50)) # (MD10L1069Q & ((MD10_mem[7][41])));


--MD10_mem[7][25] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][25] at FF_X30_Y46_N5
--register power-up is low

MD10_mem[7][25] = DFFEAS(MD10L1138, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1138 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~68 at LABCELL_X30_Y46_N3
MD10L1138 = ( RE3L34 & ( (!MD10L1069Q) # (MD10_mem[7][25]) ) ) # ( !RE3L34 & ( (MD10L1069Q & MD10_mem[7][25]) ) );


--MD10_mem[7][57] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][57] at FF_X29_Y46_N32
--register power-up is low

MD10_mem[7][57] = DFFEAS(MD10L1139, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1139 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~69 at LABCELL_X29_Y46_N30
MD10L1139 = ( RE3L66 & ( (!MD10L1069Q) # (MD10_mem[7][57]) ) ) # ( !RE3L66 & ( (MD10L1069Q & MD10_mem[7][57]) ) );


--MD10_mem[7][17] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][17] at FF_X31_Y46_N59
--register power-up is low

MD10_mem[7][17] = DFFEAS(MD10L1140, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1140 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~70 at LABCELL_X31_Y46_N57
MD10L1140 = ( RE3L26 & ( (!MD10L1069Q) # (MD10_mem[7][17]) ) ) # ( !RE3L26 & ( (MD10L1069Q & MD10_mem[7][17]) ) );


--MD10_mem[7][49] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][49] at FF_X35_Y46_N8
--register power-up is low

MD10_mem[7][49] = DFFEAS(MD10L1141, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1141 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~71 at LABCELL_X35_Y46_N6
MD10L1141 = (!MD10L1069Q & (RE3L58)) # (MD10L1069Q & ((MD10_mem[7][49])));


--BE5_dreg[2] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2] at FF_X10_Y8_N29
--register power-up is low

BE5_dreg[2] = DFFEAS(BE5L8, GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--BE6_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1 at FF_X23_Y25_N22
--register power-up is low

BE6_din_s1 = DFFEAS(BE6L2, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10_mem[6][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0] at FF_X47_Y46_N37
--register power-up is low

MD10_mem[6][0] = DFFEAS( , GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7, MD10L1142,  ,  , VCC);


--MD10_mem[6][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][32] at FF_X47_Y46_N41
--register power-up is low

MD10_mem[6][32] = DFFEAS(MD10L910, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--BE5_dreg[1] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1] at FF_X10_Y8_N25
--register power-up is low

BE5_dreg[1] = DFFEAS(BE5L6, GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--AE1_sink_valid_buffer is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer at FF_X9_Y3_N40
--register power-up is low

AE1_sink_valid_buffer = DFFEAS( , A1L5722, BE1_dreg[1],  ,  , DE1_out_valid,  ,  , VCC);


--MD10_mem[6][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][8] at FF_X42_Y46_N43
--register power-up is low

MD10_mem[6][8] = DFFEAS(MD10L871, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][40] at FF_X43_Y46_N55
--register power-up is low

MD10_mem[6][40] = DFFEAS(MD10L925, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][24] at FF_X30_Y46_N55
--register power-up is low

MD10_mem[6][24] = DFFEAS(MD10L897, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][56] at FF_X29_Y46_N5
--register power-up is low

MD10_mem[6][56] = DFFEAS(MD10L953, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][16] at FF_X42_Y46_N38
--register power-up is low

MD10_mem[6][16] = DFFEAS(MD10L884, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[6][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][48] at FF_X42_Y46_N41
--register power-up is low

MD10_mem[6][48] = DFFEAS(MD10L939, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L7,  ,  ,  ,  );


--MD10_mem[7][0] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][0] at FF_X47_Y46_N8
--register power-up is low

MD10_mem[7][0] = DFFEAS(MD10L1142, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1142 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~72 at MLABCELL_X47_Y46_N6
MD10L1142 = ( RE3L9 & ( (!MD10L1069Q) # (MD10_mem[7][0]) ) ) # ( !RE3L9 & ( (MD10L1069Q & MD10_mem[7][0]) ) );


--MD10_mem[7][32] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][32] at FF_X47_Y46_N11
--register power-up is low

MD10_mem[7][32] = DFFEAS(MD10L1143, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1143 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~73 at MLABCELL_X47_Y46_N9
MD10L1143 = (!MD10L1069Q & (RE3L41)) # (MD10L1069Q & ((MD10_mem[7][32])));


--BE5_dreg[0] is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0] at FF_X10_Y8_N19
--register power-up is low

BE5_dreg[0] = DFFEAS( , GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  , BE5_din_s1,  ,  , VCC);


--MD10_mem[7][8] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][8] at FF_X42_Y46_N8
--register power-up is low

MD10_mem[7][8] = DFFEAS(MD10L1144, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1144 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~74 at LABCELL_X42_Y46_N6
MD10L1144 = ( RE3L17 & ( (!MD10L1069Q) # (MD10_mem[7][8]) ) ) # ( !RE3L17 & ( (MD10L1069Q & MD10_mem[7][8]) ) );


--MD10_mem[7][40] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][40] at FF_X43_Y46_N8
--register power-up is low

MD10_mem[7][40] = DFFEAS(MD10L1145, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1145 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~75 at LABCELL_X43_Y46_N6
MD10L1145 = ( MD10_mem[7][40] & ( (MD10L1069Q) # (RE3L49) ) ) # ( !MD10_mem[7][40] & ( (RE3L49 & !MD10L1069Q) ) );


--MD10_mem[7][24] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][24] at FF_X30_Y46_N32
--register power-up is low

MD10_mem[7][24] = DFFEAS(MD10L1146, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1146 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~76 at LABCELL_X30_Y46_N30
MD10L1146 = (!MD10L1069Q & (RE3L33)) # (MD10L1069Q & ((MD10_mem[7][24])));


--MD10_mem[7][56] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][56] at FF_X29_Y46_N35
--register power-up is low

MD10_mem[7][56] = DFFEAS(MD10L1147, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1147 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~77 at LABCELL_X29_Y46_N33
MD10L1147 = ( RE3L65 & ( (!MD10L1069Q) # (MD10_mem[7][56]) ) ) # ( !RE3L65 & ( (MD10L1069Q & MD10_mem[7][56]) ) );


--MD10_mem[7][16] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][16] at FF_X42_Y46_N35
--register power-up is low

MD10_mem[7][16] = DFFEAS(MD10L1148, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1148 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~78 at LABCELL_X42_Y46_N33
MD10L1148 = ( RE3L25 & ( (!MD10L1069Q) # (MD10_mem[7][16]) ) ) # ( !RE3L25 & ( (MD10L1069Q & MD10_mem[7][16]) ) );


--MD10_mem[7][48] is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][48] at FF_X42_Y46_N32
--register power-up is low

MD10_mem[7][48] = DFFEAS(MD10L1149, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1149 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem~79 at LABCELL_X42_Y46_N30
MD10L1149 = ( RE3L57 & ( (!MD10L1069Q) # (MD10_mem[7][48]) ) ) # ( !RE3L57 & ( (MD10L1069Q & MD10_mem[7][48]) ) );


--BE5_din_s1 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1 at FF_X10_Y8_N41
--register power-up is low

BE5_din_s1 = DFFEAS(BE5L2, GLOBAL(A1L335), !YD1_clock_sense_reset_n,  ,  ,  ,  ,  ,  );


--KF2L12 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|src1_valid~4 at LABCELL_X50_Y43_N51
KF2L12 = ( MF2_last_channel[1] & ( KF2L9 ) ) # ( !MF2_last_channel[1] & ( (KF2L9 & !MF2L7Q) ) );


--CF3L63 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5 at MLABCELL_X39_Y37_N15
CF3L63 = ( CF3_in_burstwrap_reg[3] & ( (!CF3_int_nxt_addr_reg[3] & !CF3L2) ) ) # ( !CF3_in_burstwrap_reg[3] & ( !CF3_int_nxt_addr_reg[3] ) );


--CF3L61 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6 at LABCELL_X43_Y39_N51
CF3L61 = ( CF3L69Q & ( (!CF3_int_nxt_addr_reg[2] & !CF3L6) ) ) # ( !CF3L69Q & ( !CF3_int_nxt_addr_reg[2] ) );


--CF4L68 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5 at LABCELL_X40_Y40_N12
CF4L68 = ( CF4L2 & ( (!CF4_int_nxt_addr_reg[3] & !CF4_in_burstwrap_reg[3]) ) ) # ( !CF4L2 & ( !CF4_int_nxt_addr_reg[3] ) );


--CF4L66 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6 at LABCELL_X40_Y40_N21
CF4L66 = ( CF4L6 & ( (!CF4_int_nxt_addr_reg[2] & !CF4_in_burstwrap_reg[2]) ) ) # ( !CF4L6 & ( !CF4_int_nxt_addr_reg[2] ) );


--CF3L59 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7 at LABCELL_X40_Y39_N30
CF3L59 = ( NC1_h2f_lw_ARADDR[1] & ( ((LF2_saved_grant[0] & AF4L155)) # (LF2_saved_grant[1]) ) ) # ( !NC1_h2f_lw_ARADDR[1] & ( (LF2_saved_grant[0] & AF4L155) ) );


--CF4L64 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7 at LABCELL_X43_Y39_N18
CF4L64 = (!LF3_saved_grant[1] & (LF3_saved_grant[0] & (AF4L155))) # (LF3_saved_grant[1] & (((LF3_saved_grant[0] & AF4L155)) # (NC1_h2f_lw_ARADDR[1])));


--CF2L97 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0 at MLABCELL_X39_Y37_N54
CF2L97 = ( CF2_new_burst_reg & ( NE2L8 & ( (!LF1_saved_grant[1]) # ((!NC1_h2f_lw_ARBURST[1] & !NC1_h2f_lw_ARBURST[0])) ) ) ) # ( !CF2_new_burst_reg & ( NE2L8 & ( !CF2L49Q ) ) ) # ( CF2_new_burst_reg & ( !NE2L8 & ( (!LF1_saved_grant[1]) # (!NC1_h2f_lw_ARBURST[0]) ) ) ) # ( !CF2_new_burst_reg & ( !NE2L8 & ( !CF2L49Q ) ) );


--MF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~1 at LABCELL_X46_Y39_N0
MF2L3 = ( NF2L3 & ( (MF2_has_pending_responses & ((!MF2_last_channel[2]) # (!NF2L1 $ (!MF2_last_channel[0])))) ) ) # ( !NF2L3 & ( (MF2_has_pending_responses & ((!NF2L1 $ (!MF2_last_channel[0])) # (MF2_last_channel[2]))) ) );


--MF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~2 at LABCELL_X46_Y39_N45
MF2L4 = ( NF2L2 & ( LF2_saved_grant[1] ) );


--KF2L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|sink_ready~2 at LABCELL_X43_Y40_N54
KF2L3 = ( CF4_state.ST_UNCOMP_TRANS & ( CF1_in_ready_hold & ( (NF2L3 & LF3_saved_grant[1]) ) ) ) # ( !CF4_state.ST_UNCOMP_TRANS & ( CF1_in_ready_hold & ( (NF2L3 & LF3_saved_grant[1]) ) ) ) # ( CF4_state.ST_UNCOMP_TRANS & ( !CF1_in_ready_hold & ( (NF2L3 & LF3_saved_grant[1]) ) ) ) # ( !CF4_state.ST_UNCOMP_TRANS & ( !CF1_in_ready_hold & ( (NF2L3 & (LF3_saved_grant[1] & ((CF4_state.ST_COMP_TRANS) # (CF4L174Q)))) ) ) );


--CF2L103 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 at LABCELL_X36_Y37_N15
CF2L103 = ( CF2L45 & ( (!CF2_new_burst_reg & (!CF2_in_burstwrap_reg[2])) # (CF2_new_burst_reg & (((!LF1_saved_grant[1]) # (!NC1_h2f_lw_ARBURST[0])))) ) );


--CF2L104 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 at MLABCELL_X39_Y37_N21
CF2L104 = ( !NE2L7 & ( (!NE2L59 & !NE2L6) ) );


--JE1L258 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector2~1 at LABCELL_X35_Y41_N24
JE1L258 = ( JE1_unshifted_byteenable[2] & ( JE1_unshifted_byteenable[0] & ( ((!JE1_current_byte[1] & ((JE1_unshifted_byteenable[3]))) # (JE1_current_byte[1] & (JE1_unshifted_byteenable[1]))) # (JE1_current_byte[0]) ) ) ) # ( !JE1_unshifted_byteenable[2] & ( JE1_unshifted_byteenable[0] & ( (!JE1_current_byte[1] & (((JE1_unshifted_byteenable[3] & !JE1_current_byte[0])))) # (JE1_current_byte[1] & (((JE1_current_byte[0])) # (JE1_unshifted_byteenable[1]))) ) ) ) # ( JE1_unshifted_byteenable[2] & ( !JE1_unshifted_byteenable[0] & ( (!JE1_current_byte[1] & (((JE1_current_byte[0]) # (JE1_unshifted_byteenable[3])))) # (JE1_current_byte[1] & (JE1_unshifted_byteenable[1] & ((!JE1_current_byte[0])))) ) ) ) # ( !JE1_unshifted_byteenable[2] & ( !JE1_unshifted_byteenable[0] & ( (!JE1_current_byte[0] & ((!JE1_current_byte[1] & ((JE1_unshifted_byteenable[3]))) # (JE1_current_byte[1] & (JE1_unshifted_byteenable[1])))) ) ) );


--MF3L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_channel[1]~0 at LABCELL_X46_Y43_N27
MF3L14 = ( !MF3L6 );


--CF2L52 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 at LABCELL_X37_Y37_N12
CF2L52 = ( !LF1_saved_grant[1] );


--NE2L73 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~0 at MLABCELL_X39_Y42_N45
NE2L73 = ( !NC1_h2f_lw_WLAST[0] );


--MF1L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~0 at LABCELL_X45_Y42_N42
MF1L11 = !NF1L9;


--SE2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]~0 at LABCELL_X46_Y38_N24
SE2L4 = !CF2_int_nxt_addr_reg_dly[2];


--CF1L114 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0 at LABCELL_X45_Y48_N24
CF1L114 = ( !CF1L61 );


--MF3L17 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[0]~1 at LABCELL_X45_Y43_N45
MF3L17 = ( !MF3_pending_response_count[0] );


--MF2L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 at LABCELL_X46_Y39_N48
MF2L16 = !MF2_pending_response_count[0];


--YE3L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2 at LABCELL_X42_Y40_N45
YE3L8 = !YE3L3;


--LF2L4 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress~0 at LABCELL_X42_Y40_N6
LF2L4 = ( !LF2L67 );


--YE4L8 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2 at LABCELL_X45_Y40_N0
YE4L8 = ( !YE4L3 );


--LF3L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress~0 at LABCELL_X45_Y40_N30
LF3L3 = ( !LF3L35 );


--MF1L16 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 at LABCELL_X45_Y42_N0
MF1L16 = !MF1_pending_response_count[0];


--YE1L8 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2 at MLABCELL_X47_Y51_N33
YE1L8 = ( !YE1L3 );


--ME1L6 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress~0 at LABCELL_X48_Y51_N30
ME1L6 = ( !ME1L68 );


--NE1L58 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~0 at LABCELL_X50_Y49_N18
NE1L58 = !NC1_h2f_WLAST[0];


--MD1L48 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[0]~0 at LABCELL_X27_Y37_N33
MD1L48 = !MD1_wr_ptr[0];


--YD1L317 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~0 at LABCELL_X4_Y7_N54
YD1L317 = !YD1_clock_to_sample_div2;


--CF3L134 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 at MLABCELL_X39_Y39_N18
CF3L134 = !AF6L1;


--CF4L105 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 at LABCELL_X42_Y39_N57
CF4L105 = ( !AF7L1 );


--A1L6573 is ~GND at LABCELL_X13_Y32_N51
A1L6573 = GND;


--A1L259 is Add16~1_wirecell at LABCELL_X30_Y42_N39
A1L259 = ( !A1L258 );


--A1L274 is Add16~13_wirecell at LABCELL_X30_Y42_N6
A1L274 = ( !A1L273 );


--A1L279 is Add16~17_wirecell at LABCELL_X30_Y42_N0
A1L279 = ( !A1L278 );


--A1L284 is Add16~21_wirecell at LABCELL_X30_Y42_N21
A1L284 = ( !A1L283 );


--A1L289 is Add16~25_wirecell at LABCELL_X31_Y42_N27
A1L289 = ( !A1L288 );


--A1L294 is Add16~29_wirecell at LABCELL_X31_Y42_N24
A1L294 = !A1L293;


--A1L264 is Add16~5_wirecell at LABCELL_X30_Y42_N54
A1L264 = ( !A1L263 );


--A1L269 is Add16~9_wirecell at LABCELL_X30_Y42_N51
A1L269 = ( !A1L268 );


--UC1_wire_sd1a_serdataout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|wire_sd1a_serdataout[0] at TERMINATION_X89_Y34_N3
UC1_wire_sd1a_serdataout[0] = EQUATION NOT SUPPORTED;


--ED4_dqsin is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsin at IOIBUF_X89_Y44_N4
ED4_dqsin = LVDS_INPUT_BUFFER(.I(HPS_DDR3_DQS_P[3]), .IBAR(HPS_DDR3_DQS_N[3]));


--ED4_pad_gen[0].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].raw_input at IOIBUF_X89_Y45_N21
ED4_pad_gen[0].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[24]), );


--ED4_pad_gen[1].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].raw_input at IOIBUF_X89_Y45_N4
ED4_pad_gen[1].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[25]), );


--ED4_pad_gen[2].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].raw_input at IOIBUF_X89_Y45_N38
ED4_pad_gen[2].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[26]), );


--ED4_pad_gen[3].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].raw_input at IOIBUF_X89_Y44_N55
ED4_pad_gen[3].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[27]), );


--ED4_pad_gen[4].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].raw_input at IOIBUF_X89_Y43_N21
ED4_pad_gen[4].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[28]), );


--ED4_pad_gen[5].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].raw_input at IOIBUF_X89_Y43_N4
ED4_pad_gen[5].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[29]), );


--ED4_pad_gen[6].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].raw_input at IOIBUF_X89_Y43_N38
ED4_pad_gen[6].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[30]), );


--ED4_pad_gen[7].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].raw_input at IOIBUF_X89_Y42_N95
ED4_pad_gen[7].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[31]), );


--ED3_dqsin is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsin at IOIBUF_X89_Y51_N4
ED3_dqsin = LVDS_INPUT_BUFFER(.I(HPS_DDR3_DQS_P[2]), .IBAR(HPS_DDR3_DQS_N[2]));


--ED3_pad_gen[0].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].raw_input at IOIBUF_X89_Y52_N21
ED3_pad_gen[0].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[16]), );


--ED3_pad_gen[1].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].raw_input at IOIBUF_X89_Y52_N4
ED3_pad_gen[1].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[17]), );


--ED3_pad_gen[2].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].raw_input at IOIBUF_X89_Y52_N38
ED3_pad_gen[2].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[18]), );


--ED3_pad_gen[3].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].raw_input at IOIBUF_X89_Y51_N55
ED3_pad_gen[3].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[19]), );


--ED3_pad_gen[4].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].raw_input at IOIBUF_X89_Y50_N21
ED3_pad_gen[4].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[20]), );


--ED3_pad_gen[5].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].raw_input at IOIBUF_X89_Y50_N4
ED3_pad_gen[5].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[21]), );


--ED3_pad_gen[6].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].raw_input at IOIBUF_X89_Y50_N38
ED3_pad_gen[6].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[22]), );


--ED3_pad_gen[7].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].raw_input at IOIBUF_X89_Y49_N95
ED3_pad_gen[7].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[23]), );


--ED2_dqsin is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsin at IOIBUF_X89_Y58_N4
ED2_dqsin = LVDS_INPUT_BUFFER(.I(HPS_DDR3_DQS_P[1]), .IBAR(HPS_DDR3_DQS_N[1]));


--ED2_pad_gen[0].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].raw_input at IOIBUF_X89_Y59_N21
ED2_pad_gen[0].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[8]), );


--ED2_pad_gen[1].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].raw_input at IOIBUF_X89_Y59_N4
ED2_pad_gen[1].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[9]), );


--ED2_pad_gen[2].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].raw_input at IOIBUF_X89_Y59_N38
ED2_pad_gen[2].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[10]), );


--ED2_pad_gen[3].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].raw_input at IOIBUF_X89_Y58_N55
ED2_pad_gen[3].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[11]), );


--ED2_pad_gen[4].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].raw_input at IOIBUF_X89_Y57_N21
ED2_pad_gen[4].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[12]), );


--ED2_pad_gen[5].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].raw_input at IOIBUF_X89_Y57_N4
ED2_pad_gen[5].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[13]), );


--ED2_pad_gen[6].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].raw_input at IOIBUF_X89_Y57_N38
ED2_pad_gen[6].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[14]), );


--ED2_pad_gen[7].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].raw_input at IOIBUF_X89_Y56_N95
ED2_pad_gen[7].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[15]), );


--ED1_dqsin is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsin at IOIBUF_X89_Y65_N4
ED1_dqsin = LVDS_INPUT_BUFFER(.I(HPS_DDR3_DQS_P[0]), .IBAR(HPS_DDR3_DQS_N[0]));


--ED1_pad_gen[0].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].raw_input at IOIBUF_X89_Y66_N21
ED1_pad_gen[0].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[0]), );


--ED1_pad_gen[1].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].raw_input at IOIBUF_X89_Y66_N4
ED1_pad_gen[1].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[1]), );


--ED1_pad_gen[2].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].raw_input at IOIBUF_X89_Y66_N38
ED1_pad_gen[2].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[2]), );


--ED1_pad_gen[3].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].raw_input at IOIBUF_X89_Y65_N55
ED1_pad_gen[3].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[3]), );


--ED1_pad_gen[4].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].raw_input at IOIBUF_X89_Y64_N21
ED1_pad_gen[4].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[4]), );


--ED1_pad_gen[5].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].raw_input at IOIBUF_X89_Y64_N4
ED1_pad_gen[5].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[5]), );


--ED1_pad_gen[6].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].raw_input at IOIBUF_X89_Y64_N38
ED1_pad_gen[6].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[6]), );


--ED1_pad_gen[7].raw_input is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].raw_input at IOIBUF_X89_Y63_N95
ED1_pad_gen[7].raw_input = INPUT_BUFFER(.I(HPS_DDR3_DQ[7]), );


--FD1_wire_obuf_ba_o[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_obuf_ba_o[0] at IOOBUF_X89_Y73_N22
FD1_wire_obuf_ba_o[0] = OUTPUT_BUFFER.O(.I(FD1_wire_pseudo_diffa_obar[0]), .OE(!FD1_wire_pseudo_diffa_oebout[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--FD1_wire_obufa_o[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_obufa_o[0] at IOOBUF_X89_Y73_N5
FD1_wire_obufa_o[0] = OUTPUT_BUFFER.O(.I(FD1_wire_pseudo_diffa_o[0]), .OE(!FD1_wire_pseudo_diffa_oeout[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--WC1_afi_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk at HPSSDRAMPLL_X84_Y41_N111
WC1_afi_clk = EQUATION NOT SUPPORTED;

--WC1_pll_write_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk at HPSSDRAMPLL_X84_Y41_N111
WC1_pll_write_clk = EQUATION NOT SUPPORTED;


--HD1_dataout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[0] at DDIOOUTCELL_X89_Y71_N87
HD1_dataout[0] = DDIO_OUT(.DATAINHI(HD1_acblock[0].fr_data_hi), .DATAINLO(HD1_acblock[0].fr_data_lo), , , , , );


--HD1_dataout[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[1] at DDIOOUTCELL_X89_Y71_N104
HD1_dataout[1] = DDIO_OUT(.DATAINHI(HD1_acblock[1].fr_data_hi), .DATAINLO(HD1_acblock[1].fr_data_lo), , , , , );


--HD1_dataout[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[2] at DDIOOUTCELL_X89_Y72_N47
HD1_dataout[2] = DDIO_OUT(.DATAINHI(HD1_acblock[2].fr_data_hi), .DATAINLO(HD1_acblock[2].fr_data_lo), , , , , );


--HD1_dataout[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[3] at DDIOOUTCELL_X89_Y72_N64
HD1_dataout[3] = DDIO_OUT(.DATAINHI(HD1_acblock[3].fr_data_hi), .DATAINLO(HD1_acblock[3].fr_data_lo), , , , , );


--HD1_dataout[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[4] at DDIOOUTCELL_X89_Y72_N13
HD1_dataout[4] = DDIO_OUT(.DATAINHI(HD1_acblock[4].fr_data_hi), .DATAINLO(HD1_acblock[4].fr_data_lo), , , , , );


--HD1_dataout[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[5] at DDIOOUTCELL_X89_Y72_N30
HD1_dataout[5] = DDIO_OUT(.DATAINHI(HD1_acblock[5].fr_data_hi), .DATAINLO(HD1_acblock[5].fr_data_lo), , , , , );


--HD1_dataout[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[6] at DDIOOUTCELL_X89_Y73_N47
HD1_dataout[6] = DDIO_OUT(.DATAINHI(HD1_acblock[6].fr_data_hi), .DATAINLO(HD1_acblock[6].fr_data_lo), , , , , );


--HD1_dataout[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[7] at DDIOOUTCELL_X89_Y73_N64
HD1_dataout[7] = DDIO_OUT(.DATAINHI(HD1_acblock[7].fr_data_hi), .DATAINLO(HD1_acblock[7].fr_data_lo), , , , , );


--HD1_dataout[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[8] at DDIOOUTCELL_X89_Y78_N13
HD1_dataout[8] = DDIO_OUT(.DATAINHI(HD1_acblock[8].fr_data_hi), .DATAINLO(HD1_acblock[8].fr_data_lo), , , , , );


--HD1_dataout[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[9] at DDIOOUTCELL_X89_Y78_N30
HD1_dataout[9] = DDIO_OUT(.DATAINHI(HD1_acblock[9].fr_data_hi), .DATAINLO(HD1_acblock[9].fr_data_lo), , , , , );


--HD1_dataout[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[10] at DDIOOUTCELL_X89_Y78_N47
HD1_dataout[10] = DDIO_OUT(.DATAINHI(HD1_acblock[10].fr_data_hi), .DATAINLO(HD1_acblock[10].fr_data_lo), , , , , );


--HD1_dataout[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[11] at DDIOOUTCELL_X89_Y78_N64
HD1_dataout[11] = DDIO_OUT(.DATAINHI(HD1_acblock[11].fr_data_hi), .DATAINLO(HD1_acblock[11].fr_data_lo), , , , , );


--HD1_dataout[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[12] at DDIOOUTCELL_X89_Y79_N47
HD1_dataout[12] = DDIO_OUT(.DATAINHI(HD1_acblock[12].fr_data_hi), .DATAINLO(HD1_acblock[12].fr_data_lo), , , , , );


--HD1_dataout[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[13] at DDIOOUTCELL_X89_Y79_N64
HD1_dataout[13] = DDIO_OUT(.DATAINHI(HD1_acblock[13].fr_data_hi), .DATAINLO(HD1_acblock[13].fr_data_lo), , , , , );


--HD1_dataout[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|dataout[14] at DDIOOUTCELL_X89_Y80_N13
HD1_dataout[14] = DDIO_OUT(.DATAINHI(HD1_acblock[14].fr_data_hi), .DATAINLO(HD1_acblock[14].fr_data_lo), , , , , );


--HD2_dataout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|dataout[0] at DDIOOUTCELL_X89_Y74_N47
HD2_dataout[0] = DDIO_OUT(.DATAINHI(HD2_acblock[0].fr_data_hi), .DATAINLO(HD2_acblock[0].fr_data_lo), , , , , );


--HD2_dataout[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|dataout[1] at DDIOOUTCELL_X89_Y74_N13
HD2_dataout[1] = DDIO_OUT(.DATAINHI(HD2_acblock[1].fr_data_hi), .DATAINLO(HD2_acblock[1].fr_data_lo), , , , , );


--HD2_dataout[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|dataout[2] at DDIOOUTCELL_X89_Y74_N30
HD2_dataout[2] = DDIO_OUT(.DATAINHI(HD2_acblock[2].fr_data_hi), .DATAINLO(HD2_acblock[2].fr_data_lo), , , , , );


--HD3_dataout[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|dataout[1] at DDIOOUTCELL_X89_Y57_N64
HD3_dataout[1] = DDIO_OUT(.DATAINHI(HD3_acblock[1].fr_data_hi), .DATAINLO(HD3_acblock[1].fr_data_lo), , , , , );


--HD3_dataout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|dataout[0] at DDIOOUTCELL_X89_Y79_N13
HD3_dataout[0] = DDIO_OUT(.DATAINHI(HD3_acblock[0].fr_data_hi), .DATAINLO(HD3_acblock[0].fr_data_lo), , , , , );


--HD3_dataout[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|dataout[3] at DDIOOUTCELL_X89_Y77_N104
HD3_dataout[3] = DDIO_OUT(.DATAINHI(HD3_acblock[3].fr_data_hi), .DATAINLO(HD3_acblock[3].fr_data_lo), , , , , );


--HD3_dataout[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|dataout[4] at DDIOOUTCELL_X89_Y77_N87
HD3_dataout[4] = DDIO_OUT(.DATAINHI(HD3_acblock[4].fr_data_hi), .DATAINLO(HD3_acblock[4].fr_data_lo), , , , , );


--HD3_dataout[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|dataout[5] at DDIOOUTCELL_X89_Y80_N47
HD3_dataout[5] = DDIO_OUT(.DATAINHI(HD3_acblock[5].fr_data_hi), .DATAINLO(HD3_acblock[5].fr_data_lo), , , , , );


--HD4_dataout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad|dataout[0] at DDIOOUTCELL_X89_Y51_N47
HD4_dataout[0] = DDIO_OUT(.DATAINHI(HD4_acblock[0].fr_data_hi), .DATAINLO(HD4_acblock[0].fr_data_lo), , , , , );


--HD3_dataout[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|dataout[2] at DDIOOUTCELL_X89_Y65_N47
HD3_dataout[2] = DDIO_OUT(.DATAINHI(HD3_acblock[2].fr_data_hi), .DATAINLO(HD3_acblock[2].fr_data_lo), , , , , );


--FD1_wire_pseudo_diffa_o[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_o[0] at PSEUDODIFFOUT_X89_Y73_N6
FD1_wire_pseudo_diffa_o[0] = EQUATION NOT SUPPORTED;

--FD1_wire_pseudo_diffa_obar[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_obar[0] at PSEUDODIFFOUT_X89_Y73_N6
FD1_wire_pseudo_diffa_obar[0] = EQUATION NOT SUPPORTED;

--FD1_wire_pseudo_diffa_oeout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0] at PSEUDODIFFOUT_X89_Y73_N6
FD1_wire_pseudo_diffa_oeout[0] = EQUATION NOT SUPPORTED;

--FD1_wire_pseudo_diffa_oebout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] at PSEUDODIFFOUT_X89_Y73_N6
FD1_wire_pseudo_diffa_oebout[0] = EQUATION NOT SUPPORTED;


--HD1_acblock[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[0].fr_data_lo at DDIOOUT_X89_Y71_N85
HD1_acblock[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[1]), .DATAINLO(ZC1_phy_ddio_address[3]), , , , , .HRBYPASS(VCC));


--HD1_acblock[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[0].fr_data_hi at DDIOOUT_X89_Y71_N86
HD1_acblock[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[0]), .DATAINLO(ZC1_phy_ddio_address[2]), , , , , .HRBYPASS(VCC));


--AD2_adc_clk_cps is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps at CLKPHASESELECT_X89_Y71_N7
AD2_adc_clk_cps = EQUATION NOT SUPPORTED;


--HD1_acblock[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[1].fr_data_lo at DDIOOUT_X89_Y71_N102
HD1_acblock[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[5]), .DATAINLO(ZC1_phy_ddio_address[7]), , , , , .HRBYPASS(VCC));


--HD1_acblock[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[1].fr_data_hi at DDIOOUT_X89_Y71_N103
HD1_acblock[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[4]), .DATAINLO(ZC1_phy_ddio_address[6]), , , , , .HRBYPASS(VCC));


--HD1_acblock[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[2].fr_data_lo at DDIOOUT_X89_Y72_N45
HD1_acblock[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[9]), .DATAINLO(ZC1_phy_ddio_address[11]), , , , , .HRBYPASS(VCC));


--HD1_acblock[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[2].fr_data_hi at DDIOOUT_X89_Y72_N46
HD1_acblock[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[8]), .DATAINLO(ZC1_phy_ddio_address[10]), , , , , .HRBYPASS(VCC));


--HD1_acblock[3].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[3].fr_data_lo at DDIOOUT_X89_Y72_N62
HD1_acblock[3].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[13]), .DATAINLO(ZC1_phy_ddio_address[15]), , , , , .HRBYPASS(VCC));


--HD1_acblock[3].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[3].fr_data_hi at DDIOOUT_X89_Y72_N63
HD1_acblock[3].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[12]), .DATAINLO(ZC1_phy_ddio_address[14]), , , , , .HRBYPASS(VCC));


--HD1_acblock[4].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[4].fr_data_lo at DDIOOUT_X89_Y72_N11
HD1_acblock[4].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[17]), .DATAINLO(ZC1_phy_ddio_address[19]), , , , , .HRBYPASS(VCC));


--HD1_acblock[4].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[4].fr_data_hi at DDIOOUT_X89_Y72_N12
HD1_acblock[4].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[16]), .DATAINLO(ZC1_phy_ddio_address[18]), , , , , .HRBYPASS(VCC));


--HD1_acblock[5].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[5].fr_data_lo at DDIOOUT_X89_Y72_N28
HD1_acblock[5].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[21]), .DATAINLO(ZC1_phy_ddio_address[23]), , , , , .HRBYPASS(VCC));


--HD1_acblock[5].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[5].fr_data_hi at DDIOOUT_X89_Y72_N29
HD1_acblock[5].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[20]), .DATAINLO(ZC1_phy_ddio_address[22]), , , , , .HRBYPASS(VCC));


--HD1_acblock[6].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[6].fr_data_lo at DDIOOUT_X89_Y73_N45
HD1_acblock[6].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[25]), .DATAINLO(ZC1_phy_ddio_address[27]), , , , , .HRBYPASS(VCC));


--HD1_acblock[6].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[6].fr_data_hi at DDIOOUT_X89_Y73_N46
HD1_acblock[6].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[24]), .DATAINLO(ZC1_phy_ddio_address[26]), , , , , .HRBYPASS(VCC));


--HD1_acblock[7].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[7].fr_data_lo at DDIOOUT_X89_Y73_N62
HD1_acblock[7].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[29]), .DATAINLO(ZC1_phy_ddio_address[31]), , , , , .HRBYPASS(VCC));


--HD1_acblock[7].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[7].fr_data_hi at DDIOOUT_X89_Y73_N63
HD1_acblock[7].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[28]), .DATAINLO(ZC1_phy_ddio_address[30]), , , , , .HRBYPASS(VCC));


--HD1_acblock[8].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[8].fr_data_lo at DDIOOUT_X89_Y78_N11
HD1_acblock[8].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[33]), .DATAINLO(ZC1_phy_ddio_address[35]), , , , , .HRBYPASS(VCC));


--HD1_acblock[8].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[8].fr_data_hi at DDIOOUT_X89_Y78_N12
HD1_acblock[8].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[32]), .DATAINLO(ZC1_phy_ddio_address[34]), , , , , .HRBYPASS(VCC));


--AD10_adc_clk_cps is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps at CLKPHASESELECT_X89_Y77_N7
AD10_adc_clk_cps = EQUATION NOT SUPPORTED;


--HD1_acblock[9].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[9].fr_data_lo at DDIOOUT_X89_Y78_N28
HD1_acblock[9].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[37]), .DATAINLO(ZC1_phy_ddio_address[39]), , , , , .HRBYPASS(VCC));


--HD1_acblock[9].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[9].fr_data_hi at DDIOOUT_X89_Y78_N29
HD1_acblock[9].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[36]), .DATAINLO(ZC1_phy_ddio_address[38]), , , , , .HRBYPASS(VCC));


--HD1_acblock[10].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[10].fr_data_lo at DDIOOUT_X89_Y78_N45
HD1_acblock[10].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[41]), .DATAINLO(ZC1_phy_ddio_address[43]), , , , , .HRBYPASS(VCC));


--HD1_acblock[10].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[10].fr_data_hi at DDIOOUT_X89_Y78_N46
HD1_acblock[10].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[40]), .DATAINLO(ZC1_phy_ddio_address[42]), , , , , .HRBYPASS(VCC));


--HD1_acblock[11].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[11].fr_data_lo at DDIOOUT_X89_Y78_N62
HD1_acblock[11].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[45]), .DATAINLO(ZC1_phy_ddio_address[47]), , , , , .HRBYPASS(VCC));


--HD1_acblock[11].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[11].fr_data_hi at DDIOOUT_X89_Y78_N63
HD1_acblock[11].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[44]), .DATAINLO(ZC1_phy_ddio_address[46]), , , , , .HRBYPASS(VCC));


--HD1_acblock[12].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[12].fr_data_lo at DDIOOUT_X89_Y79_N45
HD1_acblock[12].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[49]), .DATAINLO(ZC1_phy_ddio_address[51]), , , , , .HRBYPASS(VCC));


--HD1_acblock[12].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[12].fr_data_hi at DDIOOUT_X89_Y79_N46
HD1_acblock[12].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[48]), .DATAINLO(ZC1_phy_ddio_address[50]), , , , , .HRBYPASS(VCC));


--HD1_acblock[13].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[13].fr_data_lo at DDIOOUT_X89_Y79_N62
HD1_acblock[13].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[53]), .DATAINLO(ZC1_phy_ddio_address[55]), , , , , .HRBYPASS(VCC));


--HD1_acblock[13].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[13].fr_data_hi at DDIOOUT_X89_Y79_N63
HD1_acblock[13].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[52]), .DATAINLO(ZC1_phy_ddio_address[54]), , , , , .HRBYPASS(VCC));


--HD1_acblock[14].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[14].fr_data_lo at DDIOOUT_X89_Y80_N11
HD1_acblock[14].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[57]), .DATAINLO(ZC1_phy_ddio_address[59]), , , , , .HRBYPASS(VCC));


--HD1_acblock[14].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad|acblock[14].fr_data_hi at DDIOOUT_X89_Y80_N12
HD1_acblock[14].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_address[56]), .DATAINLO(ZC1_phy_ddio_address[58]), , , , , .HRBYPASS(VCC));


--HD2_acblock[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|acblock[0].fr_data_lo at DDIOOUT_X89_Y74_N45
HD2_acblock[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_bank[1]), .DATAINLO(ZC1_phy_ddio_bank[3]), , , , , .HRBYPASS(VCC));


--HD2_acblock[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|acblock[0].fr_data_hi at DDIOOUT_X89_Y74_N46
HD2_acblock[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_bank[0]), .DATAINLO(ZC1_phy_ddio_bank[2]), , , , , .HRBYPASS(VCC));


--HD2_acblock[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|acblock[1].fr_data_lo at DDIOOUT_X89_Y74_N11
HD2_acblock[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_bank[5]), .DATAINLO(ZC1_phy_ddio_bank[7]), , , , , .HRBYPASS(VCC));


--HD2_acblock[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|acblock[1].fr_data_hi at DDIOOUT_X89_Y74_N12
HD2_acblock[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_bank[4]), .DATAINLO(ZC1_phy_ddio_bank[6]), , , , , .HRBYPASS(VCC));


--HD2_acblock[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|acblock[2].fr_data_lo at DDIOOUT_X89_Y74_N28
HD2_acblock[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_bank[9]), .DATAINLO(ZC1_phy_ddio_bank[11]), , , , , .HRBYPASS(VCC));


--HD2_acblock[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad|acblock[2].fr_data_hi at DDIOOUT_X89_Y74_N29
HD2_acblock[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_bank[8]), .DATAINLO(ZC1_phy_ddio_bank[10]), , , , , .HRBYPASS(VCC));


--HD3_acblock[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[1].fr_data_lo at DDIOOUT_X89_Y57_N62
HD3_acblock[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_cke[1]), .DATAINLO(ZC1_phy_ddio_cke[3]), , , , , .HRBYPASS(VCC));


--HD3_acblock[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[1].fr_data_hi at DDIOOUT_X89_Y57_N63
HD3_acblock[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_cke[0]), .DATAINLO(ZC1_phy_ddio_cke[2]), , , , , .HRBYPASS(VCC));


--AD21_adc_clk_cps is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps at CLKPHASESELECT_X89_Y56_N7
AD21_adc_clk_cps = EQUATION NOT SUPPORTED;


--HD3_acblock[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[0].fr_data_lo at DDIOOUT_X89_Y79_N11
HD3_acblock[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_cs_n[1]), .DATAINLO(ZC1_phy_ddio_cs_n[3]), , , , , .HRBYPASS(VCC));


--HD3_acblock[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[0].fr_data_hi at DDIOOUT_X89_Y79_N12
HD3_acblock[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_cs_n[0]), .DATAINLO(ZC1_phy_ddio_cs_n[2]), , , , , .HRBYPASS(VCC));


--HD3_acblock[3].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[3].fr_data_lo at DDIOOUT_X89_Y77_N102
HD3_acblock[3].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_ras_n[1]), .DATAINLO(ZC1_phy_ddio_ras_n[3]), , , , , .HRBYPASS(VCC));


--HD3_acblock[3].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[3].fr_data_hi at DDIOOUT_X89_Y77_N103
HD3_acblock[3].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_ras_n[0]), .DATAINLO(ZC1_phy_ddio_ras_n[2]), , , , , .HRBYPASS(VCC));


--HD3_acblock[4].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[4].fr_data_lo at DDIOOUT_X89_Y77_N85
HD3_acblock[4].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_cas_n[1]), .DATAINLO(ZC1_phy_ddio_cas_n[3]), , , , , .HRBYPASS(VCC));


--HD3_acblock[4].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[4].fr_data_hi at DDIOOUT_X89_Y77_N86
HD3_acblock[4].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_cas_n[0]), .DATAINLO(ZC1_phy_ddio_cas_n[2]), , , , , .HRBYPASS(VCC));


--HD3_acblock[5].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[5].fr_data_lo at DDIOOUT_X89_Y80_N45
HD3_acblock[5].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_we_n[1]), .DATAINLO(ZC1_phy_ddio_we_n[3]), , , , , .HRBYPASS(VCC));


--HD3_acblock[5].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[5].fr_data_hi at DDIOOUT_X89_Y80_N46
HD3_acblock[5].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_we_n[0]), .DATAINLO(ZC1_phy_ddio_we_n[2]), , , , , .HRBYPASS(VCC));


--HD4_acblock[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad|acblock[0].fr_data_lo at DDIOOUT_X89_Y51_N45
HD4_acblock[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_reset_n[1]), .DATAINLO(ZC1_phy_ddio_reset_n[3]), , , , , .HRBYPASS(VCC));


--HD4_acblock[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad|acblock[0].fr_data_hi at DDIOOUT_X89_Y51_N46
HD4_acblock[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_reset_n[0]), .DATAINLO(ZC1_phy_ddio_reset_n[2]), , , , , .HRBYPASS(VCC));


--AD26_adc_clk_cps is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps at CLKPHASESELECT_X89_Y49_N7
AD26_adc_clk_cps = EQUATION NOT SUPPORTED;


--HD3_acblock[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[2].fr_data_lo at DDIOOUT_X89_Y65_N45
HD3_acblock[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_odt[1]), .DATAINLO(ZC1_phy_ddio_odt[3]), , , , , .HRBYPASS(VCC));


--HD3_acblock[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad|acblock[2].fr_data_hi at DDIOOUT_X89_Y65_N46
HD3_acblock[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_odt[0]), .DATAINLO(ZC1_phy_ddio_odt[2]), , , , , .HRBYPASS(VCC));


--AD22_adc_clk_cps is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps at CLKPHASESELECT_X89_Y63_N7
AD22_adc_clk_cps = EQUATION NOT SUPPORTED;


--ED1_pad_gen[0].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out at IOOBUF_X89_Y66_N22
ED1_pad_gen[0].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[0].delayed_data_out), .OE(!ED1_pad_gen[0].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[1].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out at IOOBUF_X89_Y66_N5
ED1_pad_gen[1].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[1].delayed_data_out), .OE(!ED1_pad_gen[1].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[2].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out at IOOBUF_X89_Y66_N39
ED1_pad_gen[2].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[2].delayed_data_out), .OE(!ED1_pad_gen[2].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[3].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out at IOOBUF_X89_Y65_N56
ED1_pad_gen[3].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[3].delayed_data_out), .OE(!ED1_pad_gen[3].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[4].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out at IOOBUF_X89_Y64_N22
ED1_pad_gen[4].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[4].delayed_data_out), .OE(!ED1_pad_gen[4].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[5].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out at IOOBUF_X89_Y64_N5
ED1_pad_gen[5].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[5].delayed_data_out), .OE(!ED1_pad_gen[5].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[6].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out at IOOBUF_X89_Y64_N39
ED1_pad_gen[6].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[6].delayed_data_out), .OE(!ED1_pad_gen[6].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_pad_gen[7].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out at IOOBUF_X89_Y63_N96
ED1_pad_gen[7].data_out = OUTPUT_BUFFER.O(.I(ED1_pad_gen[7].delayed_data_out), .OE(!ED1_pad_gen[7].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED1_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[0].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out at IOOBUF_X89_Y59_N22
ED2_pad_gen[0].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[0].delayed_data_out), .OE(!ED2_pad_gen[0].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[1].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out at IOOBUF_X89_Y59_N5
ED2_pad_gen[1].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[1].delayed_data_out), .OE(!ED2_pad_gen[1].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[2].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out at IOOBUF_X89_Y59_N39
ED2_pad_gen[2].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[2].delayed_data_out), .OE(!ED2_pad_gen[2].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[3].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out at IOOBUF_X89_Y58_N56
ED2_pad_gen[3].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[3].delayed_data_out), .OE(!ED2_pad_gen[3].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[4].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out at IOOBUF_X89_Y57_N22
ED2_pad_gen[4].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[4].delayed_data_out), .OE(!ED2_pad_gen[4].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[5].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out at IOOBUF_X89_Y57_N5
ED2_pad_gen[5].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[5].delayed_data_out), .OE(!ED2_pad_gen[5].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[6].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out at IOOBUF_X89_Y57_N39
ED2_pad_gen[6].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[6].delayed_data_out), .OE(!ED2_pad_gen[6].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_pad_gen[7].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out at IOOBUF_X89_Y56_N96
ED2_pad_gen[7].data_out = OUTPUT_BUFFER.O(.I(ED2_pad_gen[7].delayed_data_out), .OE(!ED2_pad_gen[7].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED2_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[0].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out at IOOBUF_X89_Y52_N22
ED3_pad_gen[0].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[0].delayed_data_out), .OE(!ED3_pad_gen[0].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[1].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out at IOOBUF_X89_Y52_N5
ED3_pad_gen[1].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[1].delayed_data_out), .OE(!ED3_pad_gen[1].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[2].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out at IOOBUF_X89_Y52_N39
ED3_pad_gen[2].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[2].delayed_data_out), .OE(!ED3_pad_gen[2].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[3].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out at IOOBUF_X89_Y51_N56
ED3_pad_gen[3].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[3].delayed_data_out), .OE(!ED3_pad_gen[3].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[4].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out at IOOBUF_X89_Y50_N22
ED3_pad_gen[4].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[4].delayed_data_out), .OE(!ED3_pad_gen[4].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[5].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out at IOOBUF_X89_Y50_N5
ED3_pad_gen[5].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[5].delayed_data_out), .OE(!ED3_pad_gen[5].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[6].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out at IOOBUF_X89_Y50_N39
ED3_pad_gen[6].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[6].delayed_data_out), .OE(!ED3_pad_gen[6].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_pad_gen[7].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out at IOOBUF_X89_Y49_N96
ED3_pad_gen[7].data_out = OUTPUT_BUFFER.O(.I(ED3_pad_gen[7].delayed_data_out), .OE(!ED3_pad_gen[7].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED3_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[0].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out at IOOBUF_X89_Y45_N22
ED4_pad_gen[0].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[0].delayed_data_out), .OE(!ED4_pad_gen[0].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[1].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out at IOOBUF_X89_Y45_N5
ED4_pad_gen[1].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[1].delayed_data_out), .OE(!ED4_pad_gen[1].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[2].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out at IOOBUF_X89_Y45_N39
ED4_pad_gen[2].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[2].delayed_data_out), .OE(!ED4_pad_gen[2].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[3].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out at IOOBUF_X89_Y44_N56
ED4_pad_gen[3].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[3].delayed_data_out), .OE(!ED4_pad_gen[3].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[4].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out at IOOBUF_X89_Y43_N22
ED4_pad_gen[4].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[4].delayed_data_out), .OE(!ED4_pad_gen[4].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[5].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out at IOOBUF_X89_Y43_N5
ED4_pad_gen[5].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[5].delayed_data_out), .OE(!ED4_pad_gen[5].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[6].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out at IOOBUF_X89_Y43_N39
ED4_pad_gen[6].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[6].delayed_data_out), .OE(!ED4_pad_gen[6].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_pad_gen[7].data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out at IOOBUF_X89_Y42_N96
ED4_pad_gen[7].data_out = OUTPUT_BUFFER.O(.I(ED4_pad_gen[7].delayed_data_out), .OE(!ED4_pad_gen[7].delayed_oe_1), .DYNAMICTERMINATIONCONTROL(ED4_delayed_oct), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_obuf_os_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0 at IOOBUF_X89_Y65_N5
ED1_obuf_os_0 = OUTPUT_BUFFER.O(.I(ED1_os), .OE(!ED1_diff_oe), .DYNAMICTERMINATIONCONTROL(ED1_diff_dtc), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_obuf_os_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0 at IOOBUF_X89_Y58_N5
ED2_obuf_os_0 = OUTPUT_BUFFER.O(.I(ED2_os), .OE(!ED2_diff_oe), .DYNAMICTERMINATIONCONTROL(ED2_diff_dtc), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_obuf_os_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0 at IOOBUF_X89_Y51_N5
ED3_obuf_os_0 = OUTPUT_BUFFER.O(.I(ED3_os), .OE(!ED3_diff_oe), .DYNAMICTERMINATIONCONTROL(ED3_diff_dtc), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_obuf_os_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0 at IOOBUF_X89_Y44_N5
ED4_obuf_os_0 = OUTPUT_BUFFER.O(.I(ED4_os), .OE(!ED4_diff_oe), .DYNAMICTERMINATIONCONTROL(ED4_diff_dtc), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED1_obuf_os_bar_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0 at IOOBUF_X89_Y65_N22
ED1_obuf_os_bar_0 = OUTPUT_BUFFER.O(.I(ED1_os_bar), .OE(!ED1_diff_oe_bar), .DYNAMICTERMINATIONCONTROL(ED1_diff_dtc_bar), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED2_obuf_os_bar_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0 at IOOBUF_X89_Y58_N22
ED2_obuf_os_bar_0 = OUTPUT_BUFFER.O(.I(ED2_os_bar), .OE(!ED2_diff_oe_bar), .DYNAMICTERMINATIONCONTROL(ED2_diff_dtc_bar), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED3_obuf_os_bar_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0 at IOOBUF_X89_Y51_N22
ED3_obuf_os_bar_0 = OUTPUT_BUFFER.O(.I(ED3_os_bar), .OE(!ED3_diff_oe_bar), .DYNAMICTERMINATIONCONTROL(ED3_diff_dtc_bar), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--ED4_obuf_os_bar_0 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0 at IOOBUF_X89_Y44_N22
ED4_obuf_os_bar_0 = OUTPUT_BUFFER.O(.I(ED4_os_bar), .OE(!ED4_diff_oe_bar), .DYNAMICTERMINATIONCONTROL(ED4_diff_dtc_bar), .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--JD1_dataout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated|dataout[0] at DDIOOUTCELL_X89_Y73_N13
JD1_dataout[0] = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_ck[0]), .DATAINLO(ZC1_phy_ddio_ck[1]), , , , , );


--ZC1_afi_cal_fail is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_cal_fail at MEMPHY_X89_Y80_N112
ZC1_afi_cal_fail = EQUATION NOT SUPPORTED;

--ZC1_afi_cal_success is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_cal_success at MEMPHY_X89_Y80_N112
ZC1_afi_cal_success = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata_valid[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata_valid[0] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata_valid[0] = EQUATION NOT SUPPORTED;

--ZC1_ctl_reset_n is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|ctl_reset_n at MEMPHY_X89_Y80_N112
ZC1_ctl_reset_n = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[0] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[0] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[1] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[1] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[2] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[2] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[3] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[3] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[4] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[4] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[5] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[5] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[6] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[6] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[7] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[7] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[8] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[8] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[9] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[9] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[10] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[10] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[11] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[11] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[12] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[12] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[13] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[13] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[14] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[14] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[15] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[15] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[16] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[16] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[17] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[17] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[18] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[18] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[19] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[19] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[20] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[20] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[21] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[21] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[22] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[22] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[23] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[23] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[24] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[24] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[25] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[25] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[26] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[26] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[27] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[27] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[28] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[28] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[29] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[29] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[30] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[30] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[31] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[31] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[32] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[32] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[32] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[33] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[33] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[33] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[34] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[34] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[34] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[35] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[35] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[35] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[36] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[36] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[37] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[37] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[38] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[38] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[39] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[39] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[40] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[40] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[41] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[41] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[42] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[42] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[43] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[43] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[44] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[44] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[45] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[45] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[46] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[46] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[47] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[47] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[48] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[48] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[49] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[49] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[50] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[50] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[51] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[51] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[52] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[52] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[52] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[53] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[53] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[53] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[54] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[54] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[55] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[55] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[56] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[56] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[57] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[57] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[58] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[58] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[59] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[59] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[60] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[60] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[60] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[61] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[61] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[61] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[62] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[62] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[62] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[63] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[63] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[63] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[64] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[64] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[64] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[65] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[65] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[65] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[66] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[66] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[66] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[67] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[67] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[67] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[68] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[68] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[68] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[69] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[69] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[69] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[70] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[70] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[70] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[71] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[71] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[71] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[72] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[72] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[72] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[73] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[73] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[73] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[74] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[74] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[74] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[75] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[75] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[75] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[76] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[76] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[76] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[77] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[77] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[77] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[78] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[78] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[78] = EQUATION NOT SUPPORTED;

--ZC1_afi_rdata[79] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_rdata[79] at MEMPHY_X89_Y80_N112
ZC1_afi_rdata[79] = EQUATION NOT SUPPORTED;

--ZC1_afi_wlat[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_wlat[0] at MEMPHY_X89_Y80_N112
ZC1_afi_wlat[0] = EQUATION NOT SUPPORTED;

--ZC1_afi_wlat[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_wlat[1] at MEMPHY_X89_Y80_N112
ZC1_afi_wlat[1] = EQUATION NOT SUPPORTED;

--ZC1_afi_wlat[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_wlat[2] at MEMPHY_X89_Y80_N112
ZC1_afi_wlat[2] = EQUATION NOT SUPPORTED;

--ZC1_afi_wlat[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_wlat[3] at MEMPHY_X89_Y80_N112
ZC1_afi_wlat[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[8] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[8] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[9] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[9] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[10] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[10] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[11] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[11] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[12] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[12] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[13] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[13] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[14] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[14] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[15] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[15] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[16] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[16] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[17] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[17] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[18] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[18] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[19] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[19] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[20] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[20] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[21] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[21] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[22] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[22] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[23] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[23] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[24] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[24] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[25] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[25] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[26] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[26] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[27] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[27] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[28] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[28] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[29] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[29] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[30] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[30] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[31] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[31] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[32] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[32] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[32] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[33] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[33] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[33] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[34] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[34] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[34] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[35] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[35] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[35] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[36] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[36] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[37] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[37] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[38] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[38] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[39] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[39] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[40] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[40] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[41] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[41] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[42] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[42] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[43] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[43] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[44] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[44] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[45] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[45] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[46] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[46] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[47] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[47] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[48] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[48] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[49] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[49] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[50] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[50] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[51] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[51] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[52] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[52] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[52] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[53] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[53] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[53] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[54] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[54] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[55] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[55] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[56] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[56] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[57] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[57] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[58] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[58] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_address[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_address[59] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_address[59] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[8] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[8] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[9] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[9] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[10] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[10] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_bank[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_bank[11] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_bank[11] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cas_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cas_n[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cas_n[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cas_n[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cas_n[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cas_n[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cas_n[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cas_n[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cas_n[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cas_n[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cas_n[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cas_n[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_ck[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_ck[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_ck[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_ck[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_ck[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_ck[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cke[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cke[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cke[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cke[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cke[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cke[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cke[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cke[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cke[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cke[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cke[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cke[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cs_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cs_n[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cs_n[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cs_n[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cs_n[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cs_n[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cs_n[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cs_n[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cs_n[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_cs_n[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_cs_n[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_cs_n[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[8] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[8] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[9] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[9] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[10] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[10] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[11] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[11] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[12] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[12] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[13] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[13] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[14] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[14] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[15] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[15] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[16] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[16] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[17] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[17] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[18] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[18] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[19] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[19] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[20] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[20] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[21] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[21] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[22] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[22] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[23] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[23] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[24] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[24] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[25] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[25] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[26] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[26] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[27] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[27] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[28] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[28] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[29] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[29] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[30] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[30] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[31] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[31] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[36] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[36] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[37] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[37] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[38] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[38] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[39] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[39] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[40] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[40] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[41] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[41] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[42] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[42] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[43] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[43] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[44] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[44] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[45] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[45] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[46] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[46] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[47] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[47] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[48] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[48] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[49] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[49] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[50] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[50] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[51] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[51] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[52] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[52] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[52] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[53] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[53] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[53] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[54] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[54] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[55] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[55] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[56] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[56] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[57] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[57] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[58] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[58] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[59] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[59] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[60] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[60] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[60] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[61] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[61] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[61] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[62] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[62] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[62] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[63] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[63] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[63] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[64] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[64] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[64] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[65] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[65] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[65] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[66] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[66] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[66] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[67] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[67] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[67] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[72] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[72] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[72] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[73] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[73] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[73] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[74] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[74] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[74] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[75] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[75] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[75] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[76] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[76] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[76] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[77] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[77] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[77] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[78] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[78] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[78] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[79] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[79] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[79] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[80] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[80] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[80] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[81] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[81] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[81] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[82] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[82] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[82] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[83] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[83] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[83] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[84] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[84] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[84] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[85] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[85] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[85] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[86] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[86] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[86] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[87] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[87] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[87] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[88] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[88] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[88] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[89] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[89] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[89] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[90] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[90] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[90] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[91] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[91] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[91] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[92] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[92] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[92] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[93] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[93] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[93] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[94] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[94] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[94] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[95] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[95] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[95] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[96] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[96] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[96] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[97] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[97] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[97] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[98] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[98] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[98] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[99] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[99] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[99] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[100] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[100] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[100] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[101] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[101] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[101] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[102] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[102] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[102] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[103] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[103] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[103] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[108] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[108] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[108] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[109] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[109] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[109] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[110] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[110] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[110] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[111] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[111] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[111] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[112] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[112] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[112] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[113] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[113] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[113] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[114] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[114] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[114] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[115] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[115] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[115] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[116] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[116] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[116] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[117] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[117] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[117] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[118] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[118] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[118] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[119] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[119] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[119] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[120] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[120] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[120] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[121] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[121] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[121] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[122] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[122] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[122] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[123] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[123] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[123] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[124] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[124] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[124] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[125] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[125] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[125] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[126] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[126] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[126] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[127] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[127] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[127] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[128] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[128] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[128] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[129] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[129] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[129] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[130] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[130] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[130] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[131] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[131] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[131] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[132] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[132] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[132] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[133] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[133] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[133] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[134] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[134] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[134] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[135] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[135] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[135] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[136] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[136] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[136] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[137] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[137] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[137] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[138] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[138] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[138] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqdout[139] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqdout[139] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqdout[139] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[8] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[8] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[9] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[9] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[10] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[10] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[11] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[11] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[12] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[12] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[13] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[13] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[14] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[14] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[15] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[15] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[18] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[18] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[19] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[19] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[20] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[20] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[21] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[21] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[22] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[22] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[23] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[23] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[24] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[24] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[25] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[25] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[26] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[26] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[27] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[27] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[28] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[28] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[29] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[29] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[30] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[30] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[31] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[31] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[32] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[32] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[32] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[33] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[33] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[33] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[36] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[36] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[37] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[37] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[38] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[38] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[39] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[39] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[40] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[40] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[41] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[41] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[42] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[42] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[43] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[43] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[44] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[44] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[45] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[45] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[46] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[46] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[47] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[47] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[48] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[48] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[49] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[49] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[50] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[50] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[51] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[51] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[54] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[54] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[55] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[55] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[56] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[56] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[57] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[57] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[58] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[58] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[59] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[59] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[60] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[60] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[60] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[61] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[61] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[61] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[62] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[62] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[62] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[63] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[63] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[63] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[64] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[64] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[64] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[65] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[65] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[65] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[66] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[66] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[66] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[67] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[67] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[67] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[68] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[68] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[68] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqoe[69] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqoe[69] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqoe[69] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[8] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[8] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[9] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[9] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[10] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[10] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[11] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[11] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[12] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[12] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[13] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[13] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[14] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[14] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_dout[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_dout[15] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_dout[15] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_fifoctrl[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_fifoctrl[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_fifoctrl[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_fifoctrl[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_fifoctrl[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_fifoctrl[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_fifoctrl[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_fifoctrl[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_fifoctrl[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_fifoctrl[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_fifoctrl[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_fifoctrl[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_pstamble[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_pstamble[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_pstamble[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_pstamble[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_pstamble[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_pstamble[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_pstamble[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_pstamble[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_pstamble[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_aclr_pstamble[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_aclr_pstamble[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_aclr_pstamble[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_dqsena[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_dqsena[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_fiforeset[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_fiforeset[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_fiforeset[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_fiforeset[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_fiforeset[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_fiforeset[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_fiforeset[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_fiforeset[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incrdataen[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incrdataen[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incrdataen[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_incwrptr[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_incwrptr[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_incwrptr[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_oct[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_oct[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[8] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[8] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[9] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[9] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[10] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[10] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[11] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[11] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[12] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[12] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[13] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[13] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[14] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[14] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[15] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[15] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[16] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[16] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[17] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[17] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[18] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[18] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqslogic_readlatency[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_readlatency[19] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqslogic_readlatency[19] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[4] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[4] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[5] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[5] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[6] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[6] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_dqs_oe[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqs_oe[7] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_dqs_oe[7] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_odt[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_odt[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_odt[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_odt[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_odt[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_odt[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_odt[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_odt[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_odt[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_odt[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_odt[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_odt[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_ras_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_ras_n[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_ras_n[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_ras_n[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_ras_n[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_ras_n[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_ras_n[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_ras_n[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_ras_n[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_ras_n[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_ras_n[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_ras_n[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_reset_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_reset_n[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_reset_n[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_reset_n[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_reset_n[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_reset_n[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_reset_n[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_reset_n[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_reset_n[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_reset_n[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_reset_n[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_reset_n[3] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_we_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_we_n[0] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_we_n[0] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_we_n[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_we_n[1] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_we_n[1] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_we_n[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_we_n[2] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_we_n[2] = EQUATION NOT SUPPORTED;

--ZC1_phy_ddio_we_n[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_we_n[3] at MEMPHY_X89_Y80_N112
ZC1_phy_ddio_we_n[3] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[0].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_data_out at DELAYCHAIN_X89_Y66_N32
ED1_pad_gen[0].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[0].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 at DELAYCHAIN_X89_Y66_N27
ED1_pad_gen[0].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_delayed_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct at DELAYCHAIN_X89_Y63_N13
ED1_delayed_oct = EQUATION NOT SUPPORTED;


--ED1_pad_gen[1].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_data_out at DELAYCHAIN_X89_Y66_N15
ED1_pad_gen[1].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[1].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 at DELAYCHAIN_X89_Y66_N10
ED1_pad_gen[1].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_pad_gen[2].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_data_out at DELAYCHAIN_X89_Y66_N49
ED1_pad_gen[2].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[2].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 at DELAYCHAIN_X89_Y66_N44
ED1_pad_gen[2].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_pad_gen[3].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_data_out at DELAYCHAIN_X89_Y65_N66
ED1_pad_gen[3].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[3].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 at DELAYCHAIN_X89_Y65_N61
ED1_pad_gen[3].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_pad_gen[4].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_data_out at DELAYCHAIN_X89_Y64_N32
ED1_pad_gen[4].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[4].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 at DELAYCHAIN_X89_Y64_N27
ED1_pad_gen[4].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_pad_gen[5].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_data_out at DELAYCHAIN_X89_Y64_N15
ED1_pad_gen[5].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[5].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 at DELAYCHAIN_X89_Y64_N10
ED1_pad_gen[5].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_pad_gen[6].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_data_out at DELAYCHAIN_X89_Y64_N49
ED1_pad_gen[6].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[6].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 at DELAYCHAIN_X89_Y64_N44
ED1_pad_gen[6].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_pad_gen[7].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_data_out at DELAYCHAIN_X89_Y63_N106
ED1_pad_gen[7].delayed_data_out = EQUATION NOT SUPPORTED;


--ED1_pad_gen[7].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 at DELAYCHAIN_X89_Y63_N101
ED1_pad_gen[7].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[0].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_data_out at DELAYCHAIN_X89_Y59_N32
ED2_pad_gen[0].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[0].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 at DELAYCHAIN_X89_Y59_N27
ED2_pad_gen[0].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_delayed_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct at DELAYCHAIN_X89_Y56_N13
ED2_delayed_oct = EQUATION NOT SUPPORTED;


--ED2_pad_gen[1].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_data_out at DELAYCHAIN_X89_Y59_N15
ED2_pad_gen[1].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[1].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 at DELAYCHAIN_X89_Y59_N10
ED2_pad_gen[1].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[2].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_data_out at DELAYCHAIN_X89_Y59_N49
ED2_pad_gen[2].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[2].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 at DELAYCHAIN_X89_Y59_N44
ED2_pad_gen[2].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[3].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_data_out at DELAYCHAIN_X89_Y58_N66
ED2_pad_gen[3].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[3].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 at DELAYCHAIN_X89_Y58_N61
ED2_pad_gen[3].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[4].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_data_out at DELAYCHAIN_X89_Y57_N32
ED2_pad_gen[4].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[4].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 at DELAYCHAIN_X89_Y57_N27
ED2_pad_gen[4].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[5].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_data_out at DELAYCHAIN_X89_Y57_N15
ED2_pad_gen[5].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[5].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 at DELAYCHAIN_X89_Y57_N10
ED2_pad_gen[5].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[6].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_data_out at DELAYCHAIN_X89_Y57_N49
ED2_pad_gen[6].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[6].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 at DELAYCHAIN_X89_Y57_N44
ED2_pad_gen[6].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED2_pad_gen[7].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_data_out at DELAYCHAIN_X89_Y56_N106
ED2_pad_gen[7].delayed_data_out = EQUATION NOT SUPPORTED;


--ED2_pad_gen[7].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 at DELAYCHAIN_X89_Y56_N101
ED2_pad_gen[7].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[0].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_data_out at DELAYCHAIN_X89_Y52_N32
ED3_pad_gen[0].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[0].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 at DELAYCHAIN_X89_Y52_N27
ED3_pad_gen[0].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_delayed_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct at DELAYCHAIN_X89_Y49_N13
ED3_delayed_oct = EQUATION NOT SUPPORTED;


--ED3_pad_gen[1].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_data_out at DELAYCHAIN_X89_Y52_N15
ED3_pad_gen[1].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[1].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 at DELAYCHAIN_X89_Y52_N10
ED3_pad_gen[1].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[2].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_data_out at DELAYCHAIN_X89_Y52_N49
ED3_pad_gen[2].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[2].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 at DELAYCHAIN_X89_Y52_N44
ED3_pad_gen[2].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[3].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_data_out at DELAYCHAIN_X89_Y51_N66
ED3_pad_gen[3].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[3].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 at DELAYCHAIN_X89_Y51_N61
ED3_pad_gen[3].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[4].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_data_out at DELAYCHAIN_X89_Y50_N32
ED3_pad_gen[4].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[4].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 at DELAYCHAIN_X89_Y50_N27
ED3_pad_gen[4].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[5].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_data_out at DELAYCHAIN_X89_Y50_N15
ED3_pad_gen[5].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[5].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 at DELAYCHAIN_X89_Y50_N10
ED3_pad_gen[5].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[6].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_data_out at DELAYCHAIN_X89_Y50_N49
ED3_pad_gen[6].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[6].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 at DELAYCHAIN_X89_Y50_N44
ED3_pad_gen[6].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED3_pad_gen[7].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_data_out at DELAYCHAIN_X89_Y49_N106
ED3_pad_gen[7].delayed_data_out = EQUATION NOT SUPPORTED;


--ED3_pad_gen[7].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 at DELAYCHAIN_X89_Y49_N101
ED3_pad_gen[7].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[0].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_data_out at DELAYCHAIN_X89_Y45_N32
ED4_pad_gen[0].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[0].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 at DELAYCHAIN_X89_Y45_N27
ED4_pad_gen[0].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_delayed_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct at DELAYCHAIN_X89_Y42_N13
ED4_delayed_oct = EQUATION NOT SUPPORTED;


--ED4_pad_gen[1].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_data_out at DELAYCHAIN_X89_Y45_N15
ED4_pad_gen[1].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[1].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 at DELAYCHAIN_X89_Y45_N10
ED4_pad_gen[1].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[2].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_data_out at DELAYCHAIN_X89_Y45_N49
ED4_pad_gen[2].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[2].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 at DELAYCHAIN_X89_Y45_N44
ED4_pad_gen[2].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[3].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_data_out at DELAYCHAIN_X89_Y44_N66
ED4_pad_gen[3].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[3].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 at DELAYCHAIN_X89_Y44_N61
ED4_pad_gen[3].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[4].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_data_out at DELAYCHAIN_X89_Y43_N32
ED4_pad_gen[4].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[4].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 at DELAYCHAIN_X89_Y43_N27
ED4_pad_gen[4].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[5].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_data_out at DELAYCHAIN_X89_Y43_N15
ED4_pad_gen[5].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[5].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 at DELAYCHAIN_X89_Y43_N10
ED4_pad_gen[5].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[6].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_data_out at DELAYCHAIN_X89_Y43_N49
ED4_pad_gen[6].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[6].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 at DELAYCHAIN_X89_Y43_N44
ED4_pad_gen[6].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED4_pad_gen[7].delayed_data_out is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_data_out at DELAYCHAIN_X89_Y42_N106
ED4_pad_gen[7].delayed_data_out = EQUATION NOT SUPPORTED;


--ED4_pad_gen[7].delayed_oe_1 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 at DELAYCHAIN_X89_Y42_N101
ED4_pad_gen[7].delayed_oe_1 = EQUATION NOT SUPPORTED;


--ED1_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os at PSEUDODIFFOUT_X89_Y65_N6
ED1_os = EQUATION NOT SUPPORTED;

--ED1_os_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_bar at PSEUDODIFFOUT_X89_Y65_N6
ED1_os_bar = EQUATION NOT SUPPORTED;

--ED1_diff_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe at PSEUDODIFFOUT_X89_Y65_N6
ED1_diff_oe = EQUATION NOT SUPPORTED;

--ED1_diff_oe_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar at PSEUDODIFFOUT_X89_Y65_N6
ED1_diff_oe_bar = EQUATION NOT SUPPORTED;

--ED1_diff_dtc is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc at PSEUDODIFFOUT_X89_Y65_N6
ED1_diff_dtc = EQUATION NOT SUPPORTED;

--ED1_diff_dtc_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar at PSEUDODIFFOUT_X89_Y65_N6
ED1_diff_dtc_bar = EQUATION NOT SUPPORTED;


--ED2_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os at PSEUDODIFFOUT_X89_Y58_N6
ED2_os = EQUATION NOT SUPPORTED;

--ED2_os_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_bar at PSEUDODIFFOUT_X89_Y58_N6
ED2_os_bar = EQUATION NOT SUPPORTED;

--ED2_diff_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe at PSEUDODIFFOUT_X89_Y58_N6
ED2_diff_oe = EQUATION NOT SUPPORTED;

--ED2_diff_oe_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar at PSEUDODIFFOUT_X89_Y58_N6
ED2_diff_oe_bar = EQUATION NOT SUPPORTED;

--ED2_diff_dtc is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc at PSEUDODIFFOUT_X89_Y58_N6
ED2_diff_dtc = EQUATION NOT SUPPORTED;

--ED2_diff_dtc_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar at PSEUDODIFFOUT_X89_Y58_N6
ED2_diff_dtc_bar = EQUATION NOT SUPPORTED;


--ED3_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os at PSEUDODIFFOUT_X89_Y51_N6
ED3_os = EQUATION NOT SUPPORTED;

--ED3_os_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_bar at PSEUDODIFFOUT_X89_Y51_N6
ED3_os_bar = EQUATION NOT SUPPORTED;

--ED3_diff_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe at PSEUDODIFFOUT_X89_Y51_N6
ED3_diff_oe = EQUATION NOT SUPPORTED;

--ED3_diff_oe_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar at PSEUDODIFFOUT_X89_Y51_N6
ED3_diff_oe_bar = EQUATION NOT SUPPORTED;

--ED3_diff_dtc is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc at PSEUDODIFFOUT_X89_Y51_N6
ED3_diff_dtc = EQUATION NOT SUPPORTED;

--ED3_diff_dtc_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar at PSEUDODIFFOUT_X89_Y51_N6
ED3_diff_dtc_bar = EQUATION NOT SUPPORTED;


--ED4_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os at PSEUDODIFFOUT_X89_Y44_N6
ED4_os = EQUATION NOT SUPPORTED;

--ED4_os_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_bar at PSEUDODIFFOUT_X89_Y44_N6
ED4_os_bar = EQUATION NOT SUPPORTED;

--ED4_diff_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe at PSEUDODIFFOUT_X89_Y44_N6
ED4_diff_oe = EQUATION NOT SUPPORTED;

--ED4_diff_oe_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar at PSEUDODIFFOUT_X89_Y44_N6
ED4_diff_oe_bar = EQUATION NOT SUPPORTED;

--ED4_diff_dtc is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc at PSEUDODIFFOUT_X89_Y44_N6
ED4_diff_dtc = EQUATION NOT SUPPORTED;

--ED4_diff_dtc_bar is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar at PSEUDODIFFOUT_X89_Y44_N6
ED4_diff_dtc_bar = EQUATION NOT SUPPORTED;


--DD1_mem_ck_source[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0] at CLKPHASESELECT_X89_Y71_N4
DD1_mem_ck_source[0] = EQUATION NOT SUPPORTED;


--SC1_afi_cas_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_cas_n[0] at HMC_X89_Y80_N111
SC1_afi_cas_n[0] = EQUATION NOT SUPPORTED;

--SC1_afi_ras_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_ras_n[0] at HMC_X89_Y80_N111
SC1_afi_ras_n[0] = EQUATION NOT SUPPORTED;

--SC1_afi_rst_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rst_n[0] at HMC_X89_Y80_N111
SC1_afi_rst_n[0] = EQUATION NOT SUPPORTED;

--SC1_afi_we_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_we_n[0] at HMC_X89_Y80_N111
SC1_afi_we_n[0] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[0] at HMC_X89_Y80_N111
SC1_afi_addr[0] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[1] at HMC_X89_Y80_N111
SC1_afi_addr[1] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[2] at HMC_X89_Y80_N111
SC1_afi_addr[2] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[3] at HMC_X89_Y80_N111
SC1_afi_addr[3] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[4] at HMC_X89_Y80_N111
SC1_afi_addr[4] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[5] at HMC_X89_Y80_N111
SC1_afi_addr[5] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[6] at HMC_X89_Y80_N111
SC1_afi_addr[6] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[7] at HMC_X89_Y80_N111
SC1_afi_addr[7] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[8] at HMC_X89_Y80_N111
SC1_afi_addr[8] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[9] at HMC_X89_Y80_N111
SC1_afi_addr[9] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[10] at HMC_X89_Y80_N111
SC1_afi_addr[10] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[11] at HMC_X89_Y80_N111
SC1_afi_addr[11] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[12] at HMC_X89_Y80_N111
SC1_afi_addr[12] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[13] at HMC_X89_Y80_N111
SC1_afi_addr[13] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[14] at HMC_X89_Y80_N111
SC1_afi_addr[14] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[15] at HMC_X89_Y80_N111
SC1_afi_addr[15] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[16] at HMC_X89_Y80_N111
SC1_afi_addr[16] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[17] at HMC_X89_Y80_N111
SC1_afi_addr[17] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[18] at HMC_X89_Y80_N111
SC1_afi_addr[18] = EQUATION NOT SUPPORTED;

--SC1_afi_addr[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_addr[19] at HMC_X89_Y80_N111
SC1_afi_addr[19] = EQUATION NOT SUPPORTED;

--SC1_afi_ba[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_ba[0] at HMC_X89_Y80_N111
SC1_afi_ba[0] = EQUATION NOT SUPPORTED;

--SC1_afi_ba[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_ba[1] at HMC_X89_Y80_N111
SC1_afi_ba[1] = EQUATION NOT SUPPORTED;

--SC1_afi_ba[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_ba[2] at HMC_X89_Y80_N111
SC1_afi_ba[2] = EQUATION NOT SUPPORTED;

--SC1_afi_cke[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_cke[0] at HMC_X89_Y80_N111
SC1_afi_cke[0] = EQUATION NOT SUPPORTED;

--SC1_afi_cke[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_cke[1] at HMC_X89_Y80_N111
SC1_afi_cke[1] = EQUATION NOT SUPPORTED;

--SC1_afi_cs_n[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_cs_n[0] at HMC_X89_Y80_N111
SC1_afi_cs_n[0] = EQUATION NOT SUPPORTED;

--SC1_afi_cs_n[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_cs_n[1] at HMC_X89_Y80_N111
SC1_afi_cs_n[1] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[0] at HMC_X89_Y80_N111
SC1_afi_dm_int[0] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[1] at HMC_X89_Y80_N111
SC1_afi_dm_int[1] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[2] at HMC_X89_Y80_N111
SC1_afi_dm_int[2] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[3] at HMC_X89_Y80_N111
SC1_afi_dm_int[3] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[4] at HMC_X89_Y80_N111
SC1_afi_dm_int[4] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[5] at HMC_X89_Y80_N111
SC1_afi_dm_int[5] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[6] at HMC_X89_Y80_N111
SC1_afi_dm_int[6] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[7] at HMC_X89_Y80_N111
SC1_afi_dm_int[7] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[8] at HMC_X89_Y80_N111
SC1_afi_dm_int[8] = EQUATION NOT SUPPORTED;

--SC1_afi_dm_int[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dm_int[9] at HMC_X89_Y80_N111
SC1_afi_dm_int[9] = EQUATION NOT SUPPORTED;

--SC1_afi_dqs_burst[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dqs_burst[0] at HMC_X89_Y80_N111
SC1_afi_dqs_burst[0] = EQUATION NOT SUPPORTED;

--SC1_afi_dqs_burst[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dqs_burst[1] at HMC_X89_Y80_N111
SC1_afi_dqs_burst[1] = EQUATION NOT SUPPORTED;

--SC1_afi_dqs_burst[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dqs_burst[2] at HMC_X89_Y80_N111
SC1_afi_dqs_burst[2] = EQUATION NOT SUPPORTED;

--SC1_afi_dqs_burst[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dqs_burst[3] at HMC_X89_Y80_N111
SC1_afi_dqs_burst[3] = EQUATION NOT SUPPORTED;

--SC1_afi_dqs_burst[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_dqs_burst[4] at HMC_X89_Y80_N111
SC1_afi_dqs_burst[4] = EQUATION NOT SUPPORTED;

--SC1_afi_odt[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_odt[0] at HMC_X89_Y80_N111
SC1_afi_odt[0] = EQUATION NOT SUPPORTED;

--SC1_afi_odt[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_odt[1] at HMC_X89_Y80_N111
SC1_afi_odt[1] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en[0] at HMC_X89_Y80_N111
SC1_afi_rdata_en[0] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en[1] at HMC_X89_Y80_N111
SC1_afi_rdata_en[1] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en[2] at HMC_X89_Y80_N111
SC1_afi_rdata_en[2] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en[3] at HMC_X89_Y80_N111
SC1_afi_rdata_en[3] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en[4] at HMC_X89_Y80_N111
SC1_afi_rdata_en[4] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en_full[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en_full[0] at HMC_X89_Y80_N111
SC1_afi_rdata_en_full[0] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en_full[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en_full[1] at HMC_X89_Y80_N111
SC1_afi_rdata_en_full[1] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en_full[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en_full[2] at HMC_X89_Y80_N111
SC1_afi_rdata_en_full[2] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en_full[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en_full[3] at HMC_X89_Y80_N111
SC1_afi_rdata_en_full[3] = EQUATION NOT SUPPORTED;

--SC1_afi_rdata_en_full[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_rdata_en_full[4] at HMC_X89_Y80_N111
SC1_afi_rdata_en_full[4] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[0] at HMC_X89_Y80_N111
SC1_afi_wdata_int[0] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[1] at HMC_X89_Y80_N111
SC1_afi_wdata_int[1] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[2] at HMC_X89_Y80_N111
SC1_afi_wdata_int[2] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[3] at HMC_X89_Y80_N111
SC1_afi_wdata_int[3] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[4] at HMC_X89_Y80_N111
SC1_afi_wdata_int[4] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[5] at HMC_X89_Y80_N111
SC1_afi_wdata_int[5] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[6] at HMC_X89_Y80_N111
SC1_afi_wdata_int[6] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[7] at HMC_X89_Y80_N111
SC1_afi_wdata_int[7] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[8] at HMC_X89_Y80_N111
SC1_afi_wdata_int[8] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[9] at HMC_X89_Y80_N111
SC1_afi_wdata_int[9] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[10] at HMC_X89_Y80_N111
SC1_afi_wdata_int[10] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[11] at HMC_X89_Y80_N111
SC1_afi_wdata_int[11] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[12] at HMC_X89_Y80_N111
SC1_afi_wdata_int[12] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[13] at HMC_X89_Y80_N111
SC1_afi_wdata_int[13] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[14] at HMC_X89_Y80_N111
SC1_afi_wdata_int[14] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[15] at HMC_X89_Y80_N111
SC1_afi_wdata_int[15] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[16] at HMC_X89_Y80_N111
SC1_afi_wdata_int[16] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[17] at HMC_X89_Y80_N111
SC1_afi_wdata_int[17] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[18] at HMC_X89_Y80_N111
SC1_afi_wdata_int[18] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[19] at HMC_X89_Y80_N111
SC1_afi_wdata_int[19] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[20] at HMC_X89_Y80_N111
SC1_afi_wdata_int[20] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[21] at HMC_X89_Y80_N111
SC1_afi_wdata_int[21] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[22] at HMC_X89_Y80_N111
SC1_afi_wdata_int[22] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[23] at HMC_X89_Y80_N111
SC1_afi_wdata_int[23] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[24] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[24] at HMC_X89_Y80_N111
SC1_afi_wdata_int[24] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[25] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[25] at HMC_X89_Y80_N111
SC1_afi_wdata_int[25] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[26] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[26] at HMC_X89_Y80_N111
SC1_afi_wdata_int[26] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[27] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[27] at HMC_X89_Y80_N111
SC1_afi_wdata_int[27] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[28] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[28] at HMC_X89_Y80_N111
SC1_afi_wdata_int[28] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[29] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[29] at HMC_X89_Y80_N111
SC1_afi_wdata_int[29] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[30] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[30] at HMC_X89_Y80_N111
SC1_afi_wdata_int[30] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[31] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[31] at HMC_X89_Y80_N111
SC1_afi_wdata_int[31] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[32] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[32] at HMC_X89_Y80_N111
SC1_afi_wdata_int[32] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[33] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[33] at HMC_X89_Y80_N111
SC1_afi_wdata_int[33] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[34] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[34] at HMC_X89_Y80_N111
SC1_afi_wdata_int[34] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[35] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[35] at HMC_X89_Y80_N111
SC1_afi_wdata_int[35] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[36] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[36] at HMC_X89_Y80_N111
SC1_afi_wdata_int[36] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[37] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[37] at HMC_X89_Y80_N111
SC1_afi_wdata_int[37] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[38] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[38] at HMC_X89_Y80_N111
SC1_afi_wdata_int[38] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[39] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[39] at HMC_X89_Y80_N111
SC1_afi_wdata_int[39] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[40] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[40] at HMC_X89_Y80_N111
SC1_afi_wdata_int[40] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[41] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[41] at HMC_X89_Y80_N111
SC1_afi_wdata_int[41] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[42] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[42] at HMC_X89_Y80_N111
SC1_afi_wdata_int[42] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[43] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[43] at HMC_X89_Y80_N111
SC1_afi_wdata_int[43] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[44] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[44] at HMC_X89_Y80_N111
SC1_afi_wdata_int[44] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[45] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[45] at HMC_X89_Y80_N111
SC1_afi_wdata_int[45] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[46] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[46] at HMC_X89_Y80_N111
SC1_afi_wdata_int[46] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[47] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[47] at HMC_X89_Y80_N111
SC1_afi_wdata_int[47] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[48] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[48] at HMC_X89_Y80_N111
SC1_afi_wdata_int[48] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[49] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[49] at HMC_X89_Y80_N111
SC1_afi_wdata_int[49] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[50] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[50] at HMC_X89_Y80_N111
SC1_afi_wdata_int[50] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[51] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[51] at HMC_X89_Y80_N111
SC1_afi_wdata_int[51] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[52] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[52] at HMC_X89_Y80_N111
SC1_afi_wdata_int[52] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[53] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[53] at HMC_X89_Y80_N111
SC1_afi_wdata_int[53] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[54] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[54] at HMC_X89_Y80_N111
SC1_afi_wdata_int[54] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[55] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[55] at HMC_X89_Y80_N111
SC1_afi_wdata_int[55] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[56] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[56] at HMC_X89_Y80_N111
SC1_afi_wdata_int[56] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[57] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[57] at HMC_X89_Y80_N111
SC1_afi_wdata_int[57] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[58] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[58] at HMC_X89_Y80_N111
SC1_afi_wdata_int[58] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[59] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[59] at HMC_X89_Y80_N111
SC1_afi_wdata_int[59] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[60] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[60] at HMC_X89_Y80_N111
SC1_afi_wdata_int[60] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[61] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[61] at HMC_X89_Y80_N111
SC1_afi_wdata_int[61] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[62] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[62] at HMC_X89_Y80_N111
SC1_afi_wdata_int[62] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[63] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[63] at HMC_X89_Y80_N111
SC1_afi_wdata_int[63] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[64] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[64] at HMC_X89_Y80_N111
SC1_afi_wdata_int[64] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[65] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[65] at HMC_X89_Y80_N111
SC1_afi_wdata_int[65] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[66] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[66] at HMC_X89_Y80_N111
SC1_afi_wdata_int[66] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[67] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[67] at HMC_X89_Y80_N111
SC1_afi_wdata_int[67] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[68] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[68] at HMC_X89_Y80_N111
SC1_afi_wdata_int[68] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[69] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[69] at HMC_X89_Y80_N111
SC1_afi_wdata_int[69] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[70] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[70] at HMC_X89_Y80_N111
SC1_afi_wdata_int[70] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[71] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[71] at HMC_X89_Y80_N111
SC1_afi_wdata_int[71] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[72] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[72] at HMC_X89_Y80_N111
SC1_afi_wdata_int[72] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[73] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[73] at HMC_X89_Y80_N111
SC1_afi_wdata_int[73] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[74] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[74] at HMC_X89_Y80_N111
SC1_afi_wdata_int[74] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[75] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[75] at HMC_X89_Y80_N111
SC1_afi_wdata_int[75] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[76] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[76] at HMC_X89_Y80_N111
SC1_afi_wdata_int[76] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[77] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[77] at HMC_X89_Y80_N111
SC1_afi_wdata_int[77] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[78] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[78] at HMC_X89_Y80_N111
SC1_afi_wdata_int[78] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_int[79] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_int[79] at HMC_X89_Y80_N111
SC1_afi_wdata_int[79] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_valid[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_valid[0] at HMC_X89_Y80_N111
SC1_afi_wdata_valid[0] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_valid[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_valid[1] at HMC_X89_Y80_N111
SC1_afi_wdata_valid[1] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_valid[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_valid[2] at HMC_X89_Y80_N111
SC1_afi_wdata_valid[2] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_valid[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_valid[3] at HMC_X89_Y80_N111
SC1_afi_wdata_valid[3] = EQUATION NOT SUPPORTED;

--SC1_afi_wdata_valid[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_wdata_valid[4] at HMC_X89_Y80_N111
SC1_afi_wdata_valid[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_addlat_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_addlat_wire[0] at HMC_X89_Y80_N111
SC1_cfg_addlat_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_addlat_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_addlat_wire[1] at HMC_X89_Y80_N111
SC1_cfg_addlat_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_addlat_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_addlat_wire[2] at HMC_X89_Y80_N111
SC1_cfg_addlat_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_addlat_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_addlat_wire[3] at HMC_X89_Y80_N111
SC1_cfg_addlat_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_addlat_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_addlat_wire[4] at HMC_X89_Y80_N111
SC1_cfg_addlat_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_bankaddrwidth_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_bankaddrwidth_wire[0] at HMC_X89_Y80_N111
SC1_cfg_bankaddrwidth_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_bankaddrwidth_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_bankaddrwidth_wire[1] at HMC_X89_Y80_N111
SC1_cfg_bankaddrwidth_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_bankaddrwidth_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_bankaddrwidth_wire[2] at HMC_X89_Y80_N111
SC1_cfg_bankaddrwidth_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_caswrlat_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_caswrlat_wire[0] at HMC_X89_Y80_N111
SC1_cfg_caswrlat_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_caswrlat_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_caswrlat_wire[1] at HMC_X89_Y80_N111
SC1_cfg_caswrlat_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_caswrlat_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_caswrlat_wire[2] at HMC_X89_Y80_N111
SC1_cfg_caswrlat_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_caswrlat_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_caswrlat_wire[3] at HMC_X89_Y80_N111
SC1_cfg_caswrlat_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_coladdrwidth_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_coladdrwidth_wire[0] at HMC_X89_Y80_N111
SC1_cfg_coladdrwidth_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_coladdrwidth_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_coladdrwidth_wire[1] at HMC_X89_Y80_N111
SC1_cfg_coladdrwidth_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_coladdrwidth_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_coladdrwidth_wire[2] at HMC_X89_Y80_N111
SC1_cfg_coladdrwidth_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_coladdrwidth_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_coladdrwidth_wire[3] at HMC_X89_Y80_N111
SC1_cfg_coladdrwidth_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_coladdrwidth_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_coladdrwidth_wire[4] at HMC_X89_Y80_N111
SC1_cfg_coladdrwidth_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_csaddrwidth_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_csaddrwidth_wire[0] at HMC_X89_Y80_N111
SC1_cfg_csaddrwidth_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_csaddrwidth_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_csaddrwidth_wire[1] at HMC_X89_Y80_N111
SC1_cfg_csaddrwidth_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_csaddrwidth_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_csaddrwidth_wire[2] at HMC_X89_Y80_N111
SC1_cfg_csaddrwidth_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_devicewidth_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_devicewidth_wire[0] at HMC_X89_Y80_N111
SC1_cfg_devicewidth_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_devicewidth_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_devicewidth_wire[1] at HMC_X89_Y80_N111
SC1_cfg_devicewidth_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_devicewidth_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_devicewidth_wire[2] at HMC_X89_Y80_N111
SC1_cfg_devicewidth_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_devicewidth_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_devicewidth_wire[3] at HMC_X89_Y80_N111
SC1_cfg_devicewidth_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[0] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[1] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[2] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[3] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[4] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[5] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[5] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[6] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[6] = EQUATION NOT SUPPORTED;

--SC1_cfg_interfacewidth_wire[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_interfacewidth_wire[7] at HMC_X89_Y80_N111
SC1_cfg_interfacewidth_wire[7] = EQUATION NOT SUPPORTED;

--SC1_cfg_rowaddrwidth_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_rowaddrwidth_wire[0] at HMC_X89_Y80_N111
SC1_cfg_rowaddrwidth_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_rowaddrwidth_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_rowaddrwidth_wire[1] at HMC_X89_Y80_N111
SC1_cfg_rowaddrwidth_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_rowaddrwidth_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_rowaddrwidth_wire[2] at HMC_X89_Y80_N111
SC1_cfg_rowaddrwidth_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_rowaddrwidth_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_rowaddrwidth_wire[3] at HMC_X89_Y80_N111
SC1_cfg_rowaddrwidth_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_rowaddrwidth_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_rowaddrwidth_wire[4] at HMC_X89_Y80_N111
SC1_cfg_rowaddrwidth_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_tcl_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tcl_wire[0] at HMC_X89_Y80_N111
SC1_cfg_tcl_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_tcl_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tcl_wire[1] at HMC_X89_Y80_N111
SC1_cfg_tcl_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_tcl_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tcl_wire[2] at HMC_X89_Y80_N111
SC1_cfg_tcl_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_tcl_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tcl_wire[3] at HMC_X89_Y80_N111
SC1_cfg_tcl_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_tcl_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tcl_wire[4] at HMC_X89_Y80_N111
SC1_cfg_tcl_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_tmrd_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tmrd_wire[0] at HMC_X89_Y80_N111
SC1_cfg_tmrd_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_tmrd_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tmrd_wire[1] at HMC_X89_Y80_N111
SC1_cfg_tmrd_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_tmrd_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tmrd_wire[2] at HMC_X89_Y80_N111
SC1_cfg_tmrd_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_tmrd_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_tmrd_wire[3] at HMC_X89_Y80_N111
SC1_cfg_tmrd_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[0] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[1] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[2] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[3] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[4] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[5] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[5] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[6] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[6] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[7] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[7] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[8] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[8] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[9] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[9] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[10] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[10] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[11] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[11] = EQUATION NOT SUPPORTED;

--SC1_cfg_trefi_wire[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trefi_wire[12] at HMC_X89_Y80_N111
SC1_cfg_trefi_wire[12] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[0] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[1] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[2] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[3] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[4] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[5] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[5] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[6] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[6] = EQUATION NOT SUPPORTED;

--SC1_cfg_trfc_wire[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_trfc_wire[7] at HMC_X89_Y80_N111
SC1_cfg_trfc_wire[7] = EQUATION NOT SUPPORTED;

--SC1_cfg_twr_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_twr_wire[0] at HMC_X89_Y80_N111
SC1_cfg_twr_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_twr_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_twr_wire[1] at HMC_X89_Y80_N111
SC1_cfg_twr_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_twr_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_twr_wire[2] at HMC_X89_Y80_N111
SC1_cfg_twr_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_twr_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_twr_wire[3] at HMC_X89_Y80_N111
SC1_cfg_twr_wire[3] = EQUATION NOT SUPPORTED;

--SC1_afi_mem_clk_disable[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|afi_mem_clk_disable[0] at HMC_X89_Y80_N111
SC1_afi_mem_clk_disable[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[0] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[0] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[1] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[1] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[2] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[2] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[3] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[3] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[4] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[4] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[5] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[5] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[6] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[6] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[7] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[7] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[8] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[8] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[9] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[9] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[10] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[10] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[11] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[11] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[12] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[12] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[13] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[13] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[14] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[14] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[15] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[15] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[16] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[16] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[17] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[17] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[18] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[18] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[19] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[19] = EQUATION NOT SUPPORTED;

--SC1_cfg_dramconfig_wire[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|cfg_dramconfig_wire[20] at HMC_X89_Y80_N111
SC1_cfg_dramconfig_wire[20] = EQUATION NOT SUPPORTED;


--AD1_leveled_dqs_clocks[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0] at LEVELINGDELAYCHAIN_X89_Y69_N4
AD1_leveled_dqs_clocks[0] = EQUATION NOT SUPPORTED;

--AD1_leveled_dqs_clocks[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[1] at LEVELINGDELAYCHAIN_X89_Y69_N4
AD1_leveled_dqs_clocks[1] = EQUATION NOT SUPPORTED;

--AD1_leveled_dqs_clocks[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[2] at LEVELINGDELAYCHAIN_X89_Y69_N4
AD1_leveled_dqs_clocks[2] = EQUATION NOT SUPPORTED;

--AD1_leveled_dqs_clocks[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[3] at LEVELINGDELAYCHAIN_X89_Y69_N4
AD1_leveled_dqs_clocks[3] = EQUATION NOT SUPPORTED;


--AD1_leveled_hr_clocks[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0] at LEVELINGDELAYCHAIN_X89_Y69_N6
AD1_leveled_hr_clocks[0] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[0].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[0] at IRFIFOUSERDES_X89_Y66_N35
ED1_input_path_gen[0].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[0].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[1] at IRFIFOUSERDES_X89_Y66_N35
ED1_input_path_gen[0].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[0].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[2] at IRFIFOUSERDES_X89_Y66_N35
ED1_input_path_gen[0].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[0].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[3] at IRFIFOUSERDES_X89_Y66_N35
ED1_input_path_gen[0].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[1].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[0] at IRFIFOUSERDES_X89_Y66_N18
ED1_input_path_gen[1].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[1].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[1] at IRFIFOUSERDES_X89_Y66_N18
ED1_input_path_gen[1].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[1].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[2] at IRFIFOUSERDES_X89_Y66_N18
ED1_input_path_gen[1].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[1].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[3] at IRFIFOUSERDES_X89_Y66_N18
ED1_input_path_gen[1].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[2].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[0] at IRFIFOUSERDES_X89_Y66_N52
ED1_input_path_gen[2].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[2].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[1] at IRFIFOUSERDES_X89_Y66_N52
ED1_input_path_gen[2].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[2].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[2] at IRFIFOUSERDES_X89_Y66_N52
ED1_input_path_gen[2].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[2].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[3] at IRFIFOUSERDES_X89_Y66_N52
ED1_input_path_gen[2].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[3].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[0] at IRFIFOUSERDES_X89_Y65_N69
ED1_input_path_gen[3].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[3].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[1] at IRFIFOUSERDES_X89_Y65_N69
ED1_input_path_gen[3].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[3].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[2] at IRFIFOUSERDES_X89_Y65_N69
ED1_input_path_gen[3].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[3].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[3] at IRFIFOUSERDES_X89_Y65_N69
ED1_input_path_gen[3].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[4].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[0] at IRFIFOUSERDES_X89_Y64_N35
ED1_input_path_gen[4].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[4].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[1] at IRFIFOUSERDES_X89_Y64_N35
ED1_input_path_gen[4].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[4].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[2] at IRFIFOUSERDES_X89_Y64_N35
ED1_input_path_gen[4].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[4].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[3] at IRFIFOUSERDES_X89_Y64_N35
ED1_input_path_gen[4].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[5].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[0] at IRFIFOUSERDES_X89_Y64_N18
ED1_input_path_gen[5].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[5].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[1] at IRFIFOUSERDES_X89_Y64_N18
ED1_input_path_gen[5].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[5].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[2] at IRFIFOUSERDES_X89_Y64_N18
ED1_input_path_gen[5].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[5].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[3] at IRFIFOUSERDES_X89_Y64_N18
ED1_input_path_gen[5].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[6].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[0] at IRFIFOUSERDES_X89_Y64_N52
ED1_input_path_gen[6].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[6].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[1] at IRFIFOUSERDES_X89_Y64_N52
ED1_input_path_gen[6].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[6].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[2] at IRFIFOUSERDES_X89_Y64_N52
ED1_input_path_gen[6].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[6].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[3] at IRFIFOUSERDES_X89_Y64_N52
ED1_input_path_gen[6].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[7].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[0] at IRFIFOUSERDES_X89_Y63_N109
ED1_input_path_gen[7].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[7].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[1] at IRFIFOUSERDES_X89_Y63_N109
ED1_input_path_gen[7].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[7].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[2] at IRFIFOUSERDES_X89_Y63_N109
ED1_input_path_gen[7].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED1_input_path_gen[7].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[3] at IRFIFOUSERDES_X89_Y63_N109
ED1_input_path_gen[7].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[0].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[0] at IRFIFOUSERDES_X89_Y59_N35
ED2_input_path_gen[0].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[0].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[1] at IRFIFOUSERDES_X89_Y59_N35
ED2_input_path_gen[0].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[0].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[2] at IRFIFOUSERDES_X89_Y59_N35
ED2_input_path_gen[0].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[0].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[3] at IRFIFOUSERDES_X89_Y59_N35
ED2_input_path_gen[0].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[1].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[0] at IRFIFOUSERDES_X89_Y59_N18
ED2_input_path_gen[1].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[1].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[1] at IRFIFOUSERDES_X89_Y59_N18
ED2_input_path_gen[1].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[1].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[2] at IRFIFOUSERDES_X89_Y59_N18
ED2_input_path_gen[1].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[1].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[3] at IRFIFOUSERDES_X89_Y59_N18
ED2_input_path_gen[1].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[2].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[0] at IRFIFOUSERDES_X89_Y59_N52
ED2_input_path_gen[2].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[2].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[1] at IRFIFOUSERDES_X89_Y59_N52
ED2_input_path_gen[2].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[2].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[2] at IRFIFOUSERDES_X89_Y59_N52
ED2_input_path_gen[2].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[2].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[3] at IRFIFOUSERDES_X89_Y59_N52
ED2_input_path_gen[2].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[3].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[0] at IRFIFOUSERDES_X89_Y58_N69
ED2_input_path_gen[3].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[3].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[1] at IRFIFOUSERDES_X89_Y58_N69
ED2_input_path_gen[3].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[3].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[2] at IRFIFOUSERDES_X89_Y58_N69
ED2_input_path_gen[3].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[3].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[3] at IRFIFOUSERDES_X89_Y58_N69
ED2_input_path_gen[3].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[4].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[0] at IRFIFOUSERDES_X89_Y57_N35
ED2_input_path_gen[4].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[4].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[1] at IRFIFOUSERDES_X89_Y57_N35
ED2_input_path_gen[4].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[4].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[2] at IRFIFOUSERDES_X89_Y57_N35
ED2_input_path_gen[4].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[4].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[3] at IRFIFOUSERDES_X89_Y57_N35
ED2_input_path_gen[4].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[5].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[0] at IRFIFOUSERDES_X89_Y57_N18
ED2_input_path_gen[5].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[5].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[1] at IRFIFOUSERDES_X89_Y57_N18
ED2_input_path_gen[5].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[5].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[2] at IRFIFOUSERDES_X89_Y57_N18
ED2_input_path_gen[5].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[5].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[3] at IRFIFOUSERDES_X89_Y57_N18
ED2_input_path_gen[5].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[6].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[0] at IRFIFOUSERDES_X89_Y57_N52
ED2_input_path_gen[6].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[6].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[1] at IRFIFOUSERDES_X89_Y57_N52
ED2_input_path_gen[6].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[6].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[2] at IRFIFOUSERDES_X89_Y57_N52
ED2_input_path_gen[6].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[6].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[3] at IRFIFOUSERDES_X89_Y57_N52
ED2_input_path_gen[6].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[7].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[0] at IRFIFOUSERDES_X89_Y56_N109
ED2_input_path_gen[7].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[7].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[1] at IRFIFOUSERDES_X89_Y56_N109
ED2_input_path_gen[7].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[7].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[2] at IRFIFOUSERDES_X89_Y56_N109
ED2_input_path_gen[7].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED2_input_path_gen[7].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[3] at IRFIFOUSERDES_X89_Y56_N109
ED2_input_path_gen[7].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[0].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[0] at IRFIFOUSERDES_X89_Y52_N35
ED3_input_path_gen[0].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[0].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[1] at IRFIFOUSERDES_X89_Y52_N35
ED3_input_path_gen[0].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[0].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[2] at IRFIFOUSERDES_X89_Y52_N35
ED3_input_path_gen[0].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[0].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[3] at IRFIFOUSERDES_X89_Y52_N35
ED3_input_path_gen[0].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[1].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[0] at IRFIFOUSERDES_X89_Y52_N18
ED3_input_path_gen[1].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[1].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[1] at IRFIFOUSERDES_X89_Y52_N18
ED3_input_path_gen[1].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[1].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[2] at IRFIFOUSERDES_X89_Y52_N18
ED3_input_path_gen[1].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[1].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[3] at IRFIFOUSERDES_X89_Y52_N18
ED3_input_path_gen[1].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[2].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[0] at IRFIFOUSERDES_X89_Y52_N52
ED3_input_path_gen[2].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[2].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[1] at IRFIFOUSERDES_X89_Y52_N52
ED3_input_path_gen[2].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[2].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[2] at IRFIFOUSERDES_X89_Y52_N52
ED3_input_path_gen[2].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[2].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[3] at IRFIFOUSERDES_X89_Y52_N52
ED3_input_path_gen[2].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[3].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[0] at IRFIFOUSERDES_X89_Y51_N69
ED3_input_path_gen[3].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[3].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[1] at IRFIFOUSERDES_X89_Y51_N69
ED3_input_path_gen[3].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[3].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[2] at IRFIFOUSERDES_X89_Y51_N69
ED3_input_path_gen[3].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[3].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[3] at IRFIFOUSERDES_X89_Y51_N69
ED3_input_path_gen[3].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[4].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[0] at IRFIFOUSERDES_X89_Y50_N35
ED3_input_path_gen[4].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[4].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[1] at IRFIFOUSERDES_X89_Y50_N35
ED3_input_path_gen[4].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[4].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[2] at IRFIFOUSERDES_X89_Y50_N35
ED3_input_path_gen[4].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[4].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[3] at IRFIFOUSERDES_X89_Y50_N35
ED3_input_path_gen[4].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[5].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[0] at IRFIFOUSERDES_X89_Y50_N18
ED3_input_path_gen[5].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[5].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[1] at IRFIFOUSERDES_X89_Y50_N18
ED3_input_path_gen[5].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[5].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[2] at IRFIFOUSERDES_X89_Y50_N18
ED3_input_path_gen[5].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[5].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[3] at IRFIFOUSERDES_X89_Y50_N18
ED3_input_path_gen[5].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[6].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[0] at IRFIFOUSERDES_X89_Y50_N52
ED3_input_path_gen[6].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[6].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[1] at IRFIFOUSERDES_X89_Y50_N52
ED3_input_path_gen[6].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[6].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[2] at IRFIFOUSERDES_X89_Y50_N52
ED3_input_path_gen[6].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[6].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[3] at IRFIFOUSERDES_X89_Y50_N52
ED3_input_path_gen[6].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[7].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[0] at IRFIFOUSERDES_X89_Y49_N109
ED3_input_path_gen[7].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[7].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[1] at IRFIFOUSERDES_X89_Y49_N109
ED3_input_path_gen[7].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[7].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[2] at IRFIFOUSERDES_X89_Y49_N109
ED3_input_path_gen[7].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED3_input_path_gen[7].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[3] at IRFIFOUSERDES_X89_Y49_N109
ED3_input_path_gen[7].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[0].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[0] at IRFIFOUSERDES_X89_Y45_N35
ED4_input_path_gen[0].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[0].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[1] at IRFIFOUSERDES_X89_Y45_N35
ED4_input_path_gen[0].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[0].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[2] at IRFIFOUSERDES_X89_Y45_N35
ED4_input_path_gen[0].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[0].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo_out[3] at IRFIFOUSERDES_X89_Y45_N35
ED4_input_path_gen[0].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[1].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[0] at IRFIFOUSERDES_X89_Y45_N18
ED4_input_path_gen[1].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[1].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[1] at IRFIFOUSERDES_X89_Y45_N18
ED4_input_path_gen[1].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[1].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[2] at IRFIFOUSERDES_X89_Y45_N18
ED4_input_path_gen[1].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[1].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo_out[3] at IRFIFOUSERDES_X89_Y45_N18
ED4_input_path_gen[1].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[2].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[0] at IRFIFOUSERDES_X89_Y45_N52
ED4_input_path_gen[2].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[2].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[1] at IRFIFOUSERDES_X89_Y45_N52
ED4_input_path_gen[2].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[2].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[2] at IRFIFOUSERDES_X89_Y45_N52
ED4_input_path_gen[2].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[2].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo_out[3] at IRFIFOUSERDES_X89_Y45_N52
ED4_input_path_gen[2].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[3].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[0] at IRFIFOUSERDES_X89_Y44_N69
ED4_input_path_gen[3].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[3].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[1] at IRFIFOUSERDES_X89_Y44_N69
ED4_input_path_gen[3].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[3].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[2] at IRFIFOUSERDES_X89_Y44_N69
ED4_input_path_gen[3].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[3].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo_out[3] at IRFIFOUSERDES_X89_Y44_N69
ED4_input_path_gen[3].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[4].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[0] at IRFIFOUSERDES_X89_Y43_N35
ED4_input_path_gen[4].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[4].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[1] at IRFIFOUSERDES_X89_Y43_N35
ED4_input_path_gen[4].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[4].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[2] at IRFIFOUSERDES_X89_Y43_N35
ED4_input_path_gen[4].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[4].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo_out[3] at IRFIFOUSERDES_X89_Y43_N35
ED4_input_path_gen[4].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[5].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[0] at IRFIFOUSERDES_X89_Y43_N18
ED4_input_path_gen[5].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[5].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[1] at IRFIFOUSERDES_X89_Y43_N18
ED4_input_path_gen[5].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[5].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[2] at IRFIFOUSERDES_X89_Y43_N18
ED4_input_path_gen[5].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[5].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo_out[3] at IRFIFOUSERDES_X89_Y43_N18
ED4_input_path_gen[5].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[6].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[0] at IRFIFOUSERDES_X89_Y43_N52
ED4_input_path_gen[6].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[6].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[1] at IRFIFOUSERDES_X89_Y43_N52
ED4_input_path_gen[6].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[6].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[2] at IRFIFOUSERDES_X89_Y43_N52
ED4_input_path_gen[6].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[6].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo_out[3] at IRFIFOUSERDES_X89_Y43_N52
ED4_input_path_gen[6].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[7].read_fifo_out[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[0] at IRFIFOUSERDES_X89_Y42_N109
ED4_input_path_gen[7].read_fifo_out[0] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[7].read_fifo_out[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[1] at IRFIFOUSERDES_X89_Y42_N109
ED4_input_path_gen[7].read_fifo_out[1] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[7].read_fifo_out[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[2] at IRFIFOUSERDES_X89_Y42_N109
ED4_input_path_gen[7].read_fifo_out[2] = EQUATION NOT SUPPORTED;

--ED4_input_path_gen[7].read_fifo_out[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo_out[3] at IRFIFOUSERDES_X89_Y42_N109
ED4_input_path_gen[7].read_fifo_out[3] = EQUATION NOT SUPPORTED;


--ED1_lfifo_rdata_valid is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_valid at LFIFO_X89_Y63_N25
ED1_lfifo_rdata_valid = EQUATION NOT SUPPORTED;

--ED1_lfifo_rden is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden at LFIFO_X89_Y63_N25
ED1_lfifo_rden = EQUATION NOT SUPPORTED;

--ED1_lfifo_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_oct at LFIFO_X89_Y63_N25
ED1_lfifo_oct = EQUATION NOT SUPPORTED;


--ED2_lfifo_rdata_valid is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_valid at LFIFO_X89_Y56_N25
ED2_lfifo_rdata_valid = EQUATION NOT SUPPORTED;

--ED2_lfifo_rden is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden at LFIFO_X89_Y56_N25
ED2_lfifo_rden = EQUATION NOT SUPPORTED;

--ED2_lfifo_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_oct at LFIFO_X89_Y56_N25
ED2_lfifo_oct = EQUATION NOT SUPPORTED;


--ED3_lfifo_rdata_valid is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_valid at LFIFO_X89_Y49_N25
ED3_lfifo_rdata_valid = EQUATION NOT SUPPORTED;

--ED3_lfifo_rden is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden at LFIFO_X89_Y49_N25
ED3_lfifo_rden = EQUATION NOT SUPPORTED;

--ED3_lfifo_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_oct at LFIFO_X89_Y49_N25
ED3_lfifo_oct = EQUATION NOT SUPPORTED;


--ED4_lfifo_rdata_valid is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_valid at LFIFO_X89_Y42_N25
ED4_lfifo_rdata_valid = EQUATION NOT SUPPORTED;

--ED4_lfifo_rden is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden at LFIFO_X89_Y42_N25
ED4_lfifo_rden = EQUATION NOT SUPPORTED;

--ED4_lfifo_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_oct at LFIFO_X89_Y42_N25
ED4_lfifo_oct = EQUATION NOT SUPPORTED;


--TC1_dll_delayctrl[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[0] at DLL_X89_Y81_N3
TC1_dll_delayctrl[0] = EQUATION NOT SUPPORTED;

--TC1_dll_delayctrl[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[1] at DLL_X89_Y81_N3
TC1_dll_delayctrl[1] = EQUATION NOT SUPPORTED;

--TC1_dll_delayctrl[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[2] at DLL_X89_Y81_N3
TC1_dll_delayctrl[2] = EQUATION NOT SUPPORTED;

--TC1_dll_delayctrl[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[3] at DLL_X89_Y81_N3
TC1_dll_delayctrl[3] = EQUATION NOT SUPPORTED;

--TC1_dll_delayctrl[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[4] at DLL_X89_Y81_N3
TC1_dll_delayctrl[4] = EQUATION NOT SUPPORTED;

--TC1_dll_delayctrl[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[5] at DLL_X89_Y81_N3
TC1_dll_delayctrl[5] = EQUATION NOT SUPPORTED;

--TC1_dll_delayctrl[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[6] at DLL_X89_Y81_N3
TC1_dll_delayctrl[6] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[0].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].predelayed_data at DDIOOUTCELL_X89_Y66_N30
ED1_pad_gen[0].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[0].fr_data_hi), .DATAINLO(ED1_output_path_gen[0].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0] at IOCONFIG_X89_Y63_N40
ED1_dq_outputhalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0] at IOCONFIG_X89_Y63_N40
ED1_rfifo_clock_select[0] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1] at IOCONFIG_X89_Y63_N40
ED1_rfifo_clock_select[1] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0] at IOCONFIG_X89_Y63_N40
ED1_rfifo_mode[0] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1] at IOCONFIG_X89_Y63_N40
ED1_rfifo_mode[1] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2] at IOCONFIG_X89_Y63_N40
ED1_rfifo_mode[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[0].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N40
ED1_pad_gen[0].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_predelayed_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os_oct at DDIOOECELL_X89_Y63_N11
ED1_predelayed_os_oct = DDIO_OE(.OE(ED1_fr_os_oct), .CLK(ED1_dqs_shifted_clock), .ENA(VCC), , );


--ED1_dqsenablectrlphaseinvert[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0] at DQSCONFIG_X89_Y63_N26
ED1_dqsenablectrlphaseinvert[0] = EQUATION NOT SUPPORTED;

--ED1_dqshalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0] at DQSCONFIG_X89_Y63_N26
ED1_dqshalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED1_enadqsenablephasetransferreg[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0] at DQSCONFIG_X89_Y63_N26
ED1_enadqsenablephasetransferreg[0] = EQUATION NOT SUPPORTED;

--ED1_dqsenablectrlphasesetting[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] at DQSCONFIG_X89_Y63_N26
ED1_dqsenablectrlphasesetting[0][0] = EQUATION NOT SUPPORTED;

--ED1_dqsenablectrlphasesetting[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] at DQSCONFIG_X89_Y63_N26
ED1_dqsenablectrlphasesetting[0][1] = EQUATION NOT SUPPORTED;

--ED1_dqsbusoutdelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] at DQSCONFIG_X89_Y63_N26
ED1_dqsbusoutdelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED1_dqsbusoutdelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] at DQSCONFIG_X89_Y63_N26
ED1_dqsbusoutdelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED1_dqsbusoutdelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] at DQSCONFIG_X89_Y63_N26
ED1_dqsbusoutdelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED1_dqsbusoutdelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] at DQSCONFIG_X89_Y63_N26
ED1_dqsbusoutdelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED1_dqsbusoutdelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] at DQSCONFIG_X89_Y63_N26
ED1_dqsbusoutdelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED1_octdelaysetting1_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0] at DQSCONFIG_X89_Y63_N26
ED1_octdelaysetting1_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED1_octdelaysetting1_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1] at DQSCONFIG_X89_Y63_N26
ED1_octdelaysetting1_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED1_octdelaysetting1_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2] at DQSCONFIG_X89_Y63_N26
ED1_octdelaysetting1_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED1_octdelaysetting1_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3] at DQSCONFIG_X89_Y63_N26
ED1_octdelaysetting1_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED1_octdelaysetting1_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4] at DQSCONFIG_X89_Y63_N26
ED1_octdelaysetting1_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED1_dqsenabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y63_N26
ED1_dqsenabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED1_dqsenabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y63_N26
ED1_dqsenabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED1_dqsenabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y63_N26
ED1_dqsenabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED1_dqsenabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y63_N26
ED1_dqsenabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED1_dqsenabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y63_N26
ED1_dqsenabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED1_dqsdisabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y63_N26
ED1_dqsdisabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED1_dqsdisabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y63_N26
ED1_dqsdisabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED1_dqsdisabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y63_N26
ED1_dqsdisabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED1_dqsdisabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y63_N26
ED1_dqsdisabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED1_dqsdisabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y63_N26
ED1_dqsdisabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[1].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].predelayed_data at DDIOOUTCELL_X89_Y66_N13
ED1_pad_gen[1].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[1].fr_data_hi), .DATAINLO(ED1_output_path_gen[1].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1] at IOCONFIG_X89_Y63_N39
ED1_dq_outputhalfratebypass[1] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2] at IOCONFIG_X89_Y63_N39
ED1_rfifo_clock_select[2] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3] at IOCONFIG_X89_Y63_N39
ED1_rfifo_clock_select[3] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3] at IOCONFIG_X89_Y63_N39
ED1_rfifo_mode[3] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4] at IOCONFIG_X89_Y63_N39
ED1_rfifo_mode[4] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5] at IOCONFIG_X89_Y63_N39
ED1_rfifo_mode[5] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[1].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N39
ED1_pad_gen[1].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[2].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].predelayed_data at DDIOOUTCELL_X89_Y66_N47
ED1_pad_gen[2].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[2].fr_data_hi), .DATAINLO(ED1_output_path_gen[2].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2] at IOCONFIG_X89_Y63_N41
ED1_dq_outputhalfratebypass[2] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4] at IOCONFIG_X89_Y63_N41
ED1_rfifo_clock_select[4] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5] at IOCONFIG_X89_Y63_N41
ED1_rfifo_clock_select[5] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6] at IOCONFIG_X89_Y63_N41
ED1_rfifo_mode[6] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7] at IOCONFIG_X89_Y63_N41
ED1_rfifo_mode[7] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8] at IOCONFIG_X89_Y63_N41
ED1_rfifo_mode[8] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[2].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N41
ED1_pad_gen[2].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[3].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].predelayed_data at DDIOOUTCELL_X89_Y65_N64
ED1_pad_gen[3].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[3].fr_data_hi), .DATAINLO(ED1_output_path_gen[3].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3] at IOCONFIG_X89_Y63_N38
ED1_dq_outputhalfratebypass[3] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6] at IOCONFIG_X89_Y63_N38
ED1_rfifo_clock_select[6] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7] at IOCONFIG_X89_Y63_N38
ED1_rfifo_clock_select[7] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9] at IOCONFIG_X89_Y63_N38
ED1_rfifo_mode[9] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10] at IOCONFIG_X89_Y63_N38
ED1_rfifo_mode[10] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11] at IOCONFIG_X89_Y63_N38
ED1_rfifo_mode[11] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[3].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N38
ED1_pad_gen[3].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[4].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].predelayed_data at DDIOOUTCELL_X89_Y64_N30
ED1_pad_gen[4].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[4].fr_data_hi), .DATAINLO(ED1_output_path_gen[4].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4] at IOCONFIG_X89_Y63_N32
ED1_dq_outputhalfratebypass[4] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8] at IOCONFIG_X89_Y63_N32
ED1_rfifo_clock_select[8] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9] at IOCONFIG_X89_Y63_N32
ED1_rfifo_clock_select[9] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12] at IOCONFIG_X89_Y63_N32
ED1_rfifo_mode[12] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13] at IOCONFIG_X89_Y63_N32
ED1_rfifo_mode[13] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14] at IOCONFIG_X89_Y63_N32
ED1_rfifo_mode[14] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[4].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N32
ED1_pad_gen[4].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[5].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].predelayed_data at DDIOOUTCELL_X89_Y64_N13
ED1_pad_gen[5].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[5].fr_data_hi), .DATAINLO(ED1_output_path_gen[5].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5] at IOCONFIG_X89_Y63_N31
ED1_dq_outputhalfratebypass[5] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10] at IOCONFIG_X89_Y63_N31
ED1_rfifo_clock_select[10] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11] at IOCONFIG_X89_Y63_N31
ED1_rfifo_clock_select[11] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15] at IOCONFIG_X89_Y63_N31
ED1_rfifo_mode[15] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16] at IOCONFIG_X89_Y63_N31
ED1_rfifo_mode[16] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17] at IOCONFIG_X89_Y63_N31
ED1_rfifo_mode[17] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[5].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N31
ED1_pad_gen[5].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[6].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].predelayed_data at DDIOOUTCELL_X89_Y64_N47
ED1_pad_gen[6].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[6].fr_data_hi), .DATAINLO(ED1_output_path_gen[6].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6] at IOCONFIG_X89_Y63_N33
ED1_dq_outputhalfratebypass[6] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12] at IOCONFIG_X89_Y63_N33
ED1_rfifo_clock_select[12] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13] at IOCONFIG_X89_Y63_N33
ED1_rfifo_clock_select[13] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18] at IOCONFIG_X89_Y63_N33
ED1_rfifo_mode[18] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19] at IOCONFIG_X89_Y63_N33
ED1_rfifo_mode[19] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20] at IOCONFIG_X89_Y63_N33
ED1_rfifo_mode[20] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[6].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N33
ED1_pad_gen[6].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_pad_gen[7].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].predelayed_data at DDIOOUTCELL_X89_Y63_N104
ED1_pad_gen[7].predelayed_data = DDIO_OUT(.DATAINHI(ED1_output_path_gen[7].fr_data_hi), .DATAINLO(ED1_output_path_gen[7].fr_data_lo), , .ENA(VCC), , , );


--ED1_dq_outputhalfratebypass[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7] at IOCONFIG_X89_Y63_N30
ED1_dq_outputhalfratebypass[7] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14] at IOCONFIG_X89_Y63_N30
ED1_rfifo_clock_select[14] = EQUATION NOT SUPPORTED;

--ED1_rfifo_clock_select[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15] at IOCONFIG_X89_Y63_N30
ED1_rfifo_clock_select[15] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21] at IOCONFIG_X89_Y63_N30
ED1_rfifo_mode[21] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22] at IOCONFIG_X89_Y63_N30
ED1_rfifo_mode[22] = EQUATION NOT SUPPORTED;

--ED1_rfifo_mode[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23] at IOCONFIG_X89_Y63_N30
ED1_rfifo_mode[23] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_pad_gen[7].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N30
ED1_pad_gen[7].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[0].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].predelayed_data at DDIOOUTCELL_X89_Y59_N30
ED2_pad_gen[0].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[0].fr_data_hi), .DATAINLO(ED2_output_path_gen[0].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0] at IOCONFIG_X89_Y56_N40
ED2_dq_outputhalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0] at IOCONFIG_X89_Y56_N40
ED2_rfifo_clock_select[0] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1] at IOCONFIG_X89_Y56_N40
ED2_rfifo_clock_select[1] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0] at IOCONFIG_X89_Y56_N40
ED2_rfifo_mode[0] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1] at IOCONFIG_X89_Y56_N40
ED2_rfifo_mode[1] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2] at IOCONFIG_X89_Y56_N40
ED2_rfifo_mode[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[0].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N40
ED2_pad_gen[0].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_predelayed_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os_oct at DDIOOECELL_X89_Y56_N11
ED2_predelayed_os_oct = DDIO_OE(.OE(ED2_fr_os_oct), .CLK(ED2_dqs_shifted_clock), .ENA(VCC), , );


--ED2_dqsenablectrlphaseinvert[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0] at DQSCONFIG_X89_Y56_N26
ED2_dqsenablectrlphaseinvert[0] = EQUATION NOT SUPPORTED;

--ED2_dqshalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0] at DQSCONFIG_X89_Y56_N26
ED2_dqshalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED2_enadqsenablephasetransferreg[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0] at DQSCONFIG_X89_Y56_N26
ED2_enadqsenablephasetransferreg[0] = EQUATION NOT SUPPORTED;

--ED2_dqsenablectrlphasesetting[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] at DQSCONFIG_X89_Y56_N26
ED2_dqsenablectrlphasesetting[0][0] = EQUATION NOT SUPPORTED;

--ED2_dqsenablectrlphasesetting[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] at DQSCONFIG_X89_Y56_N26
ED2_dqsenablectrlphasesetting[0][1] = EQUATION NOT SUPPORTED;

--ED2_dqsbusoutdelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] at DQSCONFIG_X89_Y56_N26
ED2_dqsbusoutdelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED2_dqsbusoutdelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] at DQSCONFIG_X89_Y56_N26
ED2_dqsbusoutdelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED2_dqsbusoutdelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] at DQSCONFIG_X89_Y56_N26
ED2_dqsbusoutdelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED2_dqsbusoutdelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] at DQSCONFIG_X89_Y56_N26
ED2_dqsbusoutdelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED2_dqsbusoutdelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] at DQSCONFIG_X89_Y56_N26
ED2_dqsbusoutdelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED2_octdelaysetting1_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0] at DQSCONFIG_X89_Y56_N26
ED2_octdelaysetting1_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED2_octdelaysetting1_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1] at DQSCONFIG_X89_Y56_N26
ED2_octdelaysetting1_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED2_octdelaysetting1_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2] at DQSCONFIG_X89_Y56_N26
ED2_octdelaysetting1_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED2_octdelaysetting1_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3] at DQSCONFIG_X89_Y56_N26
ED2_octdelaysetting1_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED2_octdelaysetting1_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4] at DQSCONFIG_X89_Y56_N26
ED2_octdelaysetting1_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED2_dqsenabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y56_N26
ED2_dqsenabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED2_dqsenabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y56_N26
ED2_dqsenabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED2_dqsenabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y56_N26
ED2_dqsenabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED2_dqsenabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y56_N26
ED2_dqsenabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED2_dqsenabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y56_N26
ED2_dqsenabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED2_dqsdisabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y56_N26
ED2_dqsdisabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED2_dqsdisabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y56_N26
ED2_dqsdisabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED2_dqsdisabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y56_N26
ED2_dqsdisabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED2_dqsdisabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y56_N26
ED2_dqsdisabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED2_dqsdisabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y56_N26
ED2_dqsdisabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[1].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].predelayed_data at DDIOOUTCELL_X89_Y59_N13
ED2_pad_gen[1].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[1].fr_data_hi), .DATAINLO(ED2_output_path_gen[1].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1] at IOCONFIG_X89_Y56_N39
ED2_dq_outputhalfratebypass[1] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2] at IOCONFIG_X89_Y56_N39
ED2_rfifo_clock_select[2] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3] at IOCONFIG_X89_Y56_N39
ED2_rfifo_clock_select[3] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3] at IOCONFIG_X89_Y56_N39
ED2_rfifo_mode[3] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4] at IOCONFIG_X89_Y56_N39
ED2_rfifo_mode[4] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5] at IOCONFIG_X89_Y56_N39
ED2_rfifo_mode[5] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[1].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N39
ED2_pad_gen[1].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[2].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].predelayed_data at DDIOOUTCELL_X89_Y59_N47
ED2_pad_gen[2].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[2].fr_data_hi), .DATAINLO(ED2_output_path_gen[2].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2] at IOCONFIG_X89_Y56_N41
ED2_dq_outputhalfratebypass[2] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4] at IOCONFIG_X89_Y56_N41
ED2_rfifo_clock_select[4] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5] at IOCONFIG_X89_Y56_N41
ED2_rfifo_clock_select[5] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6] at IOCONFIG_X89_Y56_N41
ED2_rfifo_mode[6] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7] at IOCONFIG_X89_Y56_N41
ED2_rfifo_mode[7] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8] at IOCONFIG_X89_Y56_N41
ED2_rfifo_mode[8] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[2].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N41
ED2_pad_gen[2].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[3].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].predelayed_data at DDIOOUTCELL_X89_Y58_N64
ED2_pad_gen[3].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[3].fr_data_hi), .DATAINLO(ED2_output_path_gen[3].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3] at IOCONFIG_X89_Y56_N38
ED2_dq_outputhalfratebypass[3] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6] at IOCONFIG_X89_Y56_N38
ED2_rfifo_clock_select[6] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7] at IOCONFIG_X89_Y56_N38
ED2_rfifo_clock_select[7] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9] at IOCONFIG_X89_Y56_N38
ED2_rfifo_mode[9] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10] at IOCONFIG_X89_Y56_N38
ED2_rfifo_mode[10] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11] at IOCONFIG_X89_Y56_N38
ED2_rfifo_mode[11] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[3].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N38
ED2_pad_gen[3].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[4].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].predelayed_data at DDIOOUTCELL_X89_Y57_N30
ED2_pad_gen[4].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[4].fr_data_hi), .DATAINLO(ED2_output_path_gen[4].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4] at IOCONFIG_X89_Y56_N32
ED2_dq_outputhalfratebypass[4] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8] at IOCONFIG_X89_Y56_N32
ED2_rfifo_clock_select[8] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9] at IOCONFIG_X89_Y56_N32
ED2_rfifo_clock_select[9] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12] at IOCONFIG_X89_Y56_N32
ED2_rfifo_mode[12] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13] at IOCONFIG_X89_Y56_N32
ED2_rfifo_mode[13] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14] at IOCONFIG_X89_Y56_N32
ED2_rfifo_mode[14] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[4].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N32
ED2_pad_gen[4].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[5].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].predelayed_data at DDIOOUTCELL_X89_Y57_N13
ED2_pad_gen[5].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[5].fr_data_hi), .DATAINLO(ED2_output_path_gen[5].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5] at IOCONFIG_X89_Y56_N31
ED2_dq_outputhalfratebypass[5] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10] at IOCONFIG_X89_Y56_N31
ED2_rfifo_clock_select[10] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11] at IOCONFIG_X89_Y56_N31
ED2_rfifo_clock_select[11] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15] at IOCONFIG_X89_Y56_N31
ED2_rfifo_mode[15] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16] at IOCONFIG_X89_Y56_N31
ED2_rfifo_mode[16] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17] at IOCONFIG_X89_Y56_N31
ED2_rfifo_mode[17] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[5].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N31
ED2_pad_gen[5].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[6].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].predelayed_data at DDIOOUTCELL_X89_Y57_N47
ED2_pad_gen[6].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[6].fr_data_hi), .DATAINLO(ED2_output_path_gen[6].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6] at IOCONFIG_X89_Y56_N33
ED2_dq_outputhalfratebypass[6] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12] at IOCONFIG_X89_Y56_N33
ED2_rfifo_clock_select[12] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13] at IOCONFIG_X89_Y56_N33
ED2_rfifo_clock_select[13] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18] at IOCONFIG_X89_Y56_N33
ED2_rfifo_mode[18] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19] at IOCONFIG_X89_Y56_N33
ED2_rfifo_mode[19] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20] at IOCONFIG_X89_Y56_N33
ED2_rfifo_mode[20] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[6].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N33
ED2_pad_gen[6].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_pad_gen[7].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].predelayed_data at DDIOOUTCELL_X89_Y56_N104
ED2_pad_gen[7].predelayed_data = DDIO_OUT(.DATAINHI(ED2_output_path_gen[7].fr_data_hi), .DATAINLO(ED2_output_path_gen[7].fr_data_lo), , .ENA(VCC), , , );


--ED2_dq_outputhalfratebypass[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7] at IOCONFIG_X89_Y56_N30
ED2_dq_outputhalfratebypass[7] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14] at IOCONFIG_X89_Y56_N30
ED2_rfifo_clock_select[14] = EQUATION NOT SUPPORTED;

--ED2_rfifo_clock_select[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15] at IOCONFIG_X89_Y56_N30
ED2_rfifo_clock_select[15] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21] at IOCONFIG_X89_Y56_N30
ED2_rfifo_mode[21] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22] at IOCONFIG_X89_Y56_N30
ED2_rfifo_mode[22] = EQUATION NOT SUPPORTED;

--ED2_rfifo_mode[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23] at IOCONFIG_X89_Y56_N30
ED2_rfifo_mode[23] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_pad_gen[7].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N30
ED2_pad_gen[7].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[0].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].predelayed_data at DDIOOUTCELL_X89_Y52_N30
ED3_pad_gen[0].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[0].fr_data_hi), .DATAINLO(ED3_output_path_gen[0].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0] at IOCONFIG_X89_Y49_N40
ED3_dq_outputhalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0] at IOCONFIG_X89_Y49_N40
ED3_rfifo_clock_select[0] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1] at IOCONFIG_X89_Y49_N40
ED3_rfifo_clock_select[1] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0] at IOCONFIG_X89_Y49_N40
ED3_rfifo_mode[0] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1] at IOCONFIG_X89_Y49_N40
ED3_rfifo_mode[1] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2] at IOCONFIG_X89_Y49_N40
ED3_rfifo_mode[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[0].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N40
ED3_pad_gen[0].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_predelayed_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os_oct at DDIOOECELL_X89_Y49_N11
ED3_predelayed_os_oct = DDIO_OE(.OE(ED3_fr_os_oct), .CLK(ED3_dqs_shifted_clock), .ENA(VCC), , );


--ED3_dqsenablectrlphaseinvert[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0] at DQSCONFIG_X89_Y49_N26
ED3_dqsenablectrlphaseinvert[0] = EQUATION NOT SUPPORTED;

--ED3_dqshalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0] at DQSCONFIG_X89_Y49_N26
ED3_dqshalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED3_enadqsenablephasetransferreg[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0] at DQSCONFIG_X89_Y49_N26
ED3_enadqsenablephasetransferreg[0] = EQUATION NOT SUPPORTED;

--ED3_dqsenablectrlphasesetting[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] at DQSCONFIG_X89_Y49_N26
ED3_dqsenablectrlphasesetting[0][0] = EQUATION NOT SUPPORTED;

--ED3_dqsenablectrlphasesetting[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] at DQSCONFIG_X89_Y49_N26
ED3_dqsenablectrlphasesetting[0][1] = EQUATION NOT SUPPORTED;

--ED3_dqsbusoutdelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] at DQSCONFIG_X89_Y49_N26
ED3_dqsbusoutdelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED3_dqsbusoutdelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] at DQSCONFIG_X89_Y49_N26
ED3_dqsbusoutdelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED3_dqsbusoutdelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] at DQSCONFIG_X89_Y49_N26
ED3_dqsbusoutdelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED3_dqsbusoutdelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] at DQSCONFIG_X89_Y49_N26
ED3_dqsbusoutdelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED3_dqsbusoutdelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] at DQSCONFIG_X89_Y49_N26
ED3_dqsbusoutdelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED3_octdelaysetting1_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0] at DQSCONFIG_X89_Y49_N26
ED3_octdelaysetting1_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED3_octdelaysetting1_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1] at DQSCONFIG_X89_Y49_N26
ED3_octdelaysetting1_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED3_octdelaysetting1_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2] at DQSCONFIG_X89_Y49_N26
ED3_octdelaysetting1_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED3_octdelaysetting1_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3] at DQSCONFIG_X89_Y49_N26
ED3_octdelaysetting1_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED3_octdelaysetting1_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4] at DQSCONFIG_X89_Y49_N26
ED3_octdelaysetting1_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED3_dqsenabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y49_N26
ED3_dqsenabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED3_dqsenabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y49_N26
ED3_dqsenabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED3_dqsenabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y49_N26
ED3_dqsenabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED3_dqsenabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y49_N26
ED3_dqsenabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED3_dqsenabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y49_N26
ED3_dqsenabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED3_dqsdisabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y49_N26
ED3_dqsdisabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED3_dqsdisabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y49_N26
ED3_dqsdisabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED3_dqsdisabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y49_N26
ED3_dqsdisabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED3_dqsdisabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y49_N26
ED3_dqsdisabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED3_dqsdisabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y49_N26
ED3_dqsdisabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[1].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].predelayed_data at DDIOOUTCELL_X89_Y52_N13
ED3_pad_gen[1].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[1].fr_data_hi), .DATAINLO(ED3_output_path_gen[1].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1] at IOCONFIG_X89_Y49_N39
ED3_dq_outputhalfratebypass[1] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2] at IOCONFIG_X89_Y49_N39
ED3_rfifo_clock_select[2] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3] at IOCONFIG_X89_Y49_N39
ED3_rfifo_clock_select[3] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3] at IOCONFIG_X89_Y49_N39
ED3_rfifo_mode[3] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4] at IOCONFIG_X89_Y49_N39
ED3_rfifo_mode[4] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5] at IOCONFIG_X89_Y49_N39
ED3_rfifo_mode[5] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[1].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N39
ED3_pad_gen[1].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[2].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].predelayed_data at DDIOOUTCELL_X89_Y52_N47
ED3_pad_gen[2].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[2].fr_data_hi), .DATAINLO(ED3_output_path_gen[2].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2] at IOCONFIG_X89_Y49_N41
ED3_dq_outputhalfratebypass[2] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4] at IOCONFIG_X89_Y49_N41
ED3_rfifo_clock_select[4] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5] at IOCONFIG_X89_Y49_N41
ED3_rfifo_clock_select[5] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6] at IOCONFIG_X89_Y49_N41
ED3_rfifo_mode[6] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7] at IOCONFIG_X89_Y49_N41
ED3_rfifo_mode[7] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8] at IOCONFIG_X89_Y49_N41
ED3_rfifo_mode[8] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[2].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N41
ED3_pad_gen[2].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[3].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].predelayed_data at DDIOOUTCELL_X89_Y51_N64
ED3_pad_gen[3].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[3].fr_data_hi), .DATAINLO(ED3_output_path_gen[3].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3] at IOCONFIG_X89_Y49_N38
ED3_dq_outputhalfratebypass[3] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6] at IOCONFIG_X89_Y49_N38
ED3_rfifo_clock_select[6] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7] at IOCONFIG_X89_Y49_N38
ED3_rfifo_clock_select[7] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9] at IOCONFIG_X89_Y49_N38
ED3_rfifo_mode[9] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10] at IOCONFIG_X89_Y49_N38
ED3_rfifo_mode[10] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11] at IOCONFIG_X89_Y49_N38
ED3_rfifo_mode[11] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[3].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N38
ED3_pad_gen[3].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[4].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].predelayed_data at DDIOOUTCELL_X89_Y50_N30
ED3_pad_gen[4].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[4].fr_data_hi), .DATAINLO(ED3_output_path_gen[4].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4] at IOCONFIG_X89_Y49_N32
ED3_dq_outputhalfratebypass[4] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8] at IOCONFIG_X89_Y49_N32
ED3_rfifo_clock_select[8] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9] at IOCONFIG_X89_Y49_N32
ED3_rfifo_clock_select[9] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12] at IOCONFIG_X89_Y49_N32
ED3_rfifo_mode[12] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13] at IOCONFIG_X89_Y49_N32
ED3_rfifo_mode[13] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14] at IOCONFIG_X89_Y49_N32
ED3_rfifo_mode[14] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[4].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N32
ED3_pad_gen[4].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[5].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].predelayed_data at DDIOOUTCELL_X89_Y50_N13
ED3_pad_gen[5].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[5].fr_data_hi), .DATAINLO(ED3_output_path_gen[5].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5] at IOCONFIG_X89_Y49_N31
ED3_dq_outputhalfratebypass[5] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10] at IOCONFIG_X89_Y49_N31
ED3_rfifo_clock_select[10] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11] at IOCONFIG_X89_Y49_N31
ED3_rfifo_clock_select[11] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15] at IOCONFIG_X89_Y49_N31
ED3_rfifo_mode[15] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16] at IOCONFIG_X89_Y49_N31
ED3_rfifo_mode[16] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17] at IOCONFIG_X89_Y49_N31
ED3_rfifo_mode[17] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[5].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N31
ED3_pad_gen[5].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[6].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].predelayed_data at DDIOOUTCELL_X89_Y50_N47
ED3_pad_gen[6].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[6].fr_data_hi), .DATAINLO(ED3_output_path_gen[6].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6] at IOCONFIG_X89_Y49_N33
ED3_dq_outputhalfratebypass[6] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12] at IOCONFIG_X89_Y49_N33
ED3_rfifo_clock_select[12] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13] at IOCONFIG_X89_Y49_N33
ED3_rfifo_clock_select[13] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18] at IOCONFIG_X89_Y49_N33
ED3_rfifo_mode[18] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19] at IOCONFIG_X89_Y49_N33
ED3_rfifo_mode[19] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20] at IOCONFIG_X89_Y49_N33
ED3_rfifo_mode[20] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[6].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N33
ED3_pad_gen[6].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_pad_gen[7].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].predelayed_data at DDIOOUTCELL_X89_Y49_N104
ED3_pad_gen[7].predelayed_data = DDIO_OUT(.DATAINHI(ED3_output_path_gen[7].fr_data_hi), .DATAINLO(ED3_output_path_gen[7].fr_data_lo), , .ENA(VCC), , , );


--ED3_dq_outputhalfratebypass[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7] at IOCONFIG_X89_Y49_N30
ED3_dq_outputhalfratebypass[7] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14] at IOCONFIG_X89_Y49_N30
ED3_rfifo_clock_select[14] = EQUATION NOT SUPPORTED;

--ED3_rfifo_clock_select[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15] at IOCONFIG_X89_Y49_N30
ED3_rfifo_clock_select[15] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21] at IOCONFIG_X89_Y49_N30
ED3_rfifo_mode[21] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22] at IOCONFIG_X89_Y49_N30
ED3_rfifo_mode[22] = EQUATION NOT SUPPORTED;

--ED3_rfifo_mode[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23] at IOCONFIG_X89_Y49_N30
ED3_rfifo_mode[23] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_pad_gen[7].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N30
ED3_pad_gen[7].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[0].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].predelayed_data at DDIOOUTCELL_X89_Y45_N30
ED4_pad_gen[0].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[0].fr_data_hi), .DATAINLO(ED4_output_path_gen[0].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0] at IOCONFIG_X89_Y42_N40
ED4_dq_outputhalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[0] at IOCONFIG_X89_Y42_N40
ED4_rfifo_clock_select[0] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[1] at IOCONFIG_X89_Y42_N40
ED4_rfifo_clock_select[1] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[0] at IOCONFIG_X89_Y42_N40
ED4_rfifo_mode[0] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[1] at IOCONFIG_X89_Y42_N40
ED4_rfifo_mode[1] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[2] at IOCONFIG_X89_Y42_N40
ED4_rfifo_mode[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[0].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N40
ED4_pad_gen[0].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_predelayed_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os_oct at DDIOOECELL_X89_Y42_N11
ED4_predelayed_os_oct = DDIO_OE(.OE(ED4_fr_os_oct), .CLK(ED4_dqs_shifted_clock), .ENA(VCC), , );


--ED4_dqsenablectrlphaseinvert[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphaseinvert[0] at DQSCONFIG_X89_Y42_N26
ED4_dqsenablectrlphaseinvert[0] = EQUATION NOT SUPPORTED;

--ED4_dqshalfratebypass[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0] at DQSCONFIG_X89_Y42_N26
ED4_dqshalfratebypass[0] = EQUATION NOT SUPPORTED;

--ED4_enadqsenablephasetransferreg[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|enadqsenablephasetransferreg[0] at DQSCONFIG_X89_Y42_N26
ED4_enadqsenablephasetransferreg[0] = EQUATION NOT SUPPORTED;

--ED4_dqsenablectrlphasesetting[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] at DQSCONFIG_X89_Y42_N26
ED4_dqsenablectrlphasesetting[0][0] = EQUATION NOT SUPPORTED;

--ED4_dqsenablectrlphasesetting[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] at DQSCONFIG_X89_Y42_N26
ED4_dqsenablectrlphasesetting[0][1] = EQUATION NOT SUPPORTED;

--ED4_dqsbusoutdelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] at DQSCONFIG_X89_Y42_N26
ED4_dqsbusoutdelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED4_dqsbusoutdelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] at DQSCONFIG_X89_Y42_N26
ED4_dqsbusoutdelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED4_dqsbusoutdelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] at DQSCONFIG_X89_Y42_N26
ED4_dqsbusoutdelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED4_dqsbusoutdelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] at DQSCONFIG_X89_Y42_N26
ED4_dqsbusoutdelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED4_dqsbusoutdelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] at DQSCONFIG_X89_Y42_N26
ED4_dqsbusoutdelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED4_octdelaysetting1_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][0] at DQSCONFIG_X89_Y42_N26
ED4_octdelaysetting1_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED4_octdelaysetting1_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][1] at DQSCONFIG_X89_Y42_N26
ED4_octdelaysetting1_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED4_octdelaysetting1_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][2] at DQSCONFIG_X89_Y42_N26
ED4_octdelaysetting1_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED4_octdelaysetting1_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][3] at DQSCONFIG_X89_Y42_N26
ED4_octdelaysetting1_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED4_octdelaysetting1_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|octdelaysetting1_dlc[0][4] at DQSCONFIG_X89_Y42_N26
ED4_octdelaysetting1_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED4_dqsenabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y42_N26
ED4_dqsenabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED4_dqsenabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y42_N26
ED4_dqsenabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED4_dqsenabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y42_N26
ED4_dqsenabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED4_dqsenabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y42_N26
ED4_dqsenabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED4_dqsenabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y42_N26
ED4_dqsenabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;

--ED4_dqsdisabledelaysetting_dlc[0][0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] at DQSCONFIG_X89_Y42_N26
ED4_dqsdisabledelaysetting_dlc[0][0] = EQUATION NOT SUPPORTED;

--ED4_dqsdisabledelaysetting_dlc[0][1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] at DQSCONFIG_X89_Y42_N26
ED4_dqsdisabledelaysetting_dlc[0][1] = EQUATION NOT SUPPORTED;

--ED4_dqsdisabledelaysetting_dlc[0][2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] at DQSCONFIG_X89_Y42_N26
ED4_dqsdisabledelaysetting_dlc[0][2] = EQUATION NOT SUPPORTED;

--ED4_dqsdisabledelaysetting_dlc[0][3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] at DQSCONFIG_X89_Y42_N26
ED4_dqsdisabledelaysetting_dlc[0][3] = EQUATION NOT SUPPORTED;

--ED4_dqsdisabledelaysetting_dlc[0][4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] at DQSCONFIG_X89_Y42_N26
ED4_dqsdisabledelaysetting_dlc[0][4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[1].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].predelayed_data at DDIOOUTCELL_X89_Y45_N13
ED4_pad_gen[1].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[1].fr_data_hi), .DATAINLO(ED4_output_path_gen[1].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1] at IOCONFIG_X89_Y42_N39
ED4_dq_outputhalfratebypass[1] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[2] at IOCONFIG_X89_Y42_N39
ED4_rfifo_clock_select[2] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[3] at IOCONFIG_X89_Y42_N39
ED4_rfifo_clock_select[3] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[3] at IOCONFIG_X89_Y42_N39
ED4_rfifo_mode[3] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[4] at IOCONFIG_X89_Y42_N39
ED4_rfifo_mode[4] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[5] at IOCONFIG_X89_Y42_N39
ED4_rfifo_mode[5] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[1].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N39
ED4_pad_gen[1].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[2].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].predelayed_data at DDIOOUTCELL_X89_Y45_N47
ED4_pad_gen[2].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[2].fr_data_hi), .DATAINLO(ED4_output_path_gen[2].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2] at IOCONFIG_X89_Y42_N41
ED4_dq_outputhalfratebypass[2] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[4] at IOCONFIG_X89_Y42_N41
ED4_rfifo_clock_select[4] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[5] at IOCONFIG_X89_Y42_N41
ED4_rfifo_clock_select[5] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[6] at IOCONFIG_X89_Y42_N41
ED4_rfifo_mode[6] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[7] at IOCONFIG_X89_Y42_N41
ED4_rfifo_mode[7] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[8] at IOCONFIG_X89_Y42_N41
ED4_rfifo_mode[8] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[2].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N41
ED4_pad_gen[2].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[3].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].predelayed_data at DDIOOUTCELL_X89_Y44_N64
ED4_pad_gen[3].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[3].fr_data_hi), .DATAINLO(ED4_output_path_gen[3].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3] at IOCONFIG_X89_Y42_N38
ED4_dq_outputhalfratebypass[3] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[6] at IOCONFIG_X89_Y42_N38
ED4_rfifo_clock_select[6] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[7] at IOCONFIG_X89_Y42_N38
ED4_rfifo_clock_select[7] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[9] at IOCONFIG_X89_Y42_N38
ED4_rfifo_mode[9] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[10] at IOCONFIG_X89_Y42_N38
ED4_rfifo_mode[10] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[11] at IOCONFIG_X89_Y42_N38
ED4_rfifo_mode[11] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[3].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N38
ED4_pad_gen[3].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[4].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].predelayed_data at DDIOOUTCELL_X89_Y43_N30
ED4_pad_gen[4].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[4].fr_data_hi), .DATAINLO(ED4_output_path_gen[4].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4] at IOCONFIG_X89_Y42_N32
ED4_dq_outputhalfratebypass[4] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[8] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[8] at IOCONFIG_X89_Y42_N32
ED4_rfifo_clock_select[8] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[9] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[9] at IOCONFIG_X89_Y42_N32
ED4_rfifo_clock_select[9] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[12] at IOCONFIG_X89_Y42_N32
ED4_rfifo_mode[12] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[13] at IOCONFIG_X89_Y42_N32
ED4_rfifo_mode[13] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[14] at IOCONFIG_X89_Y42_N32
ED4_rfifo_mode[14] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[4].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N32
ED4_pad_gen[4].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[5].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].predelayed_data at DDIOOUTCELL_X89_Y43_N13
ED4_pad_gen[5].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[5].fr_data_hi), .DATAINLO(ED4_output_path_gen[5].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5] at IOCONFIG_X89_Y42_N31
ED4_dq_outputhalfratebypass[5] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[10] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[10] at IOCONFIG_X89_Y42_N31
ED4_rfifo_clock_select[10] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[11] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[11] at IOCONFIG_X89_Y42_N31
ED4_rfifo_clock_select[11] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[15] at IOCONFIG_X89_Y42_N31
ED4_rfifo_mode[15] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[16] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[16] at IOCONFIG_X89_Y42_N31
ED4_rfifo_mode[16] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[17] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[17] at IOCONFIG_X89_Y42_N31
ED4_rfifo_mode[17] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[5].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N31
ED4_pad_gen[5].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[6].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].predelayed_data at DDIOOUTCELL_X89_Y43_N47
ED4_pad_gen[6].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[6].fr_data_hi), .DATAINLO(ED4_output_path_gen[6].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6] at IOCONFIG_X89_Y42_N33
ED4_dq_outputhalfratebypass[6] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[12] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[12] at IOCONFIG_X89_Y42_N33
ED4_rfifo_clock_select[12] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[13] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[13] at IOCONFIG_X89_Y42_N33
ED4_rfifo_clock_select[13] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[18] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[18] at IOCONFIG_X89_Y42_N33
ED4_rfifo_mode[18] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[19] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[19] at IOCONFIG_X89_Y42_N33
ED4_rfifo_mode[19] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[20] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[20] at IOCONFIG_X89_Y42_N33
ED4_rfifo_mode[20] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[6].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N33
ED4_pad_gen[6].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_pad_gen[7].predelayed_data is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].predelayed_data at DDIOOUTCELL_X89_Y42_N104
ED4_pad_gen[7].predelayed_data = DDIO_OUT(.DATAINHI(ED4_output_path_gen[7].fr_data_hi), .DATAINLO(ED4_output_path_gen[7].fr_data_lo), , .ENA(VCC), , , );


--ED4_dq_outputhalfratebypass[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7] at IOCONFIG_X89_Y42_N30
ED4_dq_outputhalfratebypass[7] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[14] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[14] at IOCONFIG_X89_Y42_N30
ED4_rfifo_clock_select[14] = EQUATION NOT SUPPORTED;

--ED4_rfifo_clock_select[15] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_clock_select[15] at IOCONFIG_X89_Y42_N30
ED4_rfifo_clock_select[15] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[21] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[21] at IOCONFIG_X89_Y42_N30
ED4_rfifo_mode[21] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[22] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[22] at IOCONFIG_X89_Y42_N30
ED4_rfifo_mode[22] = EQUATION NOT SUPPORTED;

--ED4_rfifo_mode[23] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|rfifo_mode[23] at IOCONFIG_X89_Y42_N30
ED4_rfifo_mode[23] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_inputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_inputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_inputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_inputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_inputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_inputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_inputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_inputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_pad_gen[7].dq_inputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N30
ED4_pad_gen[7].dq_inputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_os_delayed2 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_delayed2 at DELAYCHAIN_X89_Y65_N15
ED1_os_delayed2 = EQUATION NOT SUPPORTED;


--ED1_delayed_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_os_oe at DELAYCHAIN_X89_Y65_N10
ED1_delayed_os_oe = EQUATION NOT SUPPORTED;


--ED2_os_delayed2 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_delayed2 at DELAYCHAIN_X89_Y58_N15
ED2_os_delayed2 = EQUATION NOT SUPPORTED;


--ED2_delayed_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_os_oe at DELAYCHAIN_X89_Y58_N10
ED2_delayed_os_oe = EQUATION NOT SUPPORTED;


--ED3_os_delayed2 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_delayed2 at DELAYCHAIN_X89_Y51_N15
ED3_os_delayed2 = EQUATION NOT SUPPORTED;


--ED3_delayed_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_os_oe at DELAYCHAIN_X89_Y51_N10
ED3_delayed_os_oe = EQUATION NOT SUPPORTED;


--ED4_os_delayed2 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_delayed2 at DELAYCHAIN_X89_Y44_N15
ED4_os_delayed2 = EQUATION NOT SUPPORTED;


--ED4_delayed_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_os_oe at DELAYCHAIN_X89_Y44_N10
ED4_delayed_os_oe = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[0].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y66_N36
ED1_input_path_gen[0].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_dqsbusout is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout at DELAYCHAIN_X89_Y63_N22
ED1_dqsbusout = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[0].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0] at DDIOINCELL_X89_Y66_N34
ED1_input_path_gen[0].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[0]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[0].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] at DDIOINCELL_X89_Y66_N34
ED1_input_path_gen[0].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[0]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[1].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y66_N19
ED1_input_path_gen[1].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[1].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0] at DDIOINCELL_X89_Y66_N17
ED1_input_path_gen[1].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[1]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[1].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] at DDIOINCELL_X89_Y66_N17
ED1_input_path_gen[1].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[1]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[2].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y66_N53
ED1_input_path_gen[2].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[2].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0] at DDIOINCELL_X89_Y66_N51
ED1_input_path_gen[2].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[2]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[2].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] at DDIOINCELL_X89_Y66_N51
ED1_input_path_gen[2].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[2]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[3].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y65_N70
ED1_input_path_gen[3].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[3].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0] at DDIOINCELL_X89_Y65_N68
ED1_input_path_gen[3].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[3]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[3].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] at DDIOINCELL_X89_Y65_N68
ED1_input_path_gen[3].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[3]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[4].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y64_N36
ED1_input_path_gen[4].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[4].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0] at DDIOINCELL_X89_Y64_N34
ED1_input_path_gen[4].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[4]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[4].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] at DDIOINCELL_X89_Y64_N34
ED1_input_path_gen[4].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[4]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[5].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y64_N19
ED1_input_path_gen[5].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[5].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0] at DDIOINCELL_X89_Y64_N17
ED1_input_path_gen[5].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[5]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[5].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] at DDIOINCELL_X89_Y64_N17
ED1_input_path_gen[5].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[5]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[6].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y64_N53
ED1_input_path_gen[6].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[6].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0] at DDIOINCELL_X89_Y64_N51
ED1_input_path_gen[6].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[6]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[6].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] at DDIOINCELL_X89_Y64_N51
ED1_input_path_gen[6].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[6]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED1_input_path_gen[7].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y63_N110
ED1_input_path_gen[7].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED1_input_path_gen[7].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0] at DDIOINCELL_X89_Y63_N108
ED1_input_path_gen[7].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED1_ddr_data[7]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );

--ED1_input_path_gen[7].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] at DDIOINCELL_X89_Y63_N108
ED1_input_path_gen[7].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED1_ddr_data[7]), .CLK(!ED1_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[0].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y59_N36
ED2_input_path_gen[0].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_dqsbusout is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout at DELAYCHAIN_X89_Y56_N22
ED2_dqsbusout = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[0].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0] at DDIOINCELL_X89_Y59_N34
ED2_input_path_gen[0].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[0]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[0].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] at DDIOINCELL_X89_Y59_N34
ED2_input_path_gen[0].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[0]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[1].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y59_N19
ED2_input_path_gen[1].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[1].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0] at DDIOINCELL_X89_Y59_N17
ED2_input_path_gen[1].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[1]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[1].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] at DDIOINCELL_X89_Y59_N17
ED2_input_path_gen[1].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[1]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[2].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y59_N53
ED2_input_path_gen[2].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[2].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0] at DDIOINCELL_X89_Y59_N51
ED2_input_path_gen[2].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[2]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[2].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] at DDIOINCELL_X89_Y59_N51
ED2_input_path_gen[2].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[2]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[3].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y58_N70
ED2_input_path_gen[3].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[3].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0] at DDIOINCELL_X89_Y58_N68
ED2_input_path_gen[3].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[3]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[3].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] at DDIOINCELL_X89_Y58_N68
ED2_input_path_gen[3].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[3]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[4].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y57_N36
ED2_input_path_gen[4].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[4].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0] at DDIOINCELL_X89_Y57_N34
ED2_input_path_gen[4].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[4]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[4].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] at DDIOINCELL_X89_Y57_N34
ED2_input_path_gen[4].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[4]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[5].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y57_N19
ED2_input_path_gen[5].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[5].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0] at DDIOINCELL_X89_Y57_N17
ED2_input_path_gen[5].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[5]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[5].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] at DDIOINCELL_X89_Y57_N17
ED2_input_path_gen[5].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[5]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[6].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y57_N53
ED2_input_path_gen[6].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[6].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0] at DDIOINCELL_X89_Y57_N51
ED2_input_path_gen[6].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[6]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[6].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] at DDIOINCELL_X89_Y57_N51
ED2_input_path_gen[6].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[6]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED2_input_path_gen[7].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y56_N110
ED2_input_path_gen[7].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED2_input_path_gen[7].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0] at DDIOINCELL_X89_Y56_N108
ED2_input_path_gen[7].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED2_ddr_data[7]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );

--ED2_input_path_gen[7].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] at DDIOINCELL_X89_Y56_N108
ED2_input_path_gen[7].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED2_ddr_data[7]), .CLK(!ED2_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[0].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y52_N36
ED3_input_path_gen[0].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_dqsbusout is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout at DELAYCHAIN_X89_Y49_N22
ED3_dqsbusout = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[0].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0] at DDIOINCELL_X89_Y52_N34
ED3_input_path_gen[0].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[0]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[0].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] at DDIOINCELL_X89_Y52_N34
ED3_input_path_gen[0].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[0]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[1].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y52_N19
ED3_input_path_gen[1].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[1].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0] at DDIOINCELL_X89_Y52_N17
ED3_input_path_gen[1].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[1]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[1].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] at DDIOINCELL_X89_Y52_N17
ED3_input_path_gen[1].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[1]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[2].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y52_N53
ED3_input_path_gen[2].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[2].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0] at DDIOINCELL_X89_Y52_N51
ED3_input_path_gen[2].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[2]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[2].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] at DDIOINCELL_X89_Y52_N51
ED3_input_path_gen[2].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[2]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[3].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y51_N70
ED3_input_path_gen[3].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[3].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0] at DDIOINCELL_X89_Y51_N68
ED3_input_path_gen[3].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[3]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[3].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] at DDIOINCELL_X89_Y51_N68
ED3_input_path_gen[3].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[3]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[4].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y50_N36
ED3_input_path_gen[4].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[4].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0] at DDIOINCELL_X89_Y50_N34
ED3_input_path_gen[4].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[4]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[4].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] at DDIOINCELL_X89_Y50_N34
ED3_input_path_gen[4].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[4]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[5].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y50_N19
ED3_input_path_gen[5].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[5].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0] at DDIOINCELL_X89_Y50_N17
ED3_input_path_gen[5].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[5]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[5].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] at DDIOINCELL_X89_Y50_N17
ED3_input_path_gen[5].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[5]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[6].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y50_N53
ED3_input_path_gen[6].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[6].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0] at DDIOINCELL_X89_Y50_N51
ED3_input_path_gen[6].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[6]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[6].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] at DDIOINCELL_X89_Y50_N51
ED3_input_path_gen[6].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[6]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED3_input_path_gen[7].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y49_N110
ED3_input_path_gen[7].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED3_input_path_gen[7].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0] at DDIOINCELL_X89_Y49_N108
ED3_input_path_gen[7].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED3_ddr_data[7]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );

--ED3_input_path_gen[7].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] at DDIOINCELL_X89_Y49_N108
ED3_input_path_gen[7].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED3_ddr_data[7]), .CLK(!ED3_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[0].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y45_N36
ED4_input_path_gen[0].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_dqsbusout is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout at DELAYCHAIN_X89_Y42_N22
ED4_dqsbusout = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[0].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[0] at DDIOINCELL_X89_Y45_N34
ED4_input_path_gen[0].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[0]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[0].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] at DDIOINCELL_X89_Y45_N34
ED4_input_path_gen[0].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[0]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[1].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y45_N19
ED4_input_path_gen[1].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[1].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[0] at DDIOINCELL_X89_Y45_N17
ED4_input_path_gen[1].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[1]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[1].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] at DDIOINCELL_X89_Y45_N17
ED4_input_path_gen[1].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[1]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[2].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y45_N53
ED4_input_path_gen[2].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[2].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[0] at DDIOINCELL_X89_Y45_N51
ED4_input_path_gen[2].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[2]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[2].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] at DDIOINCELL_X89_Y45_N51
ED4_input_path_gen[2].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[2]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[3].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y44_N70
ED4_input_path_gen[3].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[3].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[0] at DDIOINCELL_X89_Y44_N68
ED4_input_path_gen[3].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[3]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[3].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] at DDIOINCELL_X89_Y44_N68
ED4_input_path_gen[3].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[3]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[4].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y43_N36
ED4_input_path_gen[4].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[4].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[0] at DDIOINCELL_X89_Y43_N34
ED4_input_path_gen[4].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[4]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[4].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] at DDIOINCELL_X89_Y43_N34
ED4_input_path_gen[4].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[4]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[5].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y43_N19
ED4_input_path_gen[5].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[5].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[0] at DDIOINCELL_X89_Y43_N17
ED4_input_path_gen[5].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[5]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[5].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] at DDIOINCELL_X89_Y43_N17
ED4_input_path_gen[5].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[5]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[6].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y43_N53
ED4_input_path_gen[6].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[6].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[0] at DDIOINCELL_X89_Y43_N51
ED4_input_path_gen[6].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[6]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[6].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] at DDIOINCELL_X89_Y43_N51
ED4_input_path_gen[6].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[6]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED4_input_path_gen[7].rfifo_rd_clk is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk at READFIFOREADCLOCKSELECT_X89_Y42_N110
ED4_input_path_gen[7].rfifo_rd_clk = EQUATION NOT SUPPORTED;


--ED4_input_path_gen[7].aligned_input[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[0] at DDIOINCELL_X89_Y42_N108
ED4_input_path_gen[7].aligned_input[0] = DDIO_INREGOUTLO(.DATAIN(ED4_ddr_data[7]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );

--ED4_input_path_gen[7].aligned_input[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] at DDIOINCELL_X89_Y42_N108
ED4_input_path_gen[7].aligned_input[1] = DDIO_INREGOUTHI(.DATAIN(ED4_ddr_data[7]), .CLK(!ED4_dqsbusout), , .ENA(VCC), , );


--ED1_lfifo_rdata_en_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_fr at DDIOOUT_X89_Y63_N23
ED1_lfifo_rdata_en_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incrdataen[0]), .DATAINLO(ZC1_phy_ddio_dqslogic_incrdataen[1]), , .ENA(VCC), , , .HRBYPASS(ED1_dqshalfratebypass[0]));


--ED1_lfifo_rdata_en_full_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_full_fr at DDIOOUT_X89_Y63_N24
ED1_lfifo_rdata_en_full_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[0]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[1]), , .ENA(VCC), , , .HRBYPASS(ED1_dqshalfratebypass[0]));


--ED1_dqs_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock at CLKPHASESELECT_X89_Y63_N4
ED1_dqs_shifted_clock = EQUATION NOT SUPPORTED;


--ED2_lfifo_rdata_en_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_fr at DDIOOUT_X89_Y56_N23
ED2_lfifo_rdata_en_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incrdataen[2]), .DATAINLO(ZC1_phy_ddio_dqslogic_incrdataen[3]), , .ENA(VCC), , , .HRBYPASS(ED2_dqshalfratebypass[0]));


--ED2_lfifo_rdata_en_full_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_full_fr at DDIOOUT_X89_Y56_N24
ED2_lfifo_rdata_en_full_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[2]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[3]), , .ENA(VCC), , , .HRBYPASS(ED2_dqshalfratebypass[0]));


--ED2_dqs_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock at CLKPHASESELECT_X89_Y56_N4
ED2_dqs_shifted_clock = EQUATION NOT SUPPORTED;


--ED3_lfifo_rdata_en_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_fr at DDIOOUT_X89_Y49_N23
ED3_lfifo_rdata_en_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incrdataen[4]), .DATAINLO(ZC1_phy_ddio_dqslogic_incrdataen[5]), , .ENA(VCC), , , .HRBYPASS(ED3_dqshalfratebypass[0]));


--ED3_lfifo_rdata_en_full_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_full_fr at DDIOOUT_X89_Y49_N24
ED3_lfifo_rdata_en_full_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[4]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[5]), , .ENA(VCC), , , .HRBYPASS(ED3_dqshalfratebypass[0]));


--ED3_dqs_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock at CLKPHASESELECT_X89_Y49_N4
ED3_dqs_shifted_clock = EQUATION NOT SUPPORTED;


--ED4_lfifo_rdata_en_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_fr at DDIOOUT_X89_Y42_N23
ED4_lfifo_rdata_en_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incrdataen[6]), .DATAINLO(ZC1_phy_ddio_dqslogic_incrdataen[7]), , .ENA(VCC), , , .HRBYPASS(ED4_dqshalfratebypass[0]));


--ED4_lfifo_rdata_en_full_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rdata_en_full_fr at DDIOOUT_X89_Y42_N24
ED4_lfifo_rdata_en_full_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[6]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[7]), , .ENA(VCC), , , .HRBYPASS(ED4_dqshalfratebypass[0]));


--ED4_dqs_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock at CLKPHASESELECT_X89_Y42_N4
ED4_dqs_shifted_clock = EQUATION NOT SUPPORTED;


--ED1_output_path_gen[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_lo at DDIOOUT_X89_Y66_N28
ED1_output_path_gen[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[1]), .DATAINLO(ZC1_phy_ddio_dqdout[3]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[0]));


--ED1_output_path_gen[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_hi at DDIOOUT_X89_Y66_N29
ED1_output_path_gen[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[0]), .DATAINLO(ZC1_phy_ddio_dqdout[2]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[0]));


--ED1_dq_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock at CLKPHASESELECT_X89_Y63_N8
ED1_dq_shifted_clock = EQUATION NOT SUPPORTED;


--ED1_output_path_gen[0].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_oe at DDIOOUT_X89_Y66_N24
ED1_output_path_gen[0].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[0]), .DATAINLO(!ZC1_phy_ddio_dqoe[1]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[0]));


--ED1_fr_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct at DDIOOUT_X89_Y63_N10
ED1_fr_os_oct = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_oct[0]), .DATAINLO(ZC1_phy_ddio_dqslogic_oct[1]), , .ENA(VCC), , , .HRBYPASS(ED1_dqshalfratebypass[0]));


--ED1_output_path_gen[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_lo at DDIOOUT_X89_Y66_N11
ED1_output_path_gen[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[5]), .DATAINLO(ZC1_phy_ddio_dqdout[7]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[1]));


--ED1_output_path_gen[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_hi at DDIOOUT_X89_Y66_N12
ED1_output_path_gen[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[4]), .DATAINLO(ZC1_phy_ddio_dqdout[6]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[1]));


--ED1_output_path_gen[1].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_oe at DDIOOUT_X89_Y66_N7
ED1_output_path_gen[1].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[2]), .DATAINLO(!ZC1_phy_ddio_dqoe[3]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[1]));


--ED1_output_path_gen[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_lo at DDIOOUT_X89_Y66_N45
ED1_output_path_gen[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[9]), .DATAINLO(ZC1_phy_ddio_dqdout[11]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[2]));


--ED1_output_path_gen[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_hi at DDIOOUT_X89_Y66_N46
ED1_output_path_gen[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[8]), .DATAINLO(ZC1_phy_ddio_dqdout[10]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[2]));


--ED1_output_path_gen[2].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_oe at DDIOOUT_X89_Y66_N41
ED1_output_path_gen[2].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[4]), .DATAINLO(!ZC1_phy_ddio_dqoe[5]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[2]));


--ED1_output_path_gen[3].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_lo at DDIOOUT_X89_Y65_N62
ED1_output_path_gen[3].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[13]), .DATAINLO(ZC1_phy_ddio_dqdout[15]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[3]));


--ED1_output_path_gen[3].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_hi at DDIOOUT_X89_Y65_N63
ED1_output_path_gen[3].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[12]), .DATAINLO(ZC1_phy_ddio_dqdout[14]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[3]));


--ED1_output_path_gen[3].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_oe at DDIOOUT_X89_Y65_N58
ED1_output_path_gen[3].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[6]), .DATAINLO(!ZC1_phy_ddio_dqoe[7]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[3]));


--ED1_output_path_gen[4].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_lo at DDIOOUT_X89_Y64_N28
ED1_output_path_gen[4].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[17]), .DATAINLO(ZC1_phy_ddio_dqdout[19]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[4]));


--ED1_output_path_gen[4].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_hi at DDIOOUT_X89_Y64_N29
ED1_output_path_gen[4].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[16]), .DATAINLO(ZC1_phy_ddio_dqdout[18]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[4]));


--ED1_output_path_gen[4].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_oe at DDIOOUT_X89_Y64_N24
ED1_output_path_gen[4].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[8]), .DATAINLO(!ZC1_phy_ddio_dqoe[9]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[4]));


--ED1_output_path_gen[5].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_lo at DDIOOUT_X89_Y64_N11
ED1_output_path_gen[5].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[21]), .DATAINLO(ZC1_phy_ddio_dqdout[23]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[5]));


--ED1_output_path_gen[5].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_hi at DDIOOUT_X89_Y64_N12
ED1_output_path_gen[5].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[20]), .DATAINLO(ZC1_phy_ddio_dqdout[22]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[5]));


--ED1_output_path_gen[5].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_oe at DDIOOUT_X89_Y64_N7
ED1_output_path_gen[5].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[10]), .DATAINLO(!ZC1_phy_ddio_dqoe[11]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[5]));


--ED1_output_path_gen[6].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_lo at DDIOOUT_X89_Y64_N45
ED1_output_path_gen[6].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[25]), .DATAINLO(ZC1_phy_ddio_dqdout[27]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[6]));


--ED1_output_path_gen[6].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_hi at DDIOOUT_X89_Y64_N46
ED1_output_path_gen[6].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[24]), .DATAINLO(ZC1_phy_ddio_dqdout[26]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[6]));


--ED1_output_path_gen[6].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_oe at DDIOOUT_X89_Y64_N41
ED1_output_path_gen[6].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[12]), .DATAINLO(!ZC1_phy_ddio_dqoe[13]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[6]));


--ED1_output_path_gen[7].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_lo at DDIOOUT_X89_Y63_N102
ED1_output_path_gen[7].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[29]), .DATAINLO(ZC1_phy_ddio_dqdout[31]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[7]));


--ED1_output_path_gen[7].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_hi at DDIOOUT_X89_Y63_N103
ED1_output_path_gen[7].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[28]), .DATAINLO(ZC1_phy_ddio_dqdout[30]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[7]));


--ED1_output_path_gen[7].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_oe at DDIOOUT_X89_Y63_N98
ED1_output_path_gen[7].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[14]), .DATAINLO(!ZC1_phy_ddio_dqoe[15]), , .ENA(VCC), , , .HRBYPASS(ED1_dq_outputhalfratebypass[7]));


--ED2_output_path_gen[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_lo at DDIOOUT_X89_Y59_N28
ED2_output_path_gen[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[37]), .DATAINLO(ZC1_phy_ddio_dqdout[39]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[0]));


--ED2_output_path_gen[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_hi at DDIOOUT_X89_Y59_N29
ED2_output_path_gen[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[36]), .DATAINLO(ZC1_phy_ddio_dqdout[38]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[0]));


--ED2_dq_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock at CLKPHASESELECT_X89_Y56_N8
ED2_dq_shifted_clock = EQUATION NOT SUPPORTED;


--ED2_output_path_gen[0].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_oe at DDIOOUT_X89_Y59_N24
ED2_output_path_gen[0].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[18]), .DATAINLO(!ZC1_phy_ddio_dqoe[19]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[0]));


--ED2_fr_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct at DDIOOUT_X89_Y56_N10
ED2_fr_os_oct = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_oct[2]), .DATAINLO(ZC1_phy_ddio_dqslogic_oct[3]), , .ENA(VCC), , , .HRBYPASS(ED2_dqshalfratebypass[0]));


--ED2_output_path_gen[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_lo at DDIOOUT_X89_Y59_N11
ED2_output_path_gen[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[41]), .DATAINLO(ZC1_phy_ddio_dqdout[43]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[1]));


--ED2_output_path_gen[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_hi at DDIOOUT_X89_Y59_N12
ED2_output_path_gen[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[40]), .DATAINLO(ZC1_phy_ddio_dqdout[42]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[1]));


--ED2_output_path_gen[1].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_oe at DDIOOUT_X89_Y59_N7
ED2_output_path_gen[1].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[20]), .DATAINLO(!ZC1_phy_ddio_dqoe[21]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[1]));


--ED2_output_path_gen[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_lo at DDIOOUT_X89_Y59_N45
ED2_output_path_gen[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[45]), .DATAINLO(ZC1_phy_ddio_dqdout[47]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[2]));


--ED2_output_path_gen[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_hi at DDIOOUT_X89_Y59_N46
ED2_output_path_gen[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[44]), .DATAINLO(ZC1_phy_ddio_dqdout[46]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[2]));


--ED2_output_path_gen[2].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_oe at DDIOOUT_X89_Y59_N41
ED2_output_path_gen[2].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[22]), .DATAINLO(!ZC1_phy_ddio_dqoe[23]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[2]));


--ED2_output_path_gen[3].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_lo at DDIOOUT_X89_Y58_N62
ED2_output_path_gen[3].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[49]), .DATAINLO(ZC1_phy_ddio_dqdout[51]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[3]));


--ED2_output_path_gen[3].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_hi at DDIOOUT_X89_Y58_N63
ED2_output_path_gen[3].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[48]), .DATAINLO(ZC1_phy_ddio_dqdout[50]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[3]));


--ED2_output_path_gen[3].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_oe at DDIOOUT_X89_Y58_N58
ED2_output_path_gen[3].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[24]), .DATAINLO(!ZC1_phy_ddio_dqoe[25]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[3]));


--ED2_output_path_gen[4].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_lo at DDIOOUT_X89_Y57_N28
ED2_output_path_gen[4].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[53]), .DATAINLO(ZC1_phy_ddio_dqdout[55]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[4]));


--ED2_output_path_gen[4].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_hi at DDIOOUT_X89_Y57_N29
ED2_output_path_gen[4].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[52]), .DATAINLO(ZC1_phy_ddio_dqdout[54]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[4]));


--ED2_output_path_gen[4].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_oe at DDIOOUT_X89_Y57_N24
ED2_output_path_gen[4].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[26]), .DATAINLO(!ZC1_phy_ddio_dqoe[27]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[4]));


--ED2_output_path_gen[5].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_lo at DDIOOUT_X89_Y57_N11
ED2_output_path_gen[5].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[57]), .DATAINLO(ZC1_phy_ddio_dqdout[59]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[5]));


--ED2_output_path_gen[5].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_hi at DDIOOUT_X89_Y57_N12
ED2_output_path_gen[5].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[56]), .DATAINLO(ZC1_phy_ddio_dqdout[58]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[5]));


--ED2_output_path_gen[5].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_oe at DDIOOUT_X89_Y57_N7
ED2_output_path_gen[5].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[28]), .DATAINLO(!ZC1_phy_ddio_dqoe[29]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[5]));


--ED2_output_path_gen[6].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_lo at DDIOOUT_X89_Y57_N45
ED2_output_path_gen[6].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[61]), .DATAINLO(ZC1_phy_ddio_dqdout[63]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[6]));


--ED2_output_path_gen[6].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_hi at DDIOOUT_X89_Y57_N46
ED2_output_path_gen[6].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[60]), .DATAINLO(ZC1_phy_ddio_dqdout[62]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[6]));


--ED2_output_path_gen[6].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_oe at DDIOOUT_X89_Y57_N41
ED2_output_path_gen[6].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[30]), .DATAINLO(!ZC1_phy_ddio_dqoe[31]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[6]));


--ED2_output_path_gen[7].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_lo at DDIOOUT_X89_Y56_N102
ED2_output_path_gen[7].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[65]), .DATAINLO(ZC1_phy_ddio_dqdout[67]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[7]));


--ED2_output_path_gen[7].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_hi at DDIOOUT_X89_Y56_N103
ED2_output_path_gen[7].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[64]), .DATAINLO(ZC1_phy_ddio_dqdout[66]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[7]));


--ED2_output_path_gen[7].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_oe at DDIOOUT_X89_Y56_N98
ED2_output_path_gen[7].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[32]), .DATAINLO(!ZC1_phy_ddio_dqoe[33]), , .ENA(VCC), , , .HRBYPASS(ED2_dq_outputhalfratebypass[7]));


--ED3_output_path_gen[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_lo at DDIOOUT_X89_Y52_N28
ED3_output_path_gen[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[73]), .DATAINLO(ZC1_phy_ddio_dqdout[75]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[0]));


--ED3_output_path_gen[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_hi at DDIOOUT_X89_Y52_N29
ED3_output_path_gen[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[72]), .DATAINLO(ZC1_phy_ddio_dqdout[74]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[0]));


--ED3_dq_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock at CLKPHASESELECT_X89_Y49_N8
ED3_dq_shifted_clock = EQUATION NOT SUPPORTED;


--ED3_output_path_gen[0].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_oe at DDIOOUT_X89_Y52_N24
ED3_output_path_gen[0].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[36]), .DATAINLO(!ZC1_phy_ddio_dqoe[37]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[0]));


--ED3_fr_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct at DDIOOUT_X89_Y49_N10
ED3_fr_os_oct = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_oct[4]), .DATAINLO(ZC1_phy_ddio_dqslogic_oct[5]), , .ENA(VCC), , , .HRBYPASS(ED3_dqshalfratebypass[0]));


--ED3_output_path_gen[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_lo at DDIOOUT_X89_Y52_N11
ED3_output_path_gen[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[77]), .DATAINLO(ZC1_phy_ddio_dqdout[79]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[1]));


--ED3_output_path_gen[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_hi at DDIOOUT_X89_Y52_N12
ED3_output_path_gen[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[76]), .DATAINLO(ZC1_phy_ddio_dqdout[78]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[1]));


--ED3_output_path_gen[1].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_oe at DDIOOUT_X89_Y52_N7
ED3_output_path_gen[1].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[38]), .DATAINLO(!ZC1_phy_ddio_dqoe[39]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[1]));


--ED3_output_path_gen[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_lo at DDIOOUT_X89_Y52_N45
ED3_output_path_gen[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[81]), .DATAINLO(ZC1_phy_ddio_dqdout[83]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[2]));


--ED3_output_path_gen[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_hi at DDIOOUT_X89_Y52_N46
ED3_output_path_gen[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[80]), .DATAINLO(ZC1_phy_ddio_dqdout[82]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[2]));


--ED3_output_path_gen[2].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_oe at DDIOOUT_X89_Y52_N41
ED3_output_path_gen[2].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[40]), .DATAINLO(!ZC1_phy_ddio_dqoe[41]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[2]));


--ED3_output_path_gen[3].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_lo at DDIOOUT_X89_Y51_N62
ED3_output_path_gen[3].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[85]), .DATAINLO(ZC1_phy_ddio_dqdout[87]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[3]));


--ED3_output_path_gen[3].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_hi at DDIOOUT_X89_Y51_N63
ED3_output_path_gen[3].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[84]), .DATAINLO(ZC1_phy_ddio_dqdout[86]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[3]));


--ED3_output_path_gen[3].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_oe at DDIOOUT_X89_Y51_N58
ED3_output_path_gen[3].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[42]), .DATAINLO(!ZC1_phy_ddio_dqoe[43]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[3]));


--ED3_output_path_gen[4].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_lo at DDIOOUT_X89_Y50_N28
ED3_output_path_gen[4].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[89]), .DATAINLO(ZC1_phy_ddio_dqdout[91]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[4]));


--ED3_output_path_gen[4].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_hi at DDIOOUT_X89_Y50_N29
ED3_output_path_gen[4].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[88]), .DATAINLO(ZC1_phy_ddio_dqdout[90]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[4]));


--ED3_output_path_gen[4].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_oe at DDIOOUT_X89_Y50_N24
ED3_output_path_gen[4].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[44]), .DATAINLO(!ZC1_phy_ddio_dqoe[45]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[4]));


--ED3_output_path_gen[5].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_lo at DDIOOUT_X89_Y50_N11
ED3_output_path_gen[5].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[93]), .DATAINLO(ZC1_phy_ddio_dqdout[95]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[5]));


--ED3_output_path_gen[5].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_hi at DDIOOUT_X89_Y50_N12
ED3_output_path_gen[5].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[92]), .DATAINLO(ZC1_phy_ddio_dqdout[94]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[5]));


--ED3_output_path_gen[5].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_oe at DDIOOUT_X89_Y50_N7
ED3_output_path_gen[5].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[46]), .DATAINLO(!ZC1_phy_ddio_dqoe[47]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[5]));


--ED3_output_path_gen[6].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_lo at DDIOOUT_X89_Y50_N45
ED3_output_path_gen[6].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[97]), .DATAINLO(ZC1_phy_ddio_dqdout[99]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[6]));


--ED3_output_path_gen[6].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_hi at DDIOOUT_X89_Y50_N46
ED3_output_path_gen[6].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[96]), .DATAINLO(ZC1_phy_ddio_dqdout[98]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[6]));


--ED3_output_path_gen[6].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_oe at DDIOOUT_X89_Y50_N41
ED3_output_path_gen[6].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[48]), .DATAINLO(!ZC1_phy_ddio_dqoe[49]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[6]));


--ED3_output_path_gen[7].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_lo at DDIOOUT_X89_Y49_N102
ED3_output_path_gen[7].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[101]), .DATAINLO(ZC1_phy_ddio_dqdout[103]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[7]));


--ED3_output_path_gen[7].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_hi at DDIOOUT_X89_Y49_N103
ED3_output_path_gen[7].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[100]), .DATAINLO(ZC1_phy_ddio_dqdout[102]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[7]));


--ED3_output_path_gen[7].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_oe at DDIOOUT_X89_Y49_N98
ED3_output_path_gen[7].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[50]), .DATAINLO(!ZC1_phy_ddio_dqoe[51]), , .ENA(VCC), , , .HRBYPASS(ED3_dq_outputhalfratebypass[7]));


--ED4_output_path_gen[0].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_lo at DDIOOUT_X89_Y45_N28
ED4_output_path_gen[0].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[109]), .DATAINLO(ZC1_phy_ddio_dqdout[111]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[0]));


--ED4_output_path_gen[0].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_data_hi at DDIOOUT_X89_Y45_N29
ED4_output_path_gen[0].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[108]), .DATAINLO(ZC1_phy_ddio_dqdout[110]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[0]));


--ED4_dq_shifted_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock at CLKPHASESELECT_X89_Y42_N8
ED4_dq_shifted_clock = EQUATION NOT SUPPORTED;


--ED4_output_path_gen[0].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].fr_oe at DDIOOUT_X89_Y45_N24
ED4_output_path_gen[0].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[54]), .DATAINLO(!ZC1_phy_ddio_dqoe[55]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[0]));


--ED4_fr_os_oct is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct at DDIOOUT_X89_Y42_N10
ED4_fr_os_oct = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_oct[6]), .DATAINLO(ZC1_phy_ddio_dqslogic_oct[7]), , .ENA(VCC), , , .HRBYPASS(ED4_dqshalfratebypass[0]));


--ED4_output_path_gen[1].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_lo at DDIOOUT_X89_Y45_N11
ED4_output_path_gen[1].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[113]), .DATAINLO(ZC1_phy_ddio_dqdout[115]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[1]));


--ED4_output_path_gen[1].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_data_hi at DDIOOUT_X89_Y45_N12
ED4_output_path_gen[1].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[112]), .DATAINLO(ZC1_phy_ddio_dqdout[114]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[1]));


--ED4_output_path_gen[1].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].fr_oe at DDIOOUT_X89_Y45_N7
ED4_output_path_gen[1].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[56]), .DATAINLO(!ZC1_phy_ddio_dqoe[57]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[1]));


--ED4_output_path_gen[2].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_lo at DDIOOUT_X89_Y45_N45
ED4_output_path_gen[2].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[117]), .DATAINLO(ZC1_phy_ddio_dqdout[119]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[2]));


--ED4_output_path_gen[2].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_data_hi at DDIOOUT_X89_Y45_N46
ED4_output_path_gen[2].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[116]), .DATAINLO(ZC1_phy_ddio_dqdout[118]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[2]));


--ED4_output_path_gen[2].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].fr_oe at DDIOOUT_X89_Y45_N41
ED4_output_path_gen[2].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[58]), .DATAINLO(!ZC1_phy_ddio_dqoe[59]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[2]));


--ED4_output_path_gen[3].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_lo at DDIOOUT_X89_Y44_N62
ED4_output_path_gen[3].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[121]), .DATAINLO(ZC1_phy_ddio_dqdout[123]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[3]));


--ED4_output_path_gen[3].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_data_hi at DDIOOUT_X89_Y44_N63
ED4_output_path_gen[3].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[120]), .DATAINLO(ZC1_phy_ddio_dqdout[122]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[3]));


--ED4_output_path_gen[3].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].fr_oe at DDIOOUT_X89_Y44_N58
ED4_output_path_gen[3].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[60]), .DATAINLO(!ZC1_phy_ddio_dqoe[61]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[3]));


--ED4_output_path_gen[4].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_lo at DDIOOUT_X89_Y43_N28
ED4_output_path_gen[4].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[125]), .DATAINLO(ZC1_phy_ddio_dqdout[127]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[4]));


--ED4_output_path_gen[4].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_data_hi at DDIOOUT_X89_Y43_N29
ED4_output_path_gen[4].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[124]), .DATAINLO(ZC1_phy_ddio_dqdout[126]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[4]));


--ED4_output_path_gen[4].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].fr_oe at DDIOOUT_X89_Y43_N24
ED4_output_path_gen[4].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[62]), .DATAINLO(!ZC1_phy_ddio_dqoe[63]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[4]));


--ED4_output_path_gen[5].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_lo at DDIOOUT_X89_Y43_N11
ED4_output_path_gen[5].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[129]), .DATAINLO(ZC1_phy_ddio_dqdout[131]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[5]));


--ED4_output_path_gen[5].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_data_hi at DDIOOUT_X89_Y43_N12
ED4_output_path_gen[5].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[128]), .DATAINLO(ZC1_phy_ddio_dqdout[130]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[5]));


--ED4_output_path_gen[5].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].fr_oe at DDIOOUT_X89_Y43_N7
ED4_output_path_gen[5].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[64]), .DATAINLO(!ZC1_phy_ddio_dqoe[65]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[5]));


--ED4_output_path_gen[6].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_lo at DDIOOUT_X89_Y43_N45
ED4_output_path_gen[6].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[133]), .DATAINLO(ZC1_phy_ddio_dqdout[135]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[6]));


--ED4_output_path_gen[6].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_data_hi at DDIOOUT_X89_Y43_N46
ED4_output_path_gen[6].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[132]), .DATAINLO(ZC1_phy_ddio_dqdout[134]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[6]));


--ED4_output_path_gen[6].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].fr_oe at DDIOOUT_X89_Y43_N41
ED4_output_path_gen[6].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[66]), .DATAINLO(!ZC1_phy_ddio_dqoe[67]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[6]));


--ED4_output_path_gen[7].fr_data_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_lo at DDIOOUT_X89_Y42_N102
ED4_output_path_gen[7].fr_data_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[137]), .DATAINLO(ZC1_phy_ddio_dqdout[139]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[7]));


--ED4_output_path_gen[7].fr_data_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_data_hi at DDIOOUT_X89_Y42_N103
ED4_output_path_gen[7].fr_data_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqdout[136]), .DATAINLO(ZC1_phy_ddio_dqdout[138]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[7]));


--ED4_output_path_gen[7].fr_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].fr_oe at DDIOOUT_X89_Y42_N98
ED4_output_path_gen[7].fr_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqoe[68]), .DATAINLO(!ZC1_phy_ddio_dqoe[69]), , .ENA(VCC), , , .HRBYPASS(ED4_dq_outputhalfratebypass[7]));


--ED1_predelayed_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os at DDIOOUTCELL_X89_Y65_N13
ED1_predelayed_os = DDIO_OUT(.DATAINHI(ED1_fr_os_hi), .DATAINLO(ED1_fr_os_lo), , .ENA(VCC), , , );


--ED1_dqs_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED1_dqs_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y63_N35
ED1_dqs_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED2_predelayed_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os at DDIOOUTCELL_X89_Y58_N13
ED2_predelayed_os = DDIO_OUT(.DATAINHI(ED2_fr_os_hi), .DATAINLO(ED2_fr_os_lo), , .ENA(VCC), , , );


--ED2_dqs_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED2_dqs_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y56_N35
ED2_dqs_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED3_predelayed_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os at DDIOOUTCELL_X89_Y51_N13
ED3_predelayed_os = DDIO_OUT(.DATAINHI(ED3_fr_os_hi), .DATAINLO(ED3_fr_os_lo), , .ENA(VCC), , , );


--ED3_dqs_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED3_dqs_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y49_N35
ED3_dqs_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED4_predelayed_os is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|predelayed_os at DDIOOUTCELL_X89_Y44_N13
ED4_predelayed_os = DDIO_OUT(.DATAINHI(ED4_fr_os_hi), .DATAINLO(ED4_fr_os_lo), , .ENA(VCC), , , );


--ED4_dqs_outputdelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[0] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputdelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputdelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[1] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputdelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputdelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[2] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputdelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputdelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[3] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputdelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputdelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputdelaysetting_dlc[4] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputdelaysetting_dlc[4] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputenabledelaysetting_dlc[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[0] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputenabledelaysetting_dlc[0] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputenabledelaysetting_dlc[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[1] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputenabledelaysetting_dlc[1] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputenabledelaysetting_dlc[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[2] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputenabledelaysetting_dlc[2] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputenabledelaysetting_dlc[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[3] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputenabledelaysetting_dlc[3] = EQUATION NOT SUPPORTED;

--ED4_dqs_outputenabledelaysetting_dlc[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc[4] at IOCONFIG_X89_Y42_N35
ED4_dqs_outputenabledelaysetting_dlc[4] = EQUATION NOT SUPPORTED;


--ED1_hr_seq_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock at CLKPHASESELECT_X89_Y63_N9
ED1_hr_seq_clock = EQUATION NOT SUPPORTED;


--ED1_dqs_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted at DQSDELAYCHAIN_X89_Y63_N21
ED1_dqs_shifted = EQUATION NOT SUPPORTED;


--ED1_ddr_data[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[0] at DELAYCHAIN_X89_Y66_N33
ED1_ddr_data[0] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[1] at DELAYCHAIN_X89_Y66_N16
ED1_ddr_data[1] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[2] at DELAYCHAIN_X89_Y66_N50
ED1_ddr_data[2] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[3] at DELAYCHAIN_X89_Y65_N67
ED1_ddr_data[3] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[4] at DELAYCHAIN_X89_Y64_N33
ED1_ddr_data[4] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[5] at DELAYCHAIN_X89_Y64_N16
ED1_ddr_data[5] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[6] at DELAYCHAIN_X89_Y64_N50
ED1_ddr_data[6] = EQUATION NOT SUPPORTED;


--ED1_ddr_data[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[7] at DELAYCHAIN_X89_Y63_N107
ED1_ddr_data[7] = EQUATION NOT SUPPORTED;


--ED2_hr_seq_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock at CLKPHASESELECT_X89_Y56_N9
ED2_hr_seq_clock = EQUATION NOT SUPPORTED;


--ED2_dqs_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted at DQSDELAYCHAIN_X89_Y56_N21
ED2_dqs_shifted = EQUATION NOT SUPPORTED;


--ED2_ddr_data[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[0] at DELAYCHAIN_X89_Y59_N33
ED2_ddr_data[0] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[1] at DELAYCHAIN_X89_Y59_N16
ED2_ddr_data[1] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[2] at DELAYCHAIN_X89_Y59_N50
ED2_ddr_data[2] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[3] at DELAYCHAIN_X89_Y58_N67
ED2_ddr_data[3] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[4] at DELAYCHAIN_X89_Y57_N33
ED2_ddr_data[4] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[5] at DELAYCHAIN_X89_Y57_N16
ED2_ddr_data[5] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[6] at DELAYCHAIN_X89_Y57_N50
ED2_ddr_data[6] = EQUATION NOT SUPPORTED;


--ED2_ddr_data[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[7] at DELAYCHAIN_X89_Y56_N107
ED2_ddr_data[7] = EQUATION NOT SUPPORTED;


--ED3_hr_seq_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock at CLKPHASESELECT_X89_Y49_N9
ED3_hr_seq_clock = EQUATION NOT SUPPORTED;


--ED3_dqs_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted at DQSDELAYCHAIN_X89_Y49_N21
ED3_dqs_shifted = EQUATION NOT SUPPORTED;


--ED3_ddr_data[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[0] at DELAYCHAIN_X89_Y52_N33
ED3_ddr_data[0] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[1] at DELAYCHAIN_X89_Y52_N16
ED3_ddr_data[1] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[2] at DELAYCHAIN_X89_Y52_N50
ED3_ddr_data[2] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[3] at DELAYCHAIN_X89_Y51_N67
ED3_ddr_data[3] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[4] at DELAYCHAIN_X89_Y50_N33
ED3_ddr_data[4] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[5] at DELAYCHAIN_X89_Y50_N16
ED3_ddr_data[5] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[6] at DELAYCHAIN_X89_Y50_N50
ED3_ddr_data[6] = EQUATION NOT SUPPORTED;


--ED3_ddr_data[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[7] at DELAYCHAIN_X89_Y49_N107
ED3_ddr_data[7] = EQUATION NOT SUPPORTED;


--ED4_hr_seq_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock at CLKPHASESELECT_X89_Y42_N9
ED4_hr_seq_clock = EQUATION NOT SUPPORTED;


--ED4_dqs_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted at DQSDELAYCHAIN_X89_Y42_N21
ED4_dqs_shifted = EQUATION NOT SUPPORTED;


--ED4_ddr_data[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[0] at DELAYCHAIN_X89_Y45_N33
ED4_ddr_data[0] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[1] at DELAYCHAIN_X89_Y45_N16
ED4_ddr_data[1] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[2] at DELAYCHAIN_X89_Y45_N50
ED4_ddr_data[2] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[3] at DELAYCHAIN_X89_Y44_N67
ED4_ddr_data[3] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[4] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[4] at DELAYCHAIN_X89_Y43_N33
ED4_ddr_data[4] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[5] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[5] at DELAYCHAIN_X89_Y43_N16
ED4_ddr_data[5] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[6] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[6] at DELAYCHAIN_X89_Y43_N50
ED4_ddr_data[6] = EQUATION NOT SUPPORTED;


--ED4_ddr_data[7] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[7] at DELAYCHAIN_X89_Y42_N107
ED4_ddr_data[7] = EQUATION NOT SUPPORTED;


--ED3_leveled_dqs_clocks[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] at LEVELINGDELAYCHAIN_X89_Y42_N112
ED3_leveled_dqs_clocks[0] = EQUATION NOT SUPPORTED;

--ED3_leveled_dqs_clocks[1] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[1] at LEVELINGDELAYCHAIN_X89_Y42_N112
ED3_leveled_dqs_clocks[1] = EQUATION NOT SUPPORTED;

--ED3_leveled_dqs_clocks[2] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[2] at LEVELINGDELAYCHAIN_X89_Y42_N112
ED3_leveled_dqs_clocks[2] = EQUATION NOT SUPPORTED;

--ED3_leveled_dqs_clocks[3] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[3] at LEVELINGDELAYCHAIN_X89_Y42_N112
ED3_leveled_dqs_clocks[3] = EQUATION NOT SUPPORTED;


--ED1_leveled_dq_clocks[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0] at LEVELINGDELAYCHAIN_X89_Y69_N5
ED1_leveled_dq_clocks[0] = EQUATION NOT SUPPORTED;


--ED3_leveled_dq_clocks[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0] at LEVELINGDELAYCHAIN_X89_Y42_N113
ED3_leveled_dq_clocks[0] = EQUATION NOT SUPPORTED;


--ED1_fr_os_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo at DDIOOUT_X89_Y65_N11
ED1_fr_os_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[1]), .DATAINLO(ZC1_phy_ddio_dqs_dout[3]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED1_fr_os_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi at DDIOOUT_X89_Y65_N12
ED1_fr_os_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[0]), .DATAINLO(ZC1_phy_ddio_dqs_dout[2]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED1_fr_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe at DDIOOUT_X89_Y65_N7
ED1_fr_os_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqs_oe[0]), .DATAINLO(!ZC1_phy_ddio_dqs_oe[1]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED2_fr_os_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo at DDIOOUT_X89_Y58_N11
ED2_fr_os_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[5]), .DATAINLO(ZC1_phy_ddio_dqs_dout[7]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED2_fr_os_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi at DDIOOUT_X89_Y58_N12
ED2_fr_os_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[4]), .DATAINLO(ZC1_phy_ddio_dqs_dout[6]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED2_fr_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe at DDIOOUT_X89_Y58_N7
ED2_fr_os_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqs_oe[2]), .DATAINLO(!ZC1_phy_ddio_dqs_oe[3]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED3_fr_os_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo at DDIOOUT_X89_Y51_N11
ED3_fr_os_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[9]), .DATAINLO(ZC1_phy_ddio_dqs_dout[11]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED3_fr_os_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi at DDIOOUT_X89_Y51_N12
ED3_fr_os_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[8]), .DATAINLO(ZC1_phy_ddio_dqs_dout[10]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED3_fr_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe at DDIOOUT_X89_Y51_N7
ED3_fr_os_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqs_oe[4]), .DATAINLO(!ZC1_phy_ddio_dqs_oe[5]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED4_fr_os_lo is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo at DDIOOUT_X89_Y44_N11
ED4_fr_os_lo = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[13]), .DATAINLO(ZC1_phy_ddio_dqs_dout[15]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED4_fr_os_hi is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi at DDIOOUT_X89_Y44_N12
ED4_fr_os_hi = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqs_dout[12]), .DATAINLO(ZC1_phy_ddio_dqs_dout[14]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED4_fr_os_oe is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe at DDIOOUT_X89_Y44_N7
ED4_fr_os_oe = DDIO_OUT(.DATAINHI(!ZC1_phy_ddio_dqs_oe[6]), .DATAINLO(!ZC1_phy_ddio_dqs_oe[7]), , .ENA(VCC), , , .HRBYPASS(VCC));


--ED1_dqs_enable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int at DELAYCHAIN_X89_Y63_N17
ED1_dqs_enable_int = EQUATION NOT SUPPORTED;


--ED1_dqs_disable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int at DELAYCHAIN_X89_Y63_N18
ED1_dqs_disable_int = EQUATION NOT SUPPORTED;


--ED2_dqs_enable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int at DELAYCHAIN_X89_Y56_N17
ED2_dqs_enable_int = EQUATION NOT SUPPORTED;


--ED2_dqs_disable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int at DELAYCHAIN_X89_Y56_N18
ED2_dqs_disable_int = EQUATION NOT SUPPORTED;


--ED3_leveled_hr_clocks[0] is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0] at LEVELINGDELAYCHAIN_X89_Y42_N114
ED3_leveled_hr_clocks[0] = EQUATION NOT SUPPORTED;


--ED3_dqs_enable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int at DELAYCHAIN_X89_Y49_N17
ED3_dqs_enable_int = EQUATION NOT SUPPORTED;


--ED3_dqs_disable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int at DELAYCHAIN_X89_Y49_N18
ED3_dqs_disable_int = EQUATION NOT SUPPORTED;


--ED4_dqs_enable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int at DELAYCHAIN_X89_Y42_N17
ED4_dqs_enable_int = EQUATION NOT SUPPORTED;


--ED4_dqs_disable_int is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int at DELAYCHAIN_X89_Y42_N18
ED4_dqs_disable_int = EQUATION NOT SUPPORTED;


--ED1_dqs_enable_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted at DQSENABLECTRL_X89_Y63_N16
ED1_dqs_enable_shifted = EQUATION NOT SUPPORTED;


--ED2_dqs_enable_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted at DQSENABLECTRL_X89_Y56_N16
ED2_dqs_enable_shifted = EQUATION NOT SUPPORTED;


--ED3_dqs_enable_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted at DQSENABLECTRL_X89_Y49_N16
ED3_dqs_enable_shifted = EQUATION NOT SUPPORTED;


--ED4_dqs_enable_shifted is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted at DQSENABLECTRL_X89_Y42_N16
ED4_dqs_enable_shifted = EQUATION NOT SUPPORTED;


--ED1_dqs_pre_delayed is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed at VFIFO_X89_Y63_N20
ED1_dqs_pre_delayed = EQUATION NOT SUPPORTED;


--ED1_ena_zero_phase_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock at CLKPHASESELECT_X89_Y63_N5
ED1_ena_zero_phase_clock = EQUATION NOT SUPPORTED;


--ED1_ena_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock at CLKPHASESELECT_X89_Y63_N6
ED1_ena_clock = EQUATION NOT SUPPORTED;


--ED2_dqs_pre_delayed is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed at VFIFO_X89_Y56_N20
ED2_dqs_pre_delayed = EQUATION NOT SUPPORTED;


--ED2_ena_zero_phase_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock at CLKPHASESELECT_X89_Y56_N5
ED2_ena_zero_phase_clock = EQUATION NOT SUPPORTED;


--ED2_ena_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock at CLKPHASESELECT_X89_Y56_N6
ED2_ena_clock = EQUATION NOT SUPPORTED;


--ED3_dqs_pre_delayed is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed at VFIFO_X89_Y49_N20
ED3_dqs_pre_delayed = EQUATION NOT SUPPORTED;


--ED3_ena_zero_phase_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock at CLKPHASESELECT_X89_Y49_N5
ED3_ena_zero_phase_clock = EQUATION NOT SUPPORTED;


--ED3_ena_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock at CLKPHASESELECT_X89_Y49_N6
ED3_ena_clock = EQUATION NOT SUPPORTED;


--ED4_dqs_pre_delayed is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed at VFIFO_X89_Y42_N20
ED4_dqs_pre_delayed = EQUATION NOT SUPPORTED;


--ED4_ena_zero_phase_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock at CLKPHASESELECT_X89_Y42_N5
ED4_ena_zero_phase_clock = EQUATION NOT SUPPORTED;


--ED4_ena_clock is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock at CLKPHASESELECT_X89_Y42_N6
ED4_ena_clock = EQUATION NOT SUPPORTED;


--ED1_vfifo_inc_wr_ptr_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr at DDIOOUT_X89_Y63_N15
ED1_vfifo_inc_wr_ptr_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incwrptr[0]), .DATAINLO(ZC1_phy_ddio_dqslogic_incwrptr[1]), , .ENA(VCC), , , .HRBYPASS(ED1_dqshalfratebypass[0]));


--ED1_vfifo_qvld_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr at DDIOOUT_X89_Y63_N14
ED1_vfifo_qvld_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[0]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[1]), , .ENA(VCC), , , .HRBYPASS(ED1_dqshalfratebypass[0]));


--ED2_vfifo_inc_wr_ptr_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr at DDIOOUT_X89_Y56_N15
ED2_vfifo_inc_wr_ptr_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incwrptr[2]), .DATAINLO(ZC1_phy_ddio_dqslogic_incwrptr[3]), , .ENA(VCC), , , .HRBYPASS(ED2_dqshalfratebypass[0]));


--ED2_vfifo_qvld_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr at DDIOOUT_X89_Y56_N14
ED2_vfifo_qvld_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[2]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[3]), , .ENA(VCC), , , .HRBYPASS(ED2_dqshalfratebypass[0]));


--ED3_vfifo_inc_wr_ptr_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr at DDIOOUT_X89_Y49_N15
ED3_vfifo_inc_wr_ptr_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incwrptr[4]), .DATAINLO(ZC1_phy_ddio_dqslogic_incwrptr[5]), , .ENA(VCC), , , .HRBYPASS(ED3_dqshalfratebypass[0]));


--ED3_vfifo_qvld_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr at DDIOOUT_X89_Y49_N14
ED3_vfifo_qvld_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[4]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[5]), , .ENA(VCC), , , .HRBYPASS(ED3_dqshalfratebypass[0]));


--ED4_vfifo_inc_wr_ptr_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr at DDIOOUT_X89_Y42_N15
ED4_vfifo_inc_wr_ptr_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_incwrptr[6]), .DATAINLO(ZC1_phy_ddio_dqslogic_incwrptr[7]), , .ENA(VCC), , , .HRBYPASS(ED4_dqshalfratebypass[0]));


--ED4_vfifo_qvld_fr is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr at DDIOOUT_X89_Y42_N14
ED4_vfifo_qvld_fr = DDIO_OUT(.DATAINHI(ZC1_phy_ddio_dqslogic_dqsena[6]), .DATAINLO(ZC1_phy_ddio_dqslogic_dqsena[7]), , .ENA(VCC), , , .HRBYPASS(ED4_dqshalfratebypass[0]));


--ED1_output_path_gen[0].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg at DDIOOECELL_X89_Y66_N25
--register power-up is low

ED1_output_path_gen[0].oe_reg = DFFEAS(ED1_output_path_gen[0].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[1].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg at DDIOOECELL_X89_Y66_N8
--register power-up is low

ED1_output_path_gen[1].oe_reg = DFFEAS(ED1_output_path_gen[1].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[2].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg at DDIOOECELL_X89_Y66_N42
--register power-up is low

ED1_output_path_gen[2].oe_reg = DFFEAS(ED1_output_path_gen[2].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[3].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg at DDIOOECELL_X89_Y65_N59
--register power-up is low

ED1_output_path_gen[3].oe_reg = DFFEAS(ED1_output_path_gen[3].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[4].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg at DDIOOECELL_X89_Y64_N25
--register power-up is low

ED1_output_path_gen[4].oe_reg = DFFEAS(ED1_output_path_gen[4].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[5].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg at DDIOOECELL_X89_Y64_N8
--register power-up is low

ED1_output_path_gen[5].oe_reg = DFFEAS(ED1_output_path_gen[5].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[6].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg at DDIOOECELL_X89_Y64_N42
--register power-up is low

ED1_output_path_gen[6].oe_reg = DFFEAS(ED1_output_path_gen[6].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_output_path_gen[7].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg at DDIOOECELL_X89_Y63_N99
--register power-up is low

ED1_output_path_gen[7].oe_reg = DFFEAS(ED1_output_path_gen[7].fr_oe, ED1_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[0].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg at DDIOOECELL_X89_Y59_N25
--register power-up is low

ED2_output_path_gen[0].oe_reg = DFFEAS(ED2_output_path_gen[0].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[1].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg at DDIOOECELL_X89_Y59_N8
--register power-up is low

ED2_output_path_gen[1].oe_reg = DFFEAS(ED2_output_path_gen[1].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[2].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg at DDIOOECELL_X89_Y59_N42
--register power-up is low

ED2_output_path_gen[2].oe_reg = DFFEAS(ED2_output_path_gen[2].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[3].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg at DDIOOECELL_X89_Y58_N59
--register power-up is low

ED2_output_path_gen[3].oe_reg = DFFEAS(ED2_output_path_gen[3].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[4].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg at DDIOOECELL_X89_Y57_N25
--register power-up is low

ED2_output_path_gen[4].oe_reg = DFFEAS(ED2_output_path_gen[4].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[5].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg at DDIOOECELL_X89_Y57_N8
--register power-up is low

ED2_output_path_gen[5].oe_reg = DFFEAS(ED2_output_path_gen[5].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[6].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg at DDIOOECELL_X89_Y57_N42
--register power-up is low

ED2_output_path_gen[6].oe_reg = DFFEAS(ED2_output_path_gen[6].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_output_path_gen[7].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg at DDIOOECELL_X89_Y56_N99
--register power-up is low

ED2_output_path_gen[7].oe_reg = DFFEAS(ED2_output_path_gen[7].fr_oe, ED2_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[0].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg at DDIOOECELL_X89_Y52_N25
--register power-up is low

ED3_output_path_gen[0].oe_reg = DFFEAS(ED3_output_path_gen[0].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[1].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg at DDIOOECELL_X89_Y52_N8
--register power-up is low

ED3_output_path_gen[1].oe_reg = DFFEAS(ED3_output_path_gen[1].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[2].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg at DDIOOECELL_X89_Y52_N42
--register power-up is low

ED3_output_path_gen[2].oe_reg = DFFEAS(ED3_output_path_gen[2].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[3].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg at DDIOOECELL_X89_Y51_N59
--register power-up is low

ED3_output_path_gen[3].oe_reg = DFFEAS(ED3_output_path_gen[3].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[4].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg at DDIOOECELL_X89_Y50_N25
--register power-up is low

ED3_output_path_gen[4].oe_reg = DFFEAS(ED3_output_path_gen[4].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[5].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg at DDIOOECELL_X89_Y50_N8
--register power-up is low

ED3_output_path_gen[5].oe_reg = DFFEAS(ED3_output_path_gen[5].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[6].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg at DDIOOECELL_X89_Y50_N42
--register power-up is low

ED3_output_path_gen[6].oe_reg = DFFEAS(ED3_output_path_gen[6].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_output_path_gen[7].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg at DDIOOECELL_X89_Y49_N99
--register power-up is low

ED3_output_path_gen[7].oe_reg = DFFEAS(ED3_output_path_gen[7].fr_oe, ED3_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[0].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg at DDIOOECELL_X89_Y45_N25
--register power-up is low

ED4_output_path_gen[0].oe_reg = DFFEAS(ED4_output_path_gen[0].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[1].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg at DDIOOECELL_X89_Y45_N8
--register power-up is low

ED4_output_path_gen[1].oe_reg = DFFEAS(ED4_output_path_gen[1].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[2].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg at DDIOOECELL_X89_Y45_N42
--register power-up is low

ED4_output_path_gen[2].oe_reg = DFFEAS(ED4_output_path_gen[2].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[3].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg at DDIOOECELL_X89_Y44_N59
--register power-up is low

ED4_output_path_gen[3].oe_reg = DFFEAS(ED4_output_path_gen[3].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[4].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg at DDIOOECELL_X89_Y43_N25
--register power-up is low

ED4_output_path_gen[4].oe_reg = DFFEAS(ED4_output_path_gen[4].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[5].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg at DDIOOECELL_X89_Y43_N8
--register power-up is low

ED4_output_path_gen[5].oe_reg = DFFEAS(ED4_output_path_gen[5].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[6].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg at DDIOOECELL_X89_Y43_N42
--register power-up is low

ED4_output_path_gen[6].oe_reg = DFFEAS(ED4_output_path_gen[6].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_output_path_gen[7].oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg at DDIOOECELL_X89_Y42_N99
--register power-up is low

ED4_output_path_gen[7].oe_reg = DFFEAS(ED4_output_path_gen[7].fr_oe, ED4_dq_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED1_os_oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg at DDIOOECELL_X89_Y65_N8
--register power-up is low

ED1_os_oe_reg = DFFEAS(ED1_fr_os_oe, ED1_dqs_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED2_os_oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg at DDIOOECELL_X89_Y58_N8
--register power-up is low

ED2_os_oe_reg = DFFEAS(ED2_fr_os_oe, ED2_dqs_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED3_os_oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg at DDIOOECELL_X89_Y51_N8
--register power-up is low

ED3_os_oe_reg = DFFEAS(ED3_fr_os_oe, ED3_dqs_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--ED4_os_oe_reg is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg at DDIOOECELL_X89_Y44_N8
--register power-up is low

ED4_os_oe_reg = DFFEAS(ED4_fr_os_oe, ED4_dqs_shifted_clock,  ,  ,  ,  ,  ,  ,  );


--A1L5724 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L5724 = EQUATION NOT SUPPORTED;

--A1L5725 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L5725 = EQUATION NOT SUPPORTED;

--A1L5722 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5722 = EQUATION NOT SUPPORTED;

--A1L5723 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L5723 = EQUATION NOT SUPPORTED;


--T1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y3_N26
--register power-up is low

T1_state[1] = AMPP_FUNCTION(A1L5722, T1L5, A1L5725);


--T1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y4_N29
--register power-up is low

T1_state[4] = AMPP_FUNCTION(A1L5722, T1L24, A1L5725, GND);


--T1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y3_N23
--register power-up is low

T1_state[6] = AMPP_FUNCTION(A1L5722, T1L26, A1L5725, GND);


--T1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y3_N5
--register power-up is low

T1_state[11] = AMPP_FUNCTION(A1L5722, T1L30, A1L5725, GND);


--T1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y3_N25
--register power-up is low

T1_state[13] = AMPP_FUNCTION(A1L5722, T1L32, A1L5725, GND);


--R1_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] at FF_X4_Y6_N26
--register power-up is low

R1_irf_reg[3][0] = AMPP_FUNCTION(A1L5722, R1L72, R1_irsr_reg[0], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] at FF_X4_Y6_N29
--register power-up is low

R1_irf_reg[3][1] = AMPP_FUNCTION(A1L5722, R1L74, R1_irsr_reg[1], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] at FF_X4_Y6_N35
--register power-up is low

R1_irf_reg[3][2] = AMPP_FUNCTION(A1L5722, R1L76, R1_irsr_reg[2], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] at FF_X4_Y6_N14
--register power-up is low

R1_irf_reg[3][3] = AMPP_FUNCTION(A1L5722, R1L78, R1_irsr_reg[3], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] at FF_X4_Y6_N59
--register power-up is low

R1_irf_reg[3][4] = AMPP_FUNCTION(A1L5722, R1L80, R1_irsr_reg[4], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] at FF_X4_Y6_N32
--register power-up is low

R1_irf_reg[3][5] = AMPP_FUNCTION(A1L5722, R1L82, R1L114Q, !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] at FF_X4_Y6_N56
--register power-up is low

R1_irf_reg[3][6] = AMPP_FUNCTION(A1L5722, R1L84, R1_irsr_reg[6], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] at FF_X4_Y6_N2
--register power-up is low

R1_irf_reg[3][7] = AMPP_FUNCTION(A1L5722, R1L86, R1_irsr_reg[7], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] at FF_X4_Y6_N17
--register power-up is low

R1_irf_reg[3][8] = AMPP_FUNCTION(A1L5722, R1L88, R1_irsr_reg[8], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--R1_irf_reg[3][9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] at FF_X4_Y6_N5
--register power-up is low

R1_irf_reg[3][9] = AMPP_FUNCTION(A1L5722, R1L90, R1_irsr_reg[9], !R1_clr_reg, !R1_hub_mode_reg[1], R1L71);


--T1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X1_Y3_N50
--register power-up is low

T1_tms_cnt[2] = AMPP_FUNCTION(A1L5722, T1L39, !A1L5725, GND);


--R1_shadow_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] at FF_X3_Y6_N25
--register power-up is low

R1_shadow_irf_reg[3][0] = AMPP_FUNCTION(A1L5722, R1L184, R1_irsr_reg[0], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] at FF_X3_Y6_N34
--register power-up is low

R1_shadow_irf_reg[3][1] = AMPP_FUNCTION(A1L5722, R1L186, R1_irsr_reg[1], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] at FF_X3_Y6_N37
--register power-up is low

R1_shadow_irf_reg[3][2] = AMPP_FUNCTION(A1L5722, R1L188, R1_irsr_reg[2], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] at FF_X3_Y6_N40
--register power-up is low

R1_shadow_irf_reg[3][3] = AMPP_FUNCTION(A1L5722, R1L190, R1_irsr_reg[3], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] at FF_X3_Y6_N55
--register power-up is low

R1_shadow_irf_reg[3][4] = AMPP_FUNCTION(A1L5722, R1L192, R1_irsr_reg[4], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] at FF_X3_Y6_N58
--register power-up is low

R1_shadow_irf_reg[3][5] = AMPP_FUNCTION(A1L5722, R1L194, R1L114Q, !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] at FF_X3_Y6_N13
--register power-up is low

R1_shadow_irf_reg[3][6] = AMPP_FUNCTION(A1L5722, R1L196, R1_irsr_reg[6], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] at FF_X3_Y6_N16
--register power-up is low

R1_shadow_irf_reg[3][7] = AMPP_FUNCTION(A1L5722, R1L198, R1_irsr_reg[7], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] at FF_X3_Y6_N43
--register power-up is low

R1_shadow_irf_reg[3][8] = AMPP_FUNCTION(A1L5722, R1L200, R1_irsr_reg[8], !R1_clr_reg, !T1_state[3], R1L183);


--R1_shadow_irf_reg[3][9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] at FF_X3_Y6_N46
--register power-up is low

R1_shadow_irf_reg[3][9] = AMPP_FUNCTION(A1L5722, R1L202, R1_irsr_reg[9], !R1_clr_reg, !T1_state[3], R1L183);


--T1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X1_Y3_N53
--register power-up is low

T1_tms_cnt[1] = AMPP_FUNCTION(A1L5722, T1L41, !A1L5725, GND);


--R1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 at MLABCELL_X3_Y5_N0
R1L41 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_irsr_reg[0], !R1_hub_mode_reg[1], !R1L216, !R1_reset_ena_reg, !R1_irsr_reg[2], !R1_hub_mode_reg[2]);


--R1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X3_Y2_N32
--register power-up is low

R1_tdo = AMPP_FUNCTION(!A1L5722, R1L223);


--L1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X4_Y5_N26
--register power-up is low

L1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5722, R1L163, !R1_clr_reg, R1L164);


--R1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y3_N44
--register power-up is low

R1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5722, R1L22, T1_state[0], R1L225);


--R1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X1_Y3_N47
--register power-up is low

R1_clr_reg = AMPP_FUNCTION(A1L5722, R1L2);


--T1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y3_N5
--register power-up is low

T1_state[0] = AMPP_FUNCTION(A1L5722, T1L20, GND);


--T1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y3_N50
--register power-up is low

T1_state[2] = AMPP_FUNCTION(A1L5722, T1L22);


--T1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y3_N32
--register power-up is low

T1_state[3] = AMPP_FUNCTION(A1L5722, T1L23);


--T1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X3_Y6_N5
--register power-up is low

T1_state[5] = AMPP_FUNCTION(A1L5722, T1L25);


--T1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X2_Y3_N56
--register power-up is low

T1_state[7] = AMPP_FUNCTION(A1L5722, T1L27);


--T1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y3_N38
--register power-up is low

T1_state[8] = AMPP_FUNCTION(A1L5722, T1L28);


--T1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y3_N35
--register power-up is low

T1_state[9] = AMPP_FUNCTION(A1L5722, R1L161);


--T1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y3_N2
--register power-up is low

T1_state[10] = AMPP_FUNCTION(A1L5722, T1L29);


--T1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y3_N44
--register power-up is low

T1_state[12] = AMPP_FUNCTION(A1L5722, T1L31);


--T1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X2_Y3_N32
--register power-up is low

T1_state[14] = AMPP_FUNCTION(A1L5722, T1L33);


--T1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X2_Y3_N53
--register power-up is low

T1_state[15] = AMPP_FUNCTION(A1L5722, R1L225);


--R1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y5_N8
--register power-up is low

R1_irf_reg[1][0] = AMPP_FUNCTION(A1L5722, R1L91, !R1_clr_reg, R1L57);


--R1_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] at FF_X3_Y5_N53
--register power-up is low

R1_irf_reg[1][1] = AMPP_FUNCTION(A1L5722, R1L92, !R1_clr_reg, R1L57);


--R1_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] at FF_X3_Y5_N56
--register power-up is low

R1_irf_reg[1][2] = AMPP_FUNCTION(A1L5722, R1L93, !R1_clr_reg, R1L57);


--L1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X4_Y5_N8
--register power-up is low

L1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5722, R1L165, !R1_clr_reg, R1L164);


--R1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X2_Y7_N56
--register power-up is low

R1_irf_reg[2][0] = AMPP_FUNCTION(A1L5722, R1L94, !R1_clr_reg, R1L63);


--R1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X2_Y7_N59
--register power-up is low

R1_irf_reg[2][1] = AMPP_FUNCTION(A1L5722, R1L95, !R1_clr_reg, R1L63);


--R1_irf_reg[2][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] at FF_X2_Y7_N29
--register power-up is low

R1_irf_reg[2][2] = AMPP_FUNCTION(A1L5722, R1L96, !R1_clr_reg, R1L63);


--R1_irf_reg[2][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] at FF_X2_Y7_N26
--register power-up is low

R1_irf_reg[2][3] = AMPP_FUNCTION(A1L5722, R1L97, !R1_clr_reg, R1L63);


--L1_splitter_nodes_receive_2[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3] at FF_X4_Y5_N14
--register power-up is low

L1_splitter_nodes_receive_2[3] = AMPP_FUNCTION(A1L5722, R1L166, !R1_clr_reg, R1L164);


--R1L214 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X4_Y4_N21
R1L214 = AMPP_FUNCTION(!T1_state[3], !T1_state[4], !R1_virtual_ir_scan_reg);


--S3_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X2_Y5_N13
--register power-up is low

S3_WORD_SR[0] = AMPP_FUNCTION(A1L5722, S3L25, S3L20);


--R1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y7_N31
--register power-up is low

R1_irsr_reg[0] = AMPP_FUNCTION(A1L5722, R1L124, !R1_clr_reg, R1L107);


--R1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y7_N49
--register power-up is low

R1_irsr_reg[2] = AMPP_FUNCTION(A1L5722, R1L125, !R1_clr_reg, R1L107);


--R1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y7_N43
--register power-up is low

R1_irsr_reg[1] = AMPP_FUNCTION(A1L5722, R1L126, !R1_clr_reg, R1L107);


--R1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X2_Y5_N44
--register power-up is low

R1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5722, R1L30, R1L24);


--R1L215 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X4_Y5_N42
R1L215 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_irsr_reg[0], !R1_irsr_reg[2], !R1_hub_minor_ver_reg[0], !S3_WORD_SR[0]);


--R1_irsr_reg[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11] at FF_X4_Y4_N53
--register power-up is low

R1_irsr_reg[11] = AMPP_FUNCTION(A1L5722, R1L123, !R1_clr_reg, GND);


--R1_irsr_reg[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] at FF_X4_Y4_N32
--register power-up is low

R1_irsr_reg[10] = AMPP_FUNCTION(A1L5722, R1L120, !R1_clr_reg, GND);


--R1L216 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X4_Y4_N30
R1L216 = AMPP_FUNCTION(!R1_irsr_reg[10], !R1_irsr_reg[11]);


--R1L217 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X4_Y4_N3
R1L217 = AMPP_FUNCTION(!T1_state[3], !T1_state[4], !R1_virtual_ir_scan_reg, !R1L215, !R1L216);


--R1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X4_Y4_N26
--register power-up is low

R1_tdo_bypass_reg = AMPP_FUNCTION(A1L5722, R1L213, GND);


--R1L218 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X4_Y4_N24
R1L218 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_irsr_reg[0], !R1_irsr_reg[2], !R1_virtual_ir_scan_reg, !R1_tdo_bypass_reg, !R1L216);


--R1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y1_N13
--register power-up is low

R1_design_hash_reg[0] = AMPP_FUNCTION(A1L5722, R1L13, R1L11);


--R1L219 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X4_Y4_N42
R1L219 = AMPP_FUNCTION(!R1_irsr_reg[11], !R1_design_hash_reg[0], !R1_irsr_reg[1], !R1_irsr_reg[2], !R1_irsr_reg[10]);


--R1L220 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X4_Y4_N18
R1L220 = AMPP_FUNCTION(!T1_state[3], !T1_state[4], !R1_irsr_reg[0], !R1_virtual_ir_scan_reg, !R1L219);


--R1L221 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X4_Y4_N36
R1L221 = AMPP_FUNCTION(!R1_irsr_reg[11], !R1_irsr_reg[10], !Y1L323, !AC1L31, !YD1L632);


--R1L222 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 at LABCELL_X4_Y4_N0
R1L222 = AMPP_FUNCTION(!T1_state[4], !T1_state[3], !T1_state[8], !R1_tdo_bypass_reg);


--R1L223 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 at MLABCELL_X3_Y2_N30
R1L223 = AMPP_FUNCTION(!R1L217, !R1L214, !R1L220, !R1L218, !R1L222, !R1L221);


--R1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X4_Y4_N50
--register power-up is low

R1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5722, R1L39, !R1_clr_reg, GND);


--R1L162 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y5_N3
R1L162 = AMPP_FUNCTION(!A1L5725, !T1_state[2], !R1_hub_mode_reg[1]);


--R1L163 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y5_N24
R1L163 = AMPP_FUNCTION(!R1_irsr_reg[11], !A1L5725, !R1L162, !R1_irsr_reg[10], !T1_state[4], !A1L5723);


--R1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y3_N14
--register power-up is low

R1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5722, R1L21, T1_state[0], R1L225);


--R1L164 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X2_Y3_N18
R1L164 = AMPP_FUNCTION(!A1L5725, !R1_virtual_dr_scan_reg, !T1_state[2], !R1_virtual_ir_scan_reg, !T1_state[4], !T1_state[15]);


--R1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X1_Y3_N13
--register power-up is low

R1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[2], T1_state[0], GND, T1_state[11]);


--R1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X1_Y3_N58
--register power-up is low

R1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[5], T1_state[0], GND, T1_state[11]);


--R1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X1_Y3_N28
--register power-up is low

R1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[4], T1_state[0], GND, T1_state[11]);


--R1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X1_Y3_N16
--register power-up is low

R1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5722, R1L137, T1_state[0], T1_state[11]);


--R1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X1_Y3_N26
--register power-up is low

R1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5722, R1L134, T1_state[0], T1_state[11]);


--R1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X1_Y3_N8
--register power-up is low

R1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5722, A1L5723, T1_state[0], GND, T1_state[11]);


--R1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X1_Y3_N11
--register power-up is low

R1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[9], T1_state[0], GND, T1_state[11]);


--R1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X1_Y3_N37
--register power-up is low

R1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5722, R1L143, T1_state[0], T1_state[11]);


--R1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X1_Y3_N40
--register power-up is low

R1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[7], T1_state[0], GND, T1_state[11]);


--R1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X1_Y3_N56
--register power-up is low

R1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[6], T1_state[0], GND, T1_state[11]);


--R1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X1_Y3_N54
R1L20 = AMPP_FUNCTION(!R1_jtag_ir_reg[5], !R1_jtag_ir_reg[7], !R1_jtag_ir_reg[9], !R1_jtag_ir_reg[6], !R1_jtag_ir_reg[8]);


--R1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y3_N42
R1L22 = AMPP_FUNCTION(!R1L20, !R1_jtag_ir_reg[2], !R1_jtag_ir_reg[1], !R1_jtag_ir_reg[0], !R1_jtag_ir_reg[4], !R1_jtag_ir_reg[3]);


--R1L225 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X2_Y3_N51
R1L225 = AMPP_FUNCTION(!T1_state[12], !A1L5725, !T1_state[14]);


--R1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X3_Y5_N2
--register power-up is low

R1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5722, R1L41, R1_virtual_ir_scan_reg);


--R1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X1_Y3_N45
R1L2 = AMPP_FUNCTION(!R1L45Q, !T1_state[1]);


--T1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X1_Y3_N48
T1L20 = AMPP_FUNCTION(!T1_state[9], !A1L5725, !T1_tms_cnt[2], !T1_state[0]);


--T1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X2_Y3_N27
T1L21 = AMPP_FUNCTION(!T1_state[8], !T1_state[1], !T1_state[15], !T1_state[0]);


--T1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X2_Y3_N48
T1L22 = AMPP_FUNCTION(!T1_state[15], !A1L5725, !T1_state[1], !T1_state[8]);


--T1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y3_N30
T1L23 = AMPP_FUNCTION(!A1L5725, !T1_state[2]);


--T1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y3_N57
T1L24 = AMPP_FUNCTION(!T1_state[7], !T1_state[3], !T1_state[4]);


--T1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at MLABCELL_X3_Y6_N3
T1L25 = AMPP_FUNCTION(!A1L5725, !T1_state[3], !T1_state[4]);


--T1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X10_Y3_N3
T1L26 = AMPP_FUNCTION(!T1_state[6], !T1_state[5]);


--T1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X2_Y3_N54
T1L27 = AMPP_FUNCTION(!T1_state[6], !A1L5725);


--T1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X2_Y3_N36
T1L28 = AMPP_FUNCTION(!T1_state[5], !T1_state[7], !A1L5725);


--R1L161 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y3_N33
R1L161 = AMPP_FUNCTION(!A1L5725, !T1_state[2]);


--T1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y3_N0
T1L29 = AMPP_FUNCTION(!A1L5725, !T1_state[9]);


--T1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X2_Y3_N39
T1L30 = AMPP_FUNCTION(!T1_state[10], !T1_state[11], !T1_state[14]);


--T1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y3_N42
T1L31 = AMPP_FUNCTION(!T1_state[11], !A1L5725, !T1_state[10]);


--T1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y3_N33
T1L32 = AMPP_FUNCTION(!T1_state[13], !T1_state[12]);


--T1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X2_Y3_N30
T1L33 = AMPP_FUNCTION(!T1_state[13], !A1L5725);


--R1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X4_Y3_N49
--register power-up is low

R1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5722, R1L203, !R1_clr_reg, R1L172);


--R1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 at MLABCELL_X3_Y5_N6
R1L91 = AMPP_FUNCTION(!R1_irsr_reg[0], !R1_shadow_irf_reg[1][0], !R1_hub_mode_reg[1]);


--T1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y4_N6
T1L34 = AMPP_FUNCTION(!T1_state[7], !T1_state[5]);


--R1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X4_Y4_N12
R1L56 = AMPP_FUNCTION(!R1_hub_mode_reg[1], !R1_irsr_reg[1], !R1_irsr_reg[2], !R1_irsr_reg[0], !R1_irsr_reg[11], !R1_irsr_reg[10]);


--R1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at MLABCELL_X3_Y6_N21
R1L57 = AMPP_FUNCTION(!T1L34, !T1_state[3], !A1L5725, !R1_virtual_ir_scan_reg, !R1L56);


--R1_shadow_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] at FF_X4_Y3_N52
--register power-up is low

R1_shadow_irf_reg[1][1] = AMPP_FUNCTION(A1L5722, R1L204, !R1_clr_reg, R1L172);


--R1L92 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at MLABCELL_X3_Y5_N51
R1L92 = AMPP_FUNCTION(!R1_shadow_irf_reg[1][1], !R1_hub_mode_reg[1], !R1_irsr_reg[1]);


--R1_shadow_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] at FF_X4_Y3_N31
--register power-up is low

R1_shadow_irf_reg[1][2] = AMPP_FUNCTION(A1L5722, R1L205, !R1_clr_reg, R1L172);


--R1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 at MLABCELL_X3_Y5_N54
R1L93 = AMPP_FUNCTION(!R1_shadow_irf_reg[1][2], !R1_hub_mode_reg[1], !R1_irsr_reg[2]);


--R1L165 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X4_Y5_N6
R1L165 = AMPP_FUNCTION(!R1_irsr_reg[11], !A1L5725, !R1L162, !R1_irsr_reg[10], !T1_state[4], !A1L5723);


--R1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X4_Y5_N31
--register power-up is low

R1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5722, R1L206, !R1_clr_reg, R1L177);


--R1L94 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 at LABCELL_X2_Y7_N54
R1L94 = AMPP_FUNCTION(!R1_hub_mode_reg[1], !R1_shadow_irf_reg[2][0], !R1_irsr_reg[0]);


--R1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 at LABCELL_X4_Y4_N15
R1L62 = AMPP_FUNCTION(!R1_hub_mode_reg[1], !R1_irsr_reg[1], !R1_irsr_reg[0], !R1_irsr_reg[2], !R1_irsr_reg[10], !R1_irsr_reg[11]);


--R1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 at MLABCELL_X3_Y6_N48
R1L63 = AMPP_FUNCTION(!T1L34, !A1L5725, !T1_state[3], !R1_virtual_ir_scan_reg, !R1L62);


--R1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X4_Y5_N34
--register power-up is low

R1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5722, R1L207, !R1_clr_reg, R1L177);


--R1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 at LABCELL_X2_Y7_N57
R1L95 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_hub_mode_reg[1], !R1_shadow_irf_reg[2][1]);


--R1_shadow_irf_reg[2][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] at FF_X4_Y5_N49
--register power-up is low

R1_shadow_irf_reg[2][2] = AMPP_FUNCTION(A1L5722, R1L208, !R1_clr_reg, R1L177);


--R1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 at LABCELL_X2_Y7_N27
R1L96 = AMPP_FUNCTION(!R1_hub_mode_reg[1], !R1_irsr_reg[2], !R1_shadow_irf_reg[2][2]);


--R1_shadow_irf_reg[2][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] at FF_X4_Y5_N52
--register power-up is low

R1_shadow_irf_reg[2][3] = AMPP_FUNCTION(A1L5722, R1L209, !R1_clr_reg, R1L177);


--R1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y5_N37
--register power-up is low

R1_irsr_reg[3] = AMPP_FUNCTION(A1L5722, R1L110, !R1_clr_reg, GND);


--R1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 at LABCELL_X2_Y7_N24
R1L97 = AMPP_FUNCTION(!R1_shadow_irf_reg[2][3], !R1_hub_mode_reg[1], !R1_irsr_reg[3]);


--R1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 at LABCELL_X4_Y4_N45
R1L64 = AMPP_FUNCTION(!R1_hub_mode_reg[1], !R1_irsr_reg[11]);


--R1L166 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4 at LABCELL_X4_Y5_N12
R1L166 = AMPP_FUNCTION(!R1L64, !A1L5725, !R1_irsr_reg[10], !T1_state[2], !T1_state[4], !A1L5723);


--R1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12 at LABCELL_X4_Y4_N48
R1L70 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_irsr_reg[0], !R1_irsr_reg[2], !R1_irsr_reg[11], !R1_hub_mode_reg[1], !R1_irsr_reg[10]);


--R1L71 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13 at MLABCELL_X3_Y6_N18
R1L71 = AMPP_FUNCTION(!T1L34, !T1_state[3], !A1L5725, !R1_virtual_ir_scan_reg, !R1L70);


--R1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X4_Y4_N44
--register power-up is low

R1_irsr_reg[4] = AMPP_FUNCTION(A1L5722, R1L112, !R1_clr_reg, GND);


--R1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X2_Y7_N14
--register power-up is low

R1_irsr_reg[5] = AMPP_FUNCTION(A1L5722, R1L127, !R1_clr_reg, R1L107);


--R1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y7_N16
--register power-up is low

R1_irsr_reg[6] = AMPP_FUNCTION(A1L5722, R1L128, !R1_clr_reg, R1L107);


--R1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X2_Y7_N19
--register power-up is low

R1_irsr_reg[7] = AMPP_FUNCTION(A1L5722, R1L129, !R1_clr_reg, R1L107);


--R1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X2_Y7_N23
--register power-up is low

R1_irsr_reg[8] = AMPP_FUNCTION(A1L5722, R1L130, !R1_clr_reg, R1L107);


--R1_irsr_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] at FF_X2_Y7_N37
--register power-up is low

R1_irsr_reg[9] = AMPP_FUNCTION(A1L5722, R1L131, !R1_clr_reg, R1L107);


--S3_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X2_Y5_N38
--register power-up is low

S3_WORD_SR[1] = AMPP_FUNCTION(A1L5722, S3L28, S3L20);


--S3_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at MLABCELL_X3_Y5_N30
S3_clear_signal = AMPP_FUNCTION(!T1_state[8], !R1_virtual_ir_scan_reg);


--S3_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X2_Y5_N8
--register power-up is low

S3_word_counter[3] = AMPP_FUNCTION(A1L5722, S3L17, GND, S3L7);


--S3_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X2_Y5_N10
--register power-up is low

S3_word_counter[4] = AMPP_FUNCTION(A1L5722, S3L12, GND, S3L7);


--S3_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X2_Y5_N53
--register power-up is low

S3_word_counter[1] = AMPP_FUNCTION(A1L5722, S3L13, GND, S3L7);


--S3_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X2_Y5_N50
--register power-up is low

S3_word_counter[0] = AMPP_FUNCTION(A1L5722, S3L14, GND, S3L7);


--S3L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X3_Y5_N27
S3L24 = AMPP_FUNCTION(!S3_word_counter[4], !S3_word_counter[1], !S3_word_counter[3], !S3_word_counter[0]);


--S3_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X2_Y5_N20
--register power-up is low

S3_word_counter[2] = AMPP_FUNCTION(A1L5722, S3L16, GND, S3L7);


--S3L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X2_Y5_N12
S3L25 = AMPP_FUNCTION(!S3_clear_signal, !S3L24, !S3_word_counter[2], !T1_state[4], !S3_WORD_SR[1]);


--S3L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X2_Y5_N0
S3L20 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_dr_scan_reg, !T1_state[8], !T1_state[4], !R1_virtual_ir_scan_reg);


--R1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X4_Y6_N23
--register power-up is low

R1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5722, R1L37, !R1_clr_reg, GND);


--R1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 at LABCELL_X4_Y6_N18
R1L101 = AMPP_FUNCTION(!R1_irsr_reg[10], !R1_irsr_reg[4], !R1_irsr_reg[3], !T1_state[3], !R1_hub_mode_reg[0], !R1_irsr_reg[11]);


--R1L102 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 at LABCELL_X4_Y6_N36
R1L102 = AMPP_FUNCTION(!R1_hub_mode_reg[0], !T1_state[3], !R1_irsr_reg[4], !R1_irsr_reg[11]);


--R1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 at LABCELL_X2_Y7_N30
R1L124 = AMPP_FUNCTION(!R1L102, !R1L101, !R1_irsr_reg[1], !R1_irf_reg[3][0], !A1L6573, !A1L6573);


--R1L106 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 at LABCELL_X4_Y6_N42
R1L106 = AMPP_FUNCTION(!R1_irsr_reg[11], !R1_irsr_reg[4], !R1_irsr_reg[10], !R1_hub_mode_reg[0], !R1_irsr_reg[3]);


--R1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 at LABCELL_X4_Y9_N0
R1L107 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !T1_state[4], !R1L106, !T1_state[3]);


--R1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 at LABCELL_X2_Y7_N48
R1L125 = AMPP_FUNCTION(!R1L102, !R1_irf_reg[3][2], !A1L6573, !R1L101, !A1L6573, !R1_irsr_reg[3]);


--R1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y7_N42
R1L126 = AMPP_FUNCTION(!R1L102, !R1L101, !R1_irf_reg[3][1], !R1_irsr_reg[2], !A1L6573, !A1L6573);


--R1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X2_Y5_N46
--register power-up is low

R1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5722, R1L31, R1L24);


--R1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X2_Y5_N42
R1L30 = AMPP_FUNCTION(!T1_state[3], !R1_hub_minor_ver_reg[1]);


--R1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y7_N39
R1L24 = AMPP_FUNCTION(!T1_state[3], !T1_state[4]);


--R1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~7 at LABCELL_X10_Y2_N27
R1L122 = AMPP_FUNCTION(!A1L6574, !A1L6574, !D1L155);


--R1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~8 at MLABCELL_X6_Y2_N18
R1L123 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !R1L122, !R1_irsr_reg[11], !A1L5723, !T1_state[4], !T1_state[3]);


--R1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~9 at LABCELL_X4_Y4_N33
R1L120 = AMPP_FUNCTION(!T1_state[3], !R1_irsr_reg[11], !R1_irsr_reg[10], !T1_state[4], !R1_virtual_ir_scan_reg);


--R1L213 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X4_Y4_N9
R1L213 = AMPP_FUNCTION(!A1L5723, !T1_state[4], !R1_tdo_bypass_reg);


--R1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X4_Y5_N0
R1L4 = AMPP_FUNCTION(!R1_virtual_dr_scan_reg, !T1_state[3]);


--R1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X1_Y1_N32
--register power-up is low

R1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5722, R1L156, GND, R1L155);


--R1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X1_Y1_N38
--register power-up is low

R1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5722, R1L157, GND, R1L155);


--R1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y1_N35
--register power-up is low

R1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5722, R1L158, GND, R1L155);


--R1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X1_Y1_N47
--register power-up is low

R1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5722, R1L159, GND, R1L155);


--R1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y1_N41
--register power-up is low

R1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5722, R1L160, GND, R1L155);


--R1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~0 at LABCELL_X1_Y1_N36
R1L10 = AMPP_FUNCTION(!R1_mixer_addr_reg_internal[1], !R1_mixer_addr_reg_internal[2], !R1L149Q, !R1_mixer_addr_reg_internal[4], !R1_mixer_addr_reg_internal[3]);


--R1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X1_Y1_N39
R1L12 = AMPP_FUNCTION(!R1_mixer_addr_reg_internal[1], !R1_mixer_addr_reg_internal[2], !R1_mixer_addr_reg_internal[0], !R1_mixer_addr_reg_internal[3], !R1_mixer_addr_reg_internal[4]);


--R1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y1_N16
--register power-up is low

R1_design_hash_reg[1] = AMPP_FUNCTION(A1L5722, R1L15, R1L11);


--L1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y1_N2
--register power-up is low

L1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5722, L1L7, L1L6);


--R1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y1_N12
R1L13 = AMPP_FUNCTION(!R1L4, !R1L10, !R1_design_hash_reg[1], !L1_sldfabric_ident_writedata[0], !R1L12);


--R1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 at LABCELL_X4_Y5_N54
R1L11 = AMPP_FUNCTION(!T1_state[3], !T1_state[4], !R1_virtual_dr_scan_reg);


--R1L169 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X2_Y3_N6
R1L169 = AMPP_FUNCTION(!A1L5725, !T1_state[5], !T1_state[7], !R1_virtual_ir_scan_reg);


--R1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X4_Y4_N54
R1L39 = AMPP_FUNCTION(!R1_hub_mode_reg[1], !R1_irsr_reg[0], !R1L216, !R1L169, !R1_irsr_reg[2], !R1_irsr_reg[1]);


--R1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y3_N12
R1L21 = AMPP_FUNCTION(!R1L20, !R1_jtag_ir_reg[2], !R1_jtag_ir_reg[1], !R1_jtag_ir_reg[0], !R1_jtag_ir_reg[4], !R1_jtag_ir_reg[3]);


--R1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y3_N7
--register power-up is low

R1_reset_ena_reg = AMPP_FUNCTION(A1L5722, R1L169);


--T1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y3_N20
--register power-up is low

T1_tms_cnt[0] = AMPP_FUNCTION(A1L5722, T1L40, GND);


--T1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X1_Y3_N51
T1L39 = AMPP_FUNCTION(!T1_tms_cnt[2], !T1_tms_cnt[1], !T1_tms_cnt[0]);


--R1L203 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 at LABCELL_X4_Y3_N48
R1L203 = AMPP_FUNCTION(!T1_state[3], !R1_irf_reg[1][0], !R1_irsr_reg[0]);


--R1L167 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~5 at LABCELL_X2_Y3_N9
R1L167 = AMPP_FUNCTION(!R1_irsr_reg[10], !R1_irsr_reg[11]);


--R1L172 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at MLABCELL_X3_Y6_N6
R1L172 = AMPP_FUNCTION(!T1_state[3], !R1_hub_mode_reg[1], !R1_virtual_ir_scan_reg, !A1L5725, !T1L34, !R1L167);


--R1L204 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 at LABCELL_X4_Y3_N51
R1L204 = AMPP_FUNCTION(!T1_state[3], !R1_irf_reg[1][1], !R1_irsr_reg[1]);


--R1L205 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 at LABCELL_X4_Y3_N30
R1L205 = AMPP_FUNCTION(!R1_irf_reg[1][2], !R1_irsr_reg[2], !T1_state[3]);


--R1L206 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 at LABCELL_X4_Y5_N30
R1L206 = AMPP_FUNCTION(!R1_irf_reg[2][0], !R1_irsr_reg[0], !T1_state[3]);


--R1L177 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 at LABCELL_X4_Y5_N36
R1L177 = AMPP_FUNCTION(!R1_irsr_reg[11], !R1_virtual_ir_scan_reg, !T1L28, !T1_state[3], !R1_irsr_reg[10], !R1_hub_mode_reg[1]);


--R1L207 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 at LABCELL_X4_Y5_N33
R1L207 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_irf_reg[2][1], !T1_state[3]);


--R1L208 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X4_Y5_N48
R1L208 = AMPP_FUNCTION(!R1_irsr_reg[2], !R1_irf_reg[2][2], !T1_state[3]);


--R1L209 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 at LABCELL_X4_Y5_N51
R1L209 = AMPP_FUNCTION(!T1_state[3], !R1_irf_reg[2][3], !R1_irsr_reg[3]);


--R1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~10 at LABCELL_X4_Y6_N39
R1L103 = AMPP_FUNCTION(!R1_hub_mode_reg[0], !R1_irsr_reg[10], !R1_irsr_reg[3]);


--R1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~11 at LABCELL_X4_Y6_N48
R1L109 = AMPP_FUNCTION(!R1L102, !R1_irsr_reg[4], !A1L6573, !R1L103, !T1_state[3], !R1_irf_reg[3][3]);


--R1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12 at LABCELL_X4_Y9_N54
R1L110 = AMPP_FUNCTION(!T1_state[4], !R1_irsr_reg[3], !R1L109, !T1_state[3], !R1L106, !R1_virtual_ir_scan_reg);


--R1L183 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9 at LABCELL_X2_Y3_N0
R1L183 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !R1_hub_mode_reg[1], !T1L28, !T1_state[3], !R1_irsr_reg[10], !R1_irsr_reg[11]);


--R1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 at LABCELL_X2_Y7_N6
R1L112 = AMPP_FUNCTION(!R1_irsr_reg[4], !R1_irf_reg[3][4], !T1_state[3], !R1L101, !R1L107, !R1_irsr_reg[5]);


--R1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 at LABCELL_X2_Y7_N12
R1L127 = AMPP_FUNCTION(!T1_state[3], !R1L101, !R1_irsr_reg[6], !R1_irf_reg[3][5]);


--R1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 at LABCELL_X2_Y7_N15
R1L128 = AMPP_FUNCTION(!T1_state[3], !R1L101, !R1_irf_reg[3][6], !R1_irsr_reg[7]);


--R1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 at LABCELL_X2_Y7_N18
R1L129 = AMPP_FUNCTION(!T1_state[3], !R1L101, !R1_irf_reg[3][7], !R1_irsr_reg[8]);


--R1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 at LABCELL_X2_Y7_N21
R1L130 = AMPP_FUNCTION(!T1_state[3], !R1L101, !R1_irf_reg[3][8], !R1_irsr_reg[9]);


--R1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 at LABCELL_X2_Y7_N36
R1L131 = AMPP_FUNCTION(!T1_state[3], !R1L101, !R1_irf_reg[3][9], !R1_irsr_reg[10]);


--S3_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X2_Y5_N16
--register power-up is low

S3_WORD_SR[2] = AMPP_FUNCTION(A1L5722, S3L30, S3L20);


--S3_word_counter[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] at FF_X2_Y5_N22
--register power-up is low

S3_word_counter[5] = AMPP_FUNCTION(A1L5722, S3L15, GND, S3L7);


--S3L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X2_Y5_N48
S3L26 = AMPP_FUNCTION(!S3_word_counter[4], !S3_word_counter[5], !S3_word_counter[3], !S3_word_counter[0], !S3_word_counter[1]);


--S3L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X2_Y5_N57
S3L27 = AMPP_FUNCTION(!S3_word_counter[0], !S3_word_counter[3], !S3_word_counter[4], !S3_word_counter[1]);


--S3L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X2_Y5_N36
S3L28 = AMPP_FUNCTION(!S3_clear_signal, !T1_state[4], !S3_WORD_SR[2], !S3L27, !S3L26, !S3_word_counter[2]);


--S3L3 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Equal0~0 at LABCELL_X2_Y5_N18
S3L3 = AMPP_FUNCTION(!S3_word_counter[1], !S3_word_counter[5], !S3_word_counter[4], !S3_word_counter[0], !S3_word_counter[2], !S3_word_counter[3]);


--S3L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~0 at LABCELL_X2_Y5_N3
S3L7 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_dr_scan_reg, !R1_virtual_ir_scan_reg, !T1_state[4], !T1_state[8]);


--S3L1 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Add0~0 at MLABCELL_X3_Y5_N18
S3L1 = AMPP_FUNCTION(!S3_word_counter[0], !S3_word_counter[1], !S3_word_counter[3], !S3_word_counter[2]);


--S3L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1 at MLABCELL_X3_Y5_N33
S3L12 = AMPP_FUNCTION(!S3L1, !S3_word_counter[4], !S3L3, !S3_clear_signal);


--S3L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X3_Y5_N21
S3L13 = AMPP_FUNCTION(!S3_word_counter[0], !S3_word_counter[1], !S3L3, !S3_clear_signal);


--S3L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X3_Y5_N15
S3L14 = AMPP_FUNCTION(!S3_word_counter[0], !S3_clear_signal, !S3L3);


--R1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 at LABCELL_X4_Y4_N39
R1L36 = AMPP_FUNCTION(!R1_irsr_reg[11], !R1_irsr_reg[10], !R1_irsr_reg[0], !R1_irsr_reg[2], !R1_irsr_reg[1]);


--R1L37 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~2 at MLABCELL_X3_Y6_N51
R1L37 = AMPP_FUNCTION(!T1L34, !A1L5725, !R1L36, !R1_virtual_ir_scan_reg, !R1_hub_mode_reg[0]);


--R1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X2_Y5_N25
--register power-up is low

R1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5722, R1L32, R1L24);


--R1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X2_Y5_N45
R1L31 = AMPP_FUNCTION(!T1_state[3], !R1_hub_minor_ver_reg[2]);


--R1L156 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y5_N33
R1L156 = AMPP_FUNCTION(!S3_clear_signal, !R1L149Q);


--R1L155 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 at LABCELL_X4_Y5_N57
R1L155 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_ir_scan_reg, !R1_virtual_dr_scan_reg, !T1_state[8]);


--R1L157 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X1_Y1_N42
R1L157 = AMPP_FUNCTION(!R1L149Q, !S3_clear_signal, !R1_mixer_addr_reg_internal[1], !R1_mixer_addr_reg_internal[2], !R1_mixer_addr_reg_internal[4], !R1_mixer_addr_reg_internal[3]);


--R1L158 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X1_Y1_N9
R1L158 = AMPP_FUNCTION(!R1_mixer_addr_reg_internal[1], !R1_mixer_addr_reg_internal[0], !S3_clear_signal);


--R1L159 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y5_N45
R1L159 = AMPP_FUNCTION(!R1L149Q, !S3_clear_signal, !R1_mixer_addr_reg_internal[1], !R1L152Q);


--R1L160 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y5_N42
R1L160 = AMPP_FUNCTION(!R1L149Q, !R1_mixer_addr_reg_internal[1], !R1L152Q, !R1_mixer_addr_reg_internal[3], !S3_clear_signal);


--R1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y5_N48
R1L14 = AMPP_FUNCTION(!R1L152Q, !R1_mixer_addr_reg_internal[1], !R1L149Q, !R1_mixer_addr_reg_internal[3], !R1_mixer_addr_reg_internal[4]);


--R1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y1_N26
--register power-up is low

R1_design_hash_reg[2] = AMPP_FUNCTION(A1L5722, R1L17, R1L11);


--L1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y1_N19
--register power-up is low

L1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5722, R1_identity_contrib_shift_reg[1], GND, L1L6);


--R1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y1_N15
R1L15 = AMPP_FUNCTION(!R1L4, !R1L10, !R1L14, !L1_sldfabric_ident_writedata[1], !R1_design_hash_reg[2]);


--R1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X4_Y3_N25
--register power-up is low

R1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5722, R1_identity_contrib_shift_reg[1], GND, R1L48);


--R1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 at LABCELL_X4_Y5_N45
R1L98 = AMPP_FUNCTION(!R1_irsr_reg[1], !R1_irsr_reg[0], !R1_irsr_reg[10], !R1_irsr_reg[11]);


--L1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X4_Y5_N18
L1L6 = AMPP_FUNCTION(!T1_state[4], !R1L98, !T1_state[8], !R1_virtual_dr_scan_reg, !R1_irsr_reg[2]);


--T1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X1_Y3_N21
T1L40 = AMPP_FUNCTION(!A1L5725, !T1_tms_cnt[0]);


--T1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X1_Y3_N18
T1L41 = AMPP_FUNCTION(!T1_tms_cnt[0], !T1_tms_cnt[1]);


--S3_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X2_Y5_N55
--register power-up is low

S3_WORD_SR[3] = AMPP_FUNCTION(A1L5722, S3L32, S3L20);


--S3L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X2_Y5_N6
S3L29 = AMPP_FUNCTION(!S3_word_counter[1], !S3_word_counter[0], !S3_word_counter[4], !S3_word_counter[3], !S3_word_counter[2]);


--S3L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X2_Y5_N15
S3L30 = AMPP_FUNCTION(!S3_clear_signal, !S3_WORD_SR[3], !T1_state[4], !S3L29);


--S3L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X3_Y5_N24
S3L15 = AMPP_FUNCTION(!S3L1, !S3_word_counter[4], !S3_word_counter[5], !S3L3, !S3_clear_signal);


--R1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X2_Y5_N29
--register power-up is low

R1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5722, R1L33, R1L24);


--R1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X2_Y5_N24
R1L32 = AMPP_FUNCTION(!T1_state[3], !R1_hub_minor_ver_reg[3]);


--R1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y1_N33
R1L16 = AMPP_FUNCTION(!R1_mixer_addr_reg_internal[2], !R1_mixer_addr_reg_internal[3], !R1_mixer_addr_reg_internal[4], !R1_mixer_addr_reg_internal[1], !R1_mixer_addr_reg_internal[0]);


--R1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y1_N28
--register power-up is low

R1_design_hash_reg[3] = AMPP_FUNCTION(A1L5722, R1L19, R1L11);


--L1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y1_N22
--register power-up is low

L1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5722, R1_identity_contrib_shift_reg[2], GND, L1L6);


--R1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y1_N24
R1L17 = AMPP_FUNCTION(!R1L4, !R1L10, !L1_sldfabric_ident_writedata[2], !R1L16, !R1_design_hash_reg[3]);


--R1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X4_Y3_N28
--register power-up is low

R1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5722, R1L50, R1L48);


--R1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X4_Y5_N21
R1L48 = AMPP_FUNCTION(!T1_state[4], !R1L98, !R1_virtual_dr_scan_reg, !R1_irsr_reg[2]);


--S3L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X2_Y5_N51
S3L31 = AMPP_FUNCTION(!S3_word_counter[4], !S3_word_counter[5], !S3_word_counter[3], !S3_word_counter[1], !S3_word_counter[2]);


--S3L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~9 at LABCELL_X2_Y5_N54
S3L32 = AMPP_FUNCTION(!A1L5723, !S3_word_counter[0], !T1_state[4], !S3L31, !S3_clear_signal);


--R1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X2_Y5_N27
R1L33 = AMPP_FUNCTION(!T1_state[3], !A1L5723);


--R1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y1_N6
R1L18 = AMPP_FUNCTION(!R1_mixer_addr_reg_internal[1], !R1_mixer_addr_reg_internal[3], !R1_mixer_addr_reg_internal[4], !R1_mixer_addr_reg_internal[2], !R1L149Q);


--L1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y1_N4
--register power-up is low

L1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5722, R1_identity_contrib_shift_reg[3], GND, L1L6);


--R1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y1_N27
R1L19 = AMPP_FUNCTION(!R1L4, !R1L10, !R1L18, !A1L5723, !L1_sldfabric_ident_writedata[3]);


--R1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X4_Y3_N56
--register power-up is low

R1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5722, R1L52, R1L48);


--R1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X4_Y4_N59
--register power-up is low

R1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5722, A1L5723, GND, R1L48);


--S3L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X2_Y5_N30
S3L16 = AMPP_FUNCTION(!S3_clear_signal, !S3_word_counter[0], !S3_word_counter[2], !S3_word_counter[1]);


--S3L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~6 at MLABCELL_X3_Y5_N12
S3L17 = AMPP_FUNCTION(!S3_word_counter[0], !S3_clear_signal, !S3_word_counter[3], !S3_word_counter[1], !S3_word_counter[2]);


--R1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X1_Y3_N15
R1L137 = AMPP_FUNCTION(!R1_jtag_ir_reg[3]);


--R1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X1_Y3_N24
R1L134 = AMPP_FUNCTION(!R1_jtag_ir_reg[1]);




--T1L3 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell at LABCELL_X1_Y3_N3
T1L3 = AMPP_FUNCTION(!T1_state[0]);


--Y1_tdo_crc_val_shift_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0] at FF_X2_Y6_N26
--register power-up is low

Y1_tdo_crc_val_shift_reg[0] = AMPP_FUNCTION(A1L5722, Y1L287, Y1_tdo_crc_val_shift_reg[1], !Y1L203, Y1L286);


--EB6_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at FF_X1_Y10_N1
--register power-up is low

EB6_dffs[0] = AMPP_FUNCTION(A1L5722, EB6L3, FB1_is_buffer_wrapped_once_sig, !Y1_reset_all, Y1_sdr);


--Y1_tdo_crc_len_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0] at FF_X2_Y2_N1
--register power-up is low

Y1_tdo_crc_len_reg[0] = AMPP_FUNCTION(A1L5722, Y1L60, Y1_tdo_crc_len_reg[1], Y1L236, Y1L237, Y1L260);


--EB7_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] at FF_X1_Y8_N49
--register power-up is low

EB7_dffs[0] = AMPP_FUNCTION(A1L5722, EB7L4, EB7_dffs[1], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0] at FF_X1_Y6_N49
--register power-up is low

CB1_lfsr[0] = AMPP_FUNCTION(A1L5722, CB1L3, Y1_tdo_crc_val_calc_reset, !CB1L18);


--Y1_tdo_crc_val_shift_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1] at FF_X2_Y6_N28
--register power-up is low

Y1_tdo_crc_val_shift_reg[1] = AMPP_FUNCTION(A1L5722, Y1L289, Y1_tdo_crc_val_shift_reg[2], !Y1L203, Y1L286);


--EB6_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at FF_X1_Y10_N5
--register power-up is low

EB6_dffs[1] = AMPP_FUNCTION(A1L5722, EB6L5, FB1_last_buffer_write_address_sig[0], !Y1_reset_all, Y1_sdr);


--Y1L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~1 at LABCELL_X2_Y2_N0
Y1L60 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[0]);

--Y1L61 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~2 at LABCELL_X2_Y2_N0
Y1L61 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[0]);


--Y1_tdo_crc_len_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1] at FF_X2_Y2_N4
--register power-up is low

Y1_tdo_crc_len_reg[1] = AMPP_FUNCTION(A1L5722, Y1L64, Y1_tdo_crc_len_reg[2], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7] at FF_X2_Y2_N22
--register power-up is low

Y1_tdo_crc_len_reg[7] = AMPP_FUNCTION(A1L5722, Y1L68, Y1_tdo_crc_len_reg[8], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8] at FF_X2_Y2_N25
--register power-up is low

Y1_tdo_crc_len_reg[8] = AMPP_FUNCTION(A1L5722, Y1L72, Y1_tdo_crc_len_reg[9], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2] at FF_X2_Y2_N7
--register power-up is low

Y1_tdo_crc_len_reg[2] = AMPP_FUNCTION(A1L5722, Y1L76, Y1_tdo_crc_len_reg[3], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3] at FF_X2_Y2_N10
--register power-up is low

Y1_tdo_crc_len_reg[3] = AMPP_FUNCTION(A1L5722, Y1L80, Y1_tdo_crc_len_reg[4], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4] at FF_X2_Y2_N13
--register power-up is low

Y1_tdo_crc_len_reg[4] = AMPP_FUNCTION(A1L5722, Y1L84, Y1_tdo_crc_len_reg[5], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5] at FF_X2_Y2_N17
--register power-up is low

Y1_tdo_crc_len_reg[5] = AMPP_FUNCTION(A1L5722, Y1L88, Y1_tdo_crc_len_reg[6], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6] at FF_X2_Y2_N19
--register power-up is low

Y1_tdo_crc_len_reg[6] = AMPP_FUNCTION(A1L5722, Y1L92, Y1_tdo_crc_len_reg[7], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] at FF_X2_Y1_N25
--register power-up is low

Y1_tdo_crc_len_reg[28] = AMPP_FUNCTION(A1L5722, Y1L96, Y1_tdo_crc_len_reg[29], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] at FF_X2_Y1_N29
--register power-up is low

Y1_tdo_crc_len_reg[29] = AMPP_FUNCTION(A1L5722, Y1L100, Y1_tdo_crc_len_reg[30], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] at FF_X2_Y1_N31
--register power-up is low

Y1_tdo_crc_len_reg[30] = AMPP_FUNCTION(A1L5722, Y1L104, Y1_tdo_crc_len_reg[31], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] at FF_X2_Y1_N35
--register power-up is low

Y1_tdo_crc_len_reg[31] = AMPP_FUNCTION(A1L5722, Y1L108, A1L5723, Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] at FF_X2_Y2_N58
--register power-up is low

Y1_tdo_crc_len_reg[19] = AMPP_FUNCTION(A1L5722, Y1L112, Y1_tdo_crc_len_reg[20], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] at FF_X2_Y1_N7
--register power-up is low

Y1_tdo_crc_len_reg[22] = AMPP_FUNCTION(A1L5722, Y1L116, Y1_tdo_crc_len_reg[23], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] at FF_X2_Y1_N10
--register power-up is low

Y1_tdo_crc_len_reg[23] = AMPP_FUNCTION(A1L5722, Y1L120, Y1_tdo_crc_len_reg[24], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] at FF_X2_Y1_N13
--register power-up is low

Y1_tdo_crc_len_reg[24] = AMPP_FUNCTION(A1L5722, Y1L124, Y1_tdo_crc_len_reg[25], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] at FF_X2_Y1_N16
--register power-up is low

Y1_tdo_crc_len_reg[25] = AMPP_FUNCTION(A1L5722, Y1L128, Y1_tdo_crc_len_reg[26], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] at FF_X2_Y1_N19
--register power-up is low

Y1_tdo_crc_len_reg[26] = AMPP_FUNCTION(A1L5722, Y1L132, Y1_tdo_crc_len_reg[27], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] at FF_X2_Y1_N22
--register power-up is low

Y1_tdo_crc_len_reg[27] = AMPP_FUNCTION(A1L5722, Y1L136, Y1_tdo_crc_len_reg[28], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9] at FF_X2_Y2_N28
--register power-up is low

Y1_tdo_crc_len_reg[9] = AMPP_FUNCTION(A1L5722, Y1L140, Y1_tdo_crc_len_reg[10], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] at FF_X2_Y2_N32
--register power-up is low

Y1_tdo_crc_len_reg[10] = AMPP_FUNCTION(A1L5722, Y1L144, Y1_tdo_crc_len_reg[11], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] at FF_X2_Y2_N34
--register power-up is low

Y1_tdo_crc_len_reg[11] = AMPP_FUNCTION(A1L5722, Y1L148, Y1_tdo_crc_len_reg[12], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] at FF_X2_Y2_N37
--register power-up is low

Y1_tdo_crc_len_reg[12] = AMPP_FUNCTION(A1L5722, Y1L152, Y1_tdo_crc_len_reg[13], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] at FF_X2_Y2_N40
--register power-up is low

Y1_tdo_crc_len_reg[13] = AMPP_FUNCTION(A1L5722, Y1L156, Y1_tdo_crc_len_reg[14], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] at FF_X2_Y2_N44
--register power-up is low

Y1_tdo_crc_len_reg[14] = AMPP_FUNCTION(A1L5722, Y1L160, Y1_tdo_crc_len_reg[15], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] at FF_X2_Y2_N46
--register power-up is low

Y1_tdo_crc_len_reg[15] = AMPP_FUNCTION(A1L5722, Y1L164, Y1_tdo_crc_len_reg[16], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] at FF_X2_Y2_N49
--register power-up is low

Y1_tdo_crc_len_reg[16] = AMPP_FUNCTION(A1L5722, Y1L168, Y1_tdo_crc_len_reg[17], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] at FF_X2_Y2_N52
--register power-up is low

Y1_tdo_crc_len_reg[17] = AMPP_FUNCTION(A1L5722, Y1L172, Y1_tdo_crc_len_reg[18], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] at FF_X2_Y2_N56
--register power-up is low

Y1_tdo_crc_len_reg[18] = AMPP_FUNCTION(A1L5722, Y1L176, Y1_tdo_crc_len_reg[19], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] at FF_X2_Y1_N1
--register power-up is low

Y1_tdo_crc_len_reg[20] = AMPP_FUNCTION(A1L5722, Y1L180, Y1_tdo_crc_len_reg[21], Y1L236, Y1L237, Y1L260);


--Y1_tdo_crc_len_reg[21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] at FF_X2_Y1_N4
--register power-up is low

Y1_tdo_crc_len_reg[21] = AMPP_FUNCTION(A1L5722, Y1L184, Y1_tdo_crc_len_reg[22], Y1L236, Y1L237, Y1L260);


--AB1_xq[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] at FF_X1_Y9_N37
--register power-up is low

AB1_xq[0] = AMPP_FUNCTION(A1L5722, AB1L54, AB1_cells[0][0], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] at FF_X1_Y8_N52
--register power-up is low

EB7_dffs[1] = AMPP_FUNCTION(A1L5722, EB7L6, EB7_dffs[2], !Y1_reset_all, !Z1_status_ram_shift_load);


--KB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2] at FF_X3_Y8_N1
--register power-up is low

KB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L5722, KB1L28, D1L155, !Z1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0] at FF_X3_Y8_N5
--register power-up is low

KB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L5722, KB1L24, D1L155, !Z1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3] at FF_X3_Y8_N20
--register power-up is low

KB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L5722, KB1L30, D1L155, !Z1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1] at FF_X3_Y8_N22
--register power-up is low

KB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L5722, KB1L26, D1L155, !Z1_status_offload_shift_ena, KB1_cout_actual);


--CB1_lfsr[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1] at FF_X1_Y6_N34
--register power-up is low

CB1_lfsr[1] = AMPP_FUNCTION(A1L5722, CB1_lfsr[2], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2] at FF_X2_Y6_N43
--register power-up is low

Y1_tdo_crc_val_shift_reg[2] = AMPP_FUNCTION(A1L5722, Y1L291, Y1_tdo_crc_val_shift_reg[3], !Y1L203, Y1L286);


--FB1_counter[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] at FF_X8_Y8_N25
--register power-up is low

FB1_counter[6] = AMPP_FUNCTION(A1L5741, FB1L124, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7] at FF_X8_Y8_N22
--register power-up is low

FB1_counter[7] = AMPP_FUNCTION(A1L5741, FB1L125, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] at FF_X8_Y8_N13
--register power-up is low

FB1_counter[0] = AMPP_FUNCTION(A1L5741, FB1L126, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1] at FF_X8_Y8_N19
--register power-up is low

FB1_counter[1] = AMPP_FUNCTION(A1L5741, FB1L127, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] at FF_X8_Y8_N10
--register power-up is low

FB1_counter[2] = AMPP_FUNCTION(A1L5741, FB1L128, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3] at FF_X8_Y8_N7
--register power-up is low

FB1_counter[3] = AMPP_FUNCTION(A1L5741, FB1L129, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] at FF_X8_Y8_N2
--register power-up is low

FB1_counter[4] = AMPP_FUNCTION(A1L5741, FB1L130, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1_counter[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] at FF_X8_Y8_N28
--register power-up is low

FB1_counter[5] = AMPP_FUNCTION(A1L5741, FB1L131, !Y1_reset_all, FB1L121, Y1_collect_data);


--EB6_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at FF_X1_Y10_N56
--register power-up is low

EB6_dffs[2] = AMPP_FUNCTION(A1L5722, EB6L7, FB1_last_buffer_write_address_sig[1], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] at FF_X2_Y10_N40
--register power-up is low

FB1_last_buffer_write_address_sig[0] = AMPP_FUNCTION(A1L5741, FB1L71, FB1L180, GND, FB1L151);


--Y1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~5 at LABCELL_X2_Y2_N3
Y1L64 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[1], Y1L61);

--Y1L65 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~6 at LABCELL_X2_Y2_N3
Y1L65 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[1], Y1L61);


--Y1L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~9 at LABCELL_X2_Y2_N21
Y1L68 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[7], Y1L93);

--Y1L69 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~10 at LABCELL_X2_Y2_N21
Y1L69 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[7], Y1L93);


--Y1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~13 at LABCELL_X2_Y2_N24
Y1L72 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[8], Y1L69);

--Y1L73 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~14 at LABCELL_X2_Y2_N24
Y1L73 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[8], Y1L69);


--Y1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~17 at LABCELL_X2_Y2_N6
Y1L76 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[2], Y1L65);

--Y1L77 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~18 at LABCELL_X2_Y2_N6
Y1L77 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[2], Y1L65);


--Y1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~21 at LABCELL_X2_Y2_N9
Y1L80 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[3], Y1L77);

--Y1L81 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~22 at LABCELL_X2_Y2_N9
Y1L81 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[3], Y1L77);


--Y1L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~25 at LABCELL_X2_Y2_N12
Y1L84 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[4], Y1L81);

--Y1L85 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~26 at LABCELL_X2_Y2_N12
Y1L85 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[4], Y1L81);


--Y1L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~29 at LABCELL_X2_Y2_N15
Y1L88 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[5], Y1L85);

--Y1L89 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~30 at LABCELL_X2_Y2_N15
Y1L89 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[5], Y1L85);


--Y1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~33 at LABCELL_X2_Y2_N18
Y1L92 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[6], Y1L89);

--Y1L93 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~34 at LABCELL_X2_Y2_N18
Y1L93 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[6], Y1L89);


--Y1L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~37 at LABCELL_X2_Y1_N24
Y1L96 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[28], Y1L137);

--Y1L97 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~38 at LABCELL_X2_Y1_N24
Y1L97 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[28], Y1L137);


--Y1L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~41 at LABCELL_X2_Y1_N27
Y1L100 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[29], Y1L97);

--Y1L101 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~42 at LABCELL_X2_Y1_N27
Y1L101 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[29], Y1L97);


--Y1L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~45 at LABCELL_X2_Y1_N30
Y1L104 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[30], Y1L101);

--Y1L105 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~46 at LABCELL_X2_Y1_N30
Y1L105 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[30], Y1L101);


--Y1L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~49 at LABCELL_X2_Y1_N33
Y1L108 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[31], Y1L105);


--Y1L112 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~53 at LABCELL_X2_Y2_N57
Y1L112 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[19], Y1L177);

--Y1L113 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~54 at LABCELL_X2_Y2_N57
Y1L113 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[19], Y1L177);


--Y1L116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~57 at LABCELL_X2_Y1_N6
Y1L116 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[22], Y1L185);

--Y1L117 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~58 at LABCELL_X2_Y1_N6
Y1L117 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[22], Y1L185);


--Y1L120 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~61 at LABCELL_X2_Y1_N9
Y1L120 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[23], Y1L117);

--Y1L121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~62 at LABCELL_X2_Y1_N9
Y1L121 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[23], Y1L117);


--Y1L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~65 at LABCELL_X2_Y1_N12
Y1L124 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[24], Y1L121);

--Y1L125 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~66 at LABCELL_X2_Y1_N12
Y1L125 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[24], Y1L121);


--Y1L128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~69 at LABCELL_X2_Y1_N15
Y1L128 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[25], Y1L125);

--Y1L129 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~70 at LABCELL_X2_Y1_N15
Y1L129 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[25], Y1L125);


--Y1L132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~73 at LABCELL_X2_Y1_N18
Y1L132 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[26], Y1L129);

--Y1L133 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~74 at LABCELL_X2_Y1_N18
Y1L133 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[26], Y1L129);


--Y1L136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~77 at LABCELL_X2_Y1_N21
Y1L136 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[27], Y1L133);

--Y1L137 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~78 at LABCELL_X2_Y1_N21
Y1L137 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[27], Y1L133);


--Y1L140 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~81 at LABCELL_X2_Y2_N27
Y1L140 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[9], Y1L73);

--Y1L141 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~82 at LABCELL_X2_Y2_N27
Y1L141 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[9], Y1L73);


--Y1L144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~85 at LABCELL_X2_Y2_N30
Y1L144 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[10], Y1L141);

--Y1L145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~86 at LABCELL_X2_Y2_N30
Y1L145 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[10], Y1L141);


--Y1L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~89 at LABCELL_X2_Y2_N33
Y1L148 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[11], Y1L145);

--Y1L149 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~90 at LABCELL_X2_Y2_N33
Y1L149 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[11], Y1L145);


--Y1L152 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~93 at LABCELL_X2_Y2_N36
Y1L152 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[12], Y1L149);

--Y1L153 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~94 at LABCELL_X2_Y2_N36
Y1L153 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[12], Y1L149);


--Y1L156 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~97 at LABCELL_X2_Y2_N39
Y1L156 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[13], Y1L153);

--Y1L157 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~98 at LABCELL_X2_Y2_N39
Y1L157 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[13], Y1L153);


--Y1L160 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~101 at LABCELL_X2_Y2_N42
Y1L160 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[14], Y1L157);

--Y1L161 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~102 at LABCELL_X2_Y2_N42
Y1L161 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[14], Y1L157);


--Y1L164 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~105 at LABCELL_X2_Y2_N45
Y1L164 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[15], Y1L161);

--Y1L165 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~106 at LABCELL_X2_Y2_N45
Y1L165 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[15], Y1L161);


--Y1L168 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~109 at LABCELL_X2_Y2_N48
Y1L168 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[16], Y1L165);

--Y1L169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~110 at LABCELL_X2_Y2_N48
Y1L169 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[16], Y1L165);


--Y1L172 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~113 at LABCELL_X2_Y2_N51
Y1L172 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[17], Y1L169);

--Y1L173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~114 at LABCELL_X2_Y2_N51
Y1L173 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[17], Y1L169);


--Y1L176 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~117 at LABCELL_X2_Y2_N54
Y1L176 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[18], Y1L173);

--Y1L177 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~118 at LABCELL_X2_Y2_N54
Y1L177 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[18], Y1L173);


--Y1L180 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~121 at LABCELL_X2_Y1_N0
Y1L180 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[20], Y1L113);

--Y1L181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~122 at LABCELL_X2_Y1_N0
Y1L181 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[20], Y1L113);


--Y1L184 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~125 at LABCELL_X2_Y1_N3
Y1L184 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[21], Y1L181);

--Y1L185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~126 at LABCELL_X2_Y1_N3
Y1L185 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[21], Y1L181);


--AB1_xq[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] at FF_X1_Y9_N40
--register power-up is low

AB1_xq[1] = AMPP_FUNCTION(A1L5722, AB1L56, AB1_cells[0][1], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] at FF_X1_Y8_N43
--register power-up is low

EB7_dffs[2] = AMPP_FUNCTION(A1L5722, EB7L8, EB7_dffs[3], !Y1_reset_all, !Z1_status_ram_shift_load);


--KB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita2 at MLABCELL_X3_Y8_N36
KB1_counter_comb_bita2 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], KB1L8);

--KB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita2~COUT at MLABCELL_X3_Y8_N36
KB1L12 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], KB1L8);


--KB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita3~1 at MLABCELL_X3_Y8_N42
KB1L16 = AMPP_FUNCTION(KB1L20);


--KB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita0 at MLABCELL_X3_Y8_N30
KB1_counter_comb_bita0 = AMPP_FUNCTION(!KB1_counter_reg_bit[0]);

--KB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita0~COUT at MLABCELL_X3_Y8_N30
KB1L4 = AMPP_FUNCTION(!KB1_counter_reg_bit[0]);


--KB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita3 at MLABCELL_X3_Y8_N39
KB1_counter_comb_bita3 = AMPP_FUNCTION(!KB1_counter_reg_bit[3], KB1L12);

--KB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita3~COUT at MLABCELL_X3_Y8_N39
KB1L20 = AMPP_FUNCTION(!KB1_counter_reg_bit[3], KB1L12);


--KB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita1 at MLABCELL_X3_Y8_N33
KB1_counter_comb_bita1 = AMPP_FUNCTION(!KB1_counter_reg_bit[1], KB1L4);

--KB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_comb_bita1~COUT at MLABCELL_X3_Y8_N33
KB1L8 = AMPP_FUNCTION(!KB1_counter_reg_bit[1], KB1L4);


--FB1L51 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1 at MLABCELL_X3_Y10_N36
FB1L51 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[2], FB1L76);

--FB1L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2 at MLABCELL_X3_Y10_N36
FB1L52 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[2], FB1L76);


--FB1L55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5 at MLABCELL_X3_Y10_N39
FB1L55 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[3], FB1L52);

--FB1L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6 at MLABCELL_X3_Y10_N39
FB1L56 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[3], FB1L52);


--FB1L59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9 at MLABCELL_X3_Y10_N42
FB1L59 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[4], FB1L56);

--FB1L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10 at MLABCELL_X3_Y10_N42
FB1L60 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[4], FB1L56);


--FB1L63 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13 at MLABCELL_X3_Y10_N45
FB1L63 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[5], FB1L60);

--FB1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14 at MLABCELL_X3_Y10_N45
FB1L64 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[5], FB1L60);


--FB1L67 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17 at MLABCELL_X3_Y10_N48
FB1L67 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[6], FB1L64);


--FB1L71 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21 at MLABCELL_X3_Y10_N30
FB1L71 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[0]);

--FB1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22 at MLABCELL_X3_Y10_N30
FB1L72 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[0]);


--FB1L75 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25 at MLABCELL_X3_Y10_N33
FB1L75 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[1], FB1L72);

--FB1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~26 at MLABCELL_X3_Y10_N33
FB1L76 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[1], FB1L72);


--CB1_lfsr[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2] at FF_X1_Y6_N1
--register power-up is low

CB1_lfsr[2] = AMPP_FUNCTION(A1L5722, CB1L6, Y1_tdo_crc_val_calc_reset, !CB1L18);


--Y1_tdo_crc_val_shift_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3] at FF_X2_Y6_N46
--register power-up is low

Y1_tdo_crc_val_shift_reg[3] = AMPP_FUNCTION(A1L5722, Y1L293, Y1_tdo_crc_val_shift_reg[4], !Y1L203, Y1L286);


--FB1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~1 at MLABCELL_X8_Y7_N45
FB1L23 = AMPP_FUNCTION(!EB4_dffs[6], FB1L48);

--FB1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~2 at MLABCELL_X8_Y7_N45
FB1L24 = AMPP_FUNCTION(!EB4_dffs[6], FB1L48);


--FB1L79 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~1 at MLABCELL_X8_Y8_N48
FB1L79 = AMPP_FUNCTION(!FB1_counter[6], FB1L108);

--FB1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2 at MLABCELL_X8_Y8_N48
FB1L80 = AMPP_FUNCTION(!FB1_counter[6], FB1L108);


--FB1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~5 at MLABCELL_X8_Y7_N48
FB1L27 = AMPP_FUNCTION(FB1L24);


--FB1L83 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~5 at MLABCELL_X8_Y8_N51
FB1L83 = AMPP_FUNCTION(!FB1_counter[7], FB1L80);


--FB1L87 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9 at MLABCELL_X8_Y8_N30
FB1L87 = AMPP_FUNCTION(!FB1_counter[0]);

--FB1L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~10 at MLABCELL_X8_Y8_N30
FB1L88 = AMPP_FUNCTION(!FB1_counter[0]);


--FB1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~9 at MLABCELL_X8_Y7_N30
FB1L31 = AMPP_FUNCTION(!EB4_dffs[0], !EB4_dffs[1]);

--FB1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~10 at MLABCELL_X8_Y7_N30
FB1L32 = AMPP_FUNCTION(!EB4_dffs[0], !EB4_dffs[1]);


--FB1L91 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13 at MLABCELL_X8_Y8_N33
FB1L91 = AMPP_FUNCTION(!FB1L115Q, FB1L88);

--FB1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~14 at MLABCELL_X8_Y8_N33
FB1L92 = AMPP_FUNCTION(!FB1L115Q, FB1L88);


--FB1L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~13 at MLABCELL_X8_Y7_N33
FB1L35 = AMPP_FUNCTION(!EB4_dffs[2], FB1L32);

--FB1L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~14 at MLABCELL_X8_Y7_N33
FB1L36 = AMPP_FUNCTION(!EB4_dffs[2], FB1L32);


--FB1L95 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17 at MLABCELL_X8_Y8_N36
FB1L95 = AMPP_FUNCTION(!FB1_counter[2], FB1L92);

--FB1L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~18 at MLABCELL_X8_Y8_N36
FB1L96 = AMPP_FUNCTION(!FB1_counter[2], FB1L92);


--FB1L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~17 at MLABCELL_X8_Y7_N36
FB1L39 = AMPP_FUNCTION(!EB4_dffs[3], FB1L36);

--FB1L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~18 at MLABCELL_X8_Y7_N36
FB1L40 = AMPP_FUNCTION(!EB4_dffs[3], FB1L36);


--FB1L99 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~21 at MLABCELL_X8_Y8_N39
FB1L99 = AMPP_FUNCTION(!FB1_counter[3], FB1L96);

--FB1L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~22 at MLABCELL_X8_Y8_N39
FB1L100 = AMPP_FUNCTION(!FB1_counter[3], FB1L96);


--FB1L43 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~21 at MLABCELL_X8_Y7_N39
FB1L43 = AMPP_FUNCTION(!EB4_dffs[4], FB1L40);

--FB1L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~22 at MLABCELL_X8_Y7_N39
FB1L44 = AMPP_FUNCTION(!EB4_dffs[4], FB1L40);


--FB1L103 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~25 at MLABCELL_X8_Y8_N42
FB1L103 = AMPP_FUNCTION(!FB1_counter[4], FB1L100);

--FB1L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~26 at MLABCELL_X8_Y8_N42
FB1L104 = AMPP_FUNCTION(!FB1_counter[4], FB1L100);


--FB1L47 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~25 at MLABCELL_X8_Y7_N42
FB1L47 = AMPP_FUNCTION(!EB4_dffs[5], FB1L44);

--FB1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~26 at MLABCELL_X8_Y7_N42
FB1L48 = AMPP_FUNCTION(!EB4_dffs[5], FB1L44);


--FB1L107 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~29 at MLABCELL_X8_Y8_N45
FB1L107 = AMPP_FUNCTION(!FB1_counter[5], FB1L104);

--FB1L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~30 at MLABCELL_X8_Y8_N45
FB1L108 = AMPP_FUNCTION(!FB1_counter[5], FB1L104);


--EB6_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at FF_X1_Y10_N58
--register power-up is low

EB6_dffs[3] = AMPP_FUNCTION(A1L5722, EB6L9, FB1_last_buffer_write_address_sig[2], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] at FF_X2_Y10_N7
--register power-up is low

FB1_last_buffer_write_address_sig[1] = AMPP_FUNCTION(A1L5741, FB1L153, FB1L180, FB1L151);


--MB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0] at FF_X3_Y7_N40
--register power-up is low

MB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L5722, MB1L12, D1L155, Z1_status_buf_read_reset, MB1_cout_actual, Z1L4);


--AB1_xq[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] at FF_X1_Y9_N31
--register power-up is low

AB1_xq[2] = AMPP_FUNCTION(A1L5722, AB1L58, AB1_cells[0][2], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] at FF_X1_Y8_N46
--register power-up is low

EB7_dffs[3] = AMPP_FUNCTION(A1L5722, EB7L10, EB7_dffs[4], !Y1_reset_all, !Z1_status_ram_shift_load);


--FB1_\buffer_manager:next_address[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] at FF_X3_Y10_N28
--register power-up is low

FB1_\buffer_manager:next_address[2] = AMPP_FUNCTION(A1L5741, FB1L51, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--FB1_\buffer_manager:next_address[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] at FF_X3_Y10_N35
--register power-up is low

FB1_\buffer_manager:next_address[3] = AMPP_FUNCTION(A1L5741, FB1L55, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--FB1_\buffer_manager:next_address[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] at FF_X3_Y10_N8
--register power-up is low

FB1_\buffer_manager:next_address[4] = AMPP_FUNCTION(A1L5741, FB1L59, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--FB1_\buffer_manager:next_address[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] at FF_X3_Y10_N32
--register power-up is low

FB1_\buffer_manager:next_address[5] = AMPP_FUNCTION(A1L5741, FB1L63, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--FB1_\buffer_manager:next_address[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] at FF_X3_Y10_N26
--register power-up is low

FB1_\buffer_manager:next_address[6] = AMPP_FUNCTION(A1L5741, FB1L20, !Y1_reset_all, FB1L180, Y1_collect_data);


--FB1_\buffer_manager:next_address[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] at FF_X3_Y10_N13
--register power-up is low

FB1_\buffer_manager:next_address[0] = AMPP_FUNCTION(A1L5741, FB1L71, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--FB1_\buffer_manager:next_address[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] at FF_X3_Y10_N56
--register power-up is low

FB1_\buffer_manager:next_address[1] = AMPP_FUNCTION(A1L5741, FB1L75, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--CB1_lfsr[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3] at FF_X1_Y6_N4
--register power-up is low

CB1_lfsr[3] = AMPP_FUNCTION(A1L5722, CB1_lfsr[4], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4] at FF_X2_Y6_N37
--register power-up is low

Y1_tdo_crc_val_shift_reg[4] = AMPP_FUNCTION(A1L5722, Y1L295, Y1_tdo_crc_val_shift_reg[5], !Y1L203, Y1L286);


--EB6_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at FF_X1_Y10_N49
--register power-up is low

EB6_dffs[4] = AMPP_FUNCTION(A1L5722, EB6L11, FB1_last_buffer_write_address_sig[3], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] at FF_X2_Y10_N50
--register power-up is low

FB1_last_buffer_write_address_sig[2] = AMPP_FUNCTION(A1L5741, FB1L155, FB1L180, FB1L151);


--MB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0 at MLABCELL_X3_Y7_N30
MB1_counter_comb_bita0 = AMPP_FUNCTION(!MB1_counter_reg_bit[0]);

--MB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0~COUT at MLABCELL_X3_Y7_N30
MB1L8 = AMPP_FUNCTION(!MB1_counter_reg_bit[0]);


--MB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0~1 at MLABCELL_X3_Y7_N33
MB1L4 = AMPP_FUNCTION(MB1L8);


--AB1_xq[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] at FF_X1_Y9_N34
--register power-up is low

AB1_xq[3] = AMPP_FUNCTION(A1L5722, AB1L60, AB1_cells[0][3], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] at FF_X1_Y8_N1
--register power-up is low

EB7_dffs[4] = AMPP_FUNCTION(A1L5722, EB7L12, EB7_dffs[5], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4] at FF_X1_Y6_N22
--register power-up is low

CB1_lfsr[4] = AMPP_FUNCTION(A1L5722, CB1_lfsr[5], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5] at FF_X2_Y6_N40
--register power-up is low

Y1_tdo_crc_val_shift_reg[5] = AMPP_FUNCTION(A1L5722, Y1L297, Y1_tdo_crc_val_shift_reg[6], !Y1L203, Y1L286);


--EB6_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at FF_X1_Y10_N52
--register power-up is low

EB6_dffs[5] = AMPP_FUNCTION(A1L5722, EB6L13, FB1_last_buffer_write_address_sig[4], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] at FF_X2_Y10_N23
--register power-up is low

FB1_last_buffer_write_address_sig[3] = AMPP_FUNCTION(A1L5741, FB1L55, FB1L180, GND, FB1L151);


--FB1_\buffer_manager:last_trigger_address_var[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] at FF_X3_Y10_N52
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[0] = AMPP_FUNCTION(A1L5741, FB1L71, !Y1_reset_all, FB1L180, GND, FB1L141);


--AB1_xq[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] at FF_X1_Y9_N14
--register power-up is low

AB1_xq[4] = AMPP_FUNCTION(A1L5722, AB1L62, AB1_cells[0][4], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] at FF_X1_Y8_N4
--register power-up is low

EB7_dffs[5] = AMPP_FUNCTION(A1L5722, EB7L14, EB7_dffs[6], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5] at FF_X1_Y6_N25
--register power-up is low

CB1_lfsr[5] = AMPP_FUNCTION(A1L5722, CB1L20, Y1_tdo_crc_val_calc_reset, !CB1L18);


--Y1_tdo_crc_val_shift_reg[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6] at FF_X2_Y6_N19
--register power-up is low

Y1_tdo_crc_val_shift_reg[6] = AMPP_FUNCTION(A1L5722, Y1L299, Y1_tdo_crc_val_shift_reg[7], !Y1L203, Y1L286);


--EB6_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at FF_X1_Y10_N31
--register power-up is low

EB6_dffs[6] = AMPP_FUNCTION(A1L5722, EB6L15, FB1_last_buffer_write_address_sig[5], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] at FF_X2_Y10_N25
--register power-up is low

FB1_last_buffer_write_address_sig[4] = AMPP_FUNCTION(A1L5741, FB1L158, FB1L180, FB1L151);


--FB1_\buffer_manager:last_trigger_address_var[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] at FF_X3_Y10_N4
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[1] = AMPP_FUNCTION(A1L5741, FB1L75, !Y1_reset_all, FB1L180, GND, FB1L141);


--AB1_xq[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] at FF_X1_Y9_N16
--register power-up is low

AB1_xq[5] = AMPP_FUNCTION(A1L5722, AB1L64, AB1_cells[0][5], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] at FF_X1_Y8_N19
--register power-up is low

EB7_dffs[6] = AMPP_FUNCTION(A1L5722, EB7L16, EB7_dffs[7], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6] at FF_X1_Y6_N28
--register power-up is low

CB1_lfsr[6] = AMPP_FUNCTION(A1L5722, CB1_lfsr[7], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7] at FF_X2_Y6_N22
--register power-up is low

Y1_tdo_crc_val_shift_reg[7] = AMPP_FUNCTION(A1L5722, Y1L301, Y1_tdo_crc_val_shift_reg[8], !Y1L203, Y1L286);


--EB6_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at FF_X1_Y10_N34
--register power-up is low

EB6_dffs[7] = AMPP_FUNCTION(A1L5722, EB6L17, FB1_last_buffer_write_address_sig[6], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] at FF_X2_Y10_N46
--register power-up is low

FB1_last_buffer_write_address_sig[5] = AMPP_FUNCTION(A1L5741, FB1L160, FB1L180, FB1L151);


--FB1_\buffer_manager:last_trigger_address_var[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] at FF_X3_Y10_N38
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[2] = AMPP_FUNCTION(A1L5741, FB1L51, !Y1_reset_all, FB1L180, FB1L141);


--AB1_xq[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] at FF_X1_Y9_N43
--register power-up is low

AB1_xq[6] = AMPP_FUNCTION(A1L5722, AB1L66, AB1_cells[0][6], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] at FF_X1_Y8_N22
--register power-up is low

EB7_dffs[7] = AMPP_FUNCTION(A1L5722, EB7L18, EB7_dffs[8], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7] at FF_X1_Y6_N47
--register power-up is low

CB1_lfsr[7] = AMPP_FUNCTION(A1L5722, CB1_lfsr[8], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8] at FF_X2_Y6_N13
--register power-up is low

Y1_tdo_crc_val_shift_reg[8] = AMPP_FUNCTION(A1L5722, Y1L303, Y1_tdo_crc_val_shift_reg[9], !Y1L203, Y1L286);


--EB6_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at FF_X1_Y10_N13
--register power-up is low

EB6_dffs[8] = AMPP_FUNCTION(A1L5722, EB6L19, FB1_\buffer_manager:last_trigger_address_var[0], !Y1_reset_all, Y1_sdr);


--FB1_last_buffer_write_address_sig[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] at FF_X2_Y10_N13
--register power-up is low

FB1_last_buffer_write_address_sig[6] = AMPP_FUNCTION(A1L5741, FB1L67, FB1L180, GND, FB1L151);


--FB1_\buffer_manager:last_trigger_address_var[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] at FF_X3_Y10_N41
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[3] = AMPP_FUNCTION(A1L5741, FB1L55, !Y1_reset_all, FB1L180, FB1L141);


--AB1_xq[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] at FF_X1_Y9_N46
--register power-up is low

AB1_xq[7] = AMPP_FUNCTION(A1L5722, AB1L68, AB1_cells[0][7], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] at FF_X1_Y8_N13
--register power-up is low

EB7_dffs[8] = AMPP_FUNCTION(A1L5722, EB7L20, EB7_dffs[9], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8] at FF_X1_Y6_N40
--register power-up is low

CB1_lfsr[8] = AMPP_FUNCTION(A1L5722, CB1_lfsr[9], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9] at FF_X2_Y6_N16
--register power-up is low

Y1_tdo_crc_val_shift_reg[9] = AMPP_FUNCTION(A1L5722, Y1L305, Y1_tdo_crc_val_shift_reg[10], !Y1L203, Y1L286);


--EB6_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at FF_X1_Y10_N17
--register power-up is low

EB6_dffs[9] = AMPP_FUNCTION(A1L5722, EB6L21, FB1_\buffer_manager:last_trigger_address_var[1], !Y1_reset_all, Y1_sdr);


--FB1_\buffer_manager:last_trigger_address_var[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] at FF_X3_Y10_N44
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[4] = AMPP_FUNCTION(A1L5741, FB1L59, !Y1_reset_all, FB1L180, FB1L141);


--AB1_xq[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] at FF_X1_Y9_N25
--register power-up is low

AB1_xq[8] = AMPP_FUNCTION(A1L5722, AB1L70, AB1_cells[0][8], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] at FF_X1_Y8_N16
--register power-up is low

EB7_dffs[9] = AMPP_FUNCTION(A1L5722, EB7L22, EB7_dffs[10], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9] at FF_X1_Y6_N55
--register power-up is low

CB1_lfsr[9] = AMPP_FUNCTION(A1L5722, CB1_lfsr[10], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10] at FF_X2_Y6_N55
--register power-up is low

Y1_tdo_crc_val_shift_reg[10] = AMPP_FUNCTION(A1L5722, Y1L307, Y1_tdo_crc_val_shift_reg[11], !Y1L203, Y1L286);


--EB6_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at FF_X1_Y10_N43
--register power-up is low

EB6_dffs[10] = AMPP_FUNCTION(A1L5722, EB6L23, FB1_\buffer_manager:last_trigger_address_var[2], !Y1_reset_all, Y1_sdr);


--FB1_\buffer_manager:last_trigger_address_var[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] at FF_X3_Y10_N47
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[5] = AMPP_FUNCTION(A1L5741, FB1L63, !Y1_reset_all, FB1L180, FB1L141);


--AB1_xq[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] at FF_X1_Y9_N22
--register power-up is low

AB1_xq[9] = AMPP_FUNCTION(A1L5722, AB1L72, AB1_cells[0][9], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] at FF_X1_Y8_N55
--register power-up is low

EB7_dffs[10] = AMPP_FUNCTION(A1L5722, EB7L24, EB7_dffs[11], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10] at FF_X1_Y6_N38
--register power-up is low

CB1_lfsr[10] = AMPP_FUNCTION(A1L5722, CB1_lfsr[11], Y1_tdo_crc_val_calc_reset, GND, !CB1L18);


--Y1_tdo_crc_val_shift_reg[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11] at FF_X2_Y6_N58
--register power-up is low

Y1_tdo_crc_val_shift_reg[11] = AMPP_FUNCTION(A1L5722, Y1L309, Y1_tdo_crc_val_shift_reg[12], !Y1L203, Y1L286);


--EB6_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at FF_X1_Y10_N47
--register power-up is low

EB6_dffs[11] = AMPP_FUNCTION(A1L5722, EB6L25, FB1_\buffer_manager:last_trigger_address_var[3], !Y1_reset_all, Y1_sdr);


--FB1_\buffer_manager:last_trigger_address_var[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] at FF_X3_Y10_N50
--register power-up is low

FB1_\buffer_manager:last_trigger_address_var[6] = AMPP_FUNCTION(A1L5741, FB1L67, !Y1_reset_all, FB1L180, FB1L141);


--AB1_xq[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] at FF_X1_Y9_N19
--register power-up is low

AB1_xq[10] = AMPP_FUNCTION(A1L5722, AB1L74, AB1_cells[0][10], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] at FF_X1_Y8_N58
--register power-up is low

EB7_dffs[11] = AMPP_FUNCTION(A1L5722, EB7L26, EB7_dffs[12], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11] at FF_X1_Y6_N43
--register power-up is low

CB1_lfsr[11] = AMPP_FUNCTION(A1L5722, CB1L16, Y1_tdo_crc_val_calc_reset, !CB1L18);


--Y1_tdo_crc_val_shift_reg[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12] at FF_X2_Y6_N1
--register power-up is low

Y1_tdo_crc_val_shift_reg[12] = AMPP_FUNCTION(A1L5722, Y1L311, Y1_tdo_crc_val_shift_reg[13], !Y1L203, Y1L286);


--EB6_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at FF_X1_Y10_N38
--register power-up is low

EB6_dffs[12] = AMPP_FUNCTION(A1L5722, EB6L27, FB1_\buffer_manager:last_trigger_address_var[4], !Y1_reset_all, Y1_sdr);


--AB1_xq[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] at FF_X7_Y8_N1
--register power-up is low

AB1_xq[11] = AMPP_FUNCTION(A1L5722, AB1L76, AB1_cells[0][11], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] at FF_X1_Y8_N25
--register power-up is low

EB7_dffs[12] = AMPP_FUNCTION(A1L5722, EB7L28, EB7_dffs[13], !Y1_reset_all, !Z1_status_ram_shift_load);


--CB1_lfsr[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12] at FF_X1_Y6_N19
--register power-up is low

CB1_lfsr[12] = AMPP_FUNCTION(A1L5722, CB1L21, Y1_tdo_crc_val_calc_reset, !CB1L18);


--EB6_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at FF_X1_Y10_N40
--register power-up is low

EB6_dffs[13] = AMPP_FUNCTION(A1L5722, EB6L29, FB1_\buffer_manager:last_trigger_address_var[5], !Y1_reset_all, Y1_sdr);


--AB1_xq[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] at FF_X1_Y9_N1
--register power-up is low

AB1_xq[12] = AMPP_FUNCTION(A1L5722, AB1L78, AB1_cells[0][12], !AB1_xraddr[0], R1_irf_reg[3][7]);


--EB7_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] at FF_X1_Y8_N28
--register power-up is low

EB7_dffs[13] = AMPP_FUNCTION(A1L5722, EB7L30, EB7_dffs[14], !Y1_reset_all, !Z1_status_ram_shift_load);


--EB6_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at FF_X1_Y10_N20
--register power-up is low

EB6_dffs[14] = AMPP_FUNCTION(A1L5722, EB6L31, FB1_\buffer_manager:last_trigger_address_var[6], !Y1_reset_all, Y1_sdr);


--AB1_xq[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] at FF_X1_Y9_N4
--register power-up is low

AB1_xq[13] = AMPP_FUNCTION(A1L5722, AB1L80, AB1_cells[0][13], !AB1_xraddr[0], R1_irf_reg[3][7]);


--AB1_xq[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] at FF_X1_Y9_N7
--register power-up is low

AB1_xq[14] = AMPP_FUNCTION(A1L5722, AB1L82, AB1_cells[0][14], !AB1_xraddr[0], R1_irf_reg[3][7]);


--TB1_ram_block1a0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a0 at M10K_X5_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 8, Port B Logical Depth: 128, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a0 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a7 at M10K_X5_Y8_N0
TB1_ram_block1a7 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a6 at M10K_X5_Y8_N0
TB1_ram_block1a6 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a5 at M10K_X5_Y8_N0
TB1_ram_block1a5 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a4 at M10K_X5_Y8_N0
TB1_ram_block1a4 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a3 at M10K_X5_Y8_N0
TB1_ram_block1a3 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a2 at M10K_X5_Y8_N0
TB1_ram_block1a2 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);

--TB1_ram_block1a1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m884:auto_generated|ram_block1a1 at M10K_X5_Y8_N0
TB1_ram_block1a1 = AMPP_FUNCTION(Y1_buffer_write_enable_delayed, GND, A1L5741, A1L5722, Y1_buffer_write_enable_delayed, R1_irf_reg[3][4], Y1_acq_data_in_pipe_reg[3][0], Y1_buffer_write_address_delayed[0], Y1_buffer_write_address_delayed[1], Y1_buffer_write_address_delayed[2], Y1_buffer_write_address_delayed[3], Y1_buffer_write_address_delayed[4], Y1_buffer_write_address_delayed[5], Y1_buffer_write_address_delayed[6], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], GND, GND, Y1_acq_data_in_pipe_reg[3][1], Y1_acq_data_in_pipe_reg[3][2], Y1_acq_data_in_pipe_reg[3][3], Y1_acq_data_in_pipe_reg[3][4], Y1_acq_data_in_pipe_reg[3][5], Y1_acq_data_in_pipe_reg[3][6], Y1_acq_data_in_pipe_reg[3][7]);


--HB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_reg_bit[0] at FF_X6_Y8_N40
--register power-up is low

HB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L5722, HB1_counter_comb_bita0, !Z1_offload_shift_ena, GND);


--HB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_reg_bit[2] at FF_X6_Y8_N16
--register power-up is low

HB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L5722, HB1_counter_comb_bita2, !Z1_offload_shift_ena, GND);


--HB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_reg_bit[1] at FF_X6_Y8_N13
--register power-up is low

HB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L5722, HB1L16, !Z1_offload_shift_ena);


--JB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0] at FF_X2_Y8_N28
--register power-up is low

JB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L5722, JB1_counter_comb_bita0, Z1_acq_buf_read_reset, GND, Z1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[1] at FF_X2_Y8_N44
--register power-up is low

JB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L5722, JB1_counter_comb_bita1, Z1_acq_buf_read_reset, GND, Z1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[2] at FF_X2_Y8_N22
--register power-up is low

JB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L5722, JB1_counter_comb_bita2, Z1_acq_buf_read_reset, GND, Z1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[3] at FF_X2_Y8_N25
--register power-up is low

JB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L5722, JB1_counter_comb_bita3, Z1_acq_buf_read_reset, GND, Z1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4] at FF_X2_Y8_N47
--register power-up is low

JB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L5722, JB1L35, Z1_acq_buf_read_reset, Z1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5] at FF_X2_Y8_N41
--register power-up is low

JB1_counter_reg_bit[5] = AMPP_FUNCTION(A1L5722, JB1_counter_comb_bita5, Z1_acq_buf_read_reset, GND, Z1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6] at FF_X2_Y8_N37
--register power-up is low

JB1_counter_reg_bit[6] = AMPP_FUNCTION(A1L5722, JB1L38, Z1_acq_buf_read_reset, Z1_read_pointer_counter_clk_ena);


--HB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_comb_bita0 at MLABCELL_X6_Y8_N30
HB1_counter_comb_bita0 = AMPP_FUNCTION(!HB1_counter_reg_bit[0]);

--HB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_comb_bita0~COUT at MLABCELL_X6_Y8_N30
HB1L3 = AMPP_FUNCTION(!HB1_counter_reg_bit[0]);


--HB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_comb_bita2 at MLABCELL_X6_Y8_N36
HB1_counter_comb_bita2 = AMPP_FUNCTION(!HB1_counter_reg_bit[2], HB1L7);


--HB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_comb_bita1 at MLABCELL_X6_Y8_N33
HB1_counter_comb_bita1 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], HB1L3);

--HB1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_comb_bita1~COUT at MLABCELL_X6_Y8_N33
HB1L7 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], HB1L3);


--JB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita0 at LABCELL_X2_Y8_N0
JB1_counter_comb_bita0 = AMPP_FUNCTION(!JB1_counter_reg_bit[0]);

--JB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita0~COUT at LABCELL_X2_Y8_N0
JB1L3 = AMPP_FUNCTION(!JB1_counter_reg_bit[0]);


--JB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita1 at LABCELL_X2_Y8_N3
JB1_counter_comb_bita1 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], JB1L3);

--JB1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita1~COUT at LABCELL_X2_Y8_N3
JB1L7 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], JB1L3);


--JB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita2 at LABCELL_X2_Y8_N6
JB1_counter_comb_bita2 = AMPP_FUNCTION(!JB1_counter_reg_bit[2], JB1L7);

--JB1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita2~COUT at LABCELL_X2_Y8_N6
JB1L11 = AMPP_FUNCTION(!JB1_counter_reg_bit[2], JB1L7);


--JB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita3 at LABCELL_X2_Y8_N9
JB1_counter_comb_bita3 = AMPP_FUNCTION(!JB1_counter_reg_bit[3], JB1L11);

--JB1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita3~COUT at LABCELL_X2_Y8_N9
JB1L15 = AMPP_FUNCTION(!JB1_counter_reg_bit[3], JB1L11);


--JB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita4 at LABCELL_X2_Y8_N12
JB1_counter_comb_bita4 = AMPP_FUNCTION(!JB1_counter_reg_bit[4], JB1L15);

--JB1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita4~COUT at LABCELL_X2_Y8_N12
JB1L19 = AMPP_FUNCTION(!JB1_counter_reg_bit[4], JB1L15);


--JB1_counter_comb_bita5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita5 at LABCELL_X2_Y8_N15
JB1_counter_comb_bita5 = AMPP_FUNCTION(!JB1_counter_reg_bit[5], JB1L19);

--JB1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita5~COUT at LABCELL_X2_Y8_N15
JB1L23 = AMPP_FUNCTION(!JB1_counter_reg_bit[5], JB1L19);


--JB1_counter_comb_bita6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_comb_bita6 at LABCELL_X2_Y8_N18
JB1_counter_comb_bita6 = AMPP_FUNCTION(!JB1_counter_reg_bit[6], JB1L23);


--EB8_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0] at FF_X7_Y8_N31
--register power-up is low

EB8_dffs[0] = AMPP_FUNCTION(A1L5722, EB8L1, Y1L248);


--Y1L248 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0 at MLABCELL_X3_Y7_N18
Y1L248 = AMPP_FUNCTION(!R1_irf_reg[3][6], !T1_state[3], !T1_state[4], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg, !R1_irf_reg[3][1]);


--Y1_bypass_reg_out is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out at FF_X1_Y8_N11
--register power-up is low

Y1_bypass_reg_out = AMPP_FUNCTION(A1L5722, Y1L202, !Y1_reset_all, GND);


--Y1L318 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~0 at LABCELL_X7_Y8_N12
Y1L318 = AMPP_FUNCTION(!R1_irf_reg[3][4], !R1_irf_reg[3][5]);


--Y1L319 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~1 at MLABCELL_X3_Y8_N12
Y1L319 = AMPP_FUNCTION(!Y1L318, !Y1L248, !Y1_bypass_reg_out, !EB8_dffs[0]);


--S2_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] at FF_X6_Y9_N13
--register power-up is low

S2_WORD_SR[0] = AMPP_FUNCTION(A1L5722, S2L25, S2L22);


--Y1L320 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2 at MLABCELL_X8_Y9_N24
Y1L320 = AMPP_FUNCTION(!R1_irf_reg[3][5], !R1_irf_reg[3][4], !EB6_dffs[0], !S2_WORD_SR[0]);


--Y1L321 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~3 at MLABCELL_X3_Y7_N48
Y1L321 = AMPP_FUNCTION(!R1_irf_reg[3][3], !R1_irf_reg[3][7], !R1_irf_reg[3][8]);


--EB4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0] at FF_X8_Y7_N16
--register power-up is low

EB4_dffs[0] = AMPP_FUNCTION(A1L5722, EB4_dffs[1], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--Y1L322 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~4 at MLABCELL_X3_Y7_N42
Y1L322 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[0], !R1_irf_reg[3][7], !R1_irf_reg[3][3], !EB4_dffs[0], !R1_irf_reg[3][8], !EB7_dffs[0]);


--Y1L323 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~5 at LABCELL_X2_Y6_N30
Y1L323 = AMPP_FUNCTION(!R1_irf_reg[3][9], !Y1L322, !Y1L319, !Y1L321, !Y1L320, !Y1_tdo_crc_val_shift_reg[0]);


--D1_acq_data_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] at FF_X1_Y5_N1
--register power-up is low

D1_acq_data_in_reg[0] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[0],  ,  , VCC);


--D1_acq_data_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] at FF_X9_Y12_N38
--register power-up is low

D1_acq_data_in_reg[1] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[1],  ,  , VCC);


--D1_acq_data_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] at FF_X9_Y12_N56
--register power-up is low

D1_acq_data_in_reg[2] = DFFEAS(D1L16, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] at FF_X9_Y12_N53
--register power-up is low

D1_acq_data_in_reg[3] = DFFEAS(D1L18, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] at FF_X9_Y12_N35
--register power-up is low

D1_acq_data_in_reg[4] = DFFEAS(D1L20, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] at FF_X1_Y5_N47
--register power-up is low

D1_acq_data_in_reg[5] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[5],  ,  , VCC);


--D1_acq_data_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] at FF_X1_Y5_N25
--register power-up is low

D1_acq_data_in_reg[6] = DFFEAS(D1L23, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] at FF_X9_Y12_N14
--register power-up is low

D1_acq_data_in_reg[7] = DFFEAS(D1L25, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at FF_X1_Y5_N4
--register power-up is low

D1_acq_trigger_in_reg[0] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[0],  ,  , VCC);


--D1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at FF_X9_Y12_N7
--register power-up is low

D1_acq_trigger_in_reg[1] = DFFEAS(D1L53, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2] at FF_X9_Y12_N34
--register power-up is low

D1_acq_trigger_in_reg[2] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[2],  ,  , VCC);


--D1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] at FF_X9_Y12_N25
--register power-up is low

D1_acq_trigger_in_reg[3] = DFFEAS(D1L56, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--D1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] at FF_X9_Y12_N44
--register power-up is low

D1_acq_trigger_in_reg[4] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[4],  ,  , VCC);


--D1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] at FF_X1_Y5_N35
--register power-up is low

D1_acq_trigger_in_reg[5] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[5],  ,  , VCC);


--D1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] at FF_X1_Y5_N32
--register power-up is low

D1_acq_trigger_in_reg[6] = DFFEAS( , GLOBAL(A1L5741),  ,  ,  , JC1_data_out[6],  ,  , VCC);


--D1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7] at FF_X9_Y12_N59
--register power-up is low

D1_acq_trigger_in_reg[7] = DFFEAS(D1L61, GLOBAL(A1L5741),  ,  ,  ,  ,  ,  ,  );


--Y1_trigger_out_ff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff at FF_X4_Y8_N5
--register power-up is low

Y1_trigger_out_ff = AMPP_FUNCTION(A1L5741, Y1L326);


--Y1L203 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0 at MLABCELL_X3_Y7_N12
Y1L203 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3]);


--Y1L286 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 at MLABCELL_X3_Y7_N3
Y1L286 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3], !T1_state[3], !R1_irf_reg[3][9], !T1_state[4]);


--FB1_\buffer_manager:collecting_post_data_var is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var at FF_X6_Y8_N55
--register power-up is low

FB1_\buffer_manager:collecting_post_data_var = AMPP_FUNCTION(A1L5741, FB1L111, !Y1_reset_all, Y1_collect_data);


--Y1_run is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run at FF_X4_Y8_N32
--register power-up is low

Y1_run = AMPP_FUNCTION(A1L5741, R1_irf_reg[3][1], GND);


--Y1L246 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0 at MLABCELL_X3_Y7_N0
Y1L246 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3], !T1_state[3], !R1_irf_reg[3][6], !R1_irf_reg[3][1]);


--EB8_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1] at FF_X7_Y8_N22
--register power-up is low

EB8_dffs[1] = AMPP_FUNCTION(A1L5722, EB8L2, Y1L248);


--EB8L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~0 at LABCELL_X7_Y8_N30
EB8L1 = AMPP_FUNCTION(!EB8_dffs[1], !FB1_\buffer_manager:collecting_post_data_var, !Y1L246, !Y1_run);


--Y1L202 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out~0 at MLABCELL_X3_Y8_N6
Y1L202 = AMPP_FUNCTION(!L1_splitter_nodes_receive_2[3], !A1L5723, !Y1_bypass_reg_out);


--Y1_reset_all is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all at FF_X8_Y3_N35
--register power-up is low

Y1_reset_all = AMPP_FUNCTION(A1L5722, Y1L239);


--S2_word_counter[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] at FF_X6_Y9_N20
--register power-up is low

S2_word_counter[0] = AMPP_FUNCTION(A1L5722, S2L11, GND, !S2L3);


--S2_word_counter[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1] at FF_X6_Y9_N5
--register power-up is low

S2_word_counter[1] = AMPP_FUNCTION(A1L5722, S2L12, GND, !S2L3);


--S2L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~0 at MLABCELL_X6_Y9_N21
S2L23 = AMPP_FUNCTION(!D1L155, !D1L156, !D1L156, !D1L155, !S2_word_counter[1], !S2_word_counter[0]);


--S2_word_counter[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2] at FF_X3_Y9_N4
--register power-up is low

S2_word_counter[2] = AMPP_FUNCTION(A1L5722, S2L8, !S2L3);


--S2_word_counter[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3] at FF_X3_Y9_N55
--register power-up is low

S2_word_counter[3] = AMPP_FUNCTION(A1L5722, S2L10, !S2L3);


--S2L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~1 at MLABCELL_X6_Y9_N45
S2L20 = AMPP_FUNCTION(!T1_state[4], !R1_virtual_ir_scan_reg, !S2_word_counter[3], !S2_word_counter[2], !T1_state[8]);


--S2L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~2 at MLABCELL_X6_Y9_N24
S2L21 = AMPP_FUNCTION(!T1_state[8], !R1_virtual_ir_scan_reg, !T1_state[4], !S2_word_counter[2], !S2_word_counter[3]);


--S2_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1] at FF_X6_Y9_N16
--register power-up is low

S2_WORD_SR[1] = AMPP_FUNCTION(A1L5722, S2L28, S2L22);


--S2L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~3 at MLABCELL_X6_Y9_N6
S2L24 = AMPP_FUNCTION(!S2_word_counter[1], !S2L4Q, !D1L155, !D1L156, !D1L155, !D1L156);


--S2L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4 at MLABCELL_X6_Y9_N12
S2L25 = AMPP_FUNCTION(!S2L21, !S2L20, !S2L24, !S2_WORD_SR[1], !S2L23);


--S2L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5 at MLABCELL_X6_Y9_N42
S2L22 = AMPP_FUNCTION(!T1_state[4], !R1_virtual_ir_scan_reg, !T1_state[8], !T1_state[3], !L1_splitter_nodes_receive_2[3]);


--FB1_is_buffer_wrapped_once_sig is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig at FF_X9_Y10_N41
--register power-up is low

FB1_is_buffer_wrapped_once_sig = AMPP_FUNCTION(A1L5741, FB1L145, !Y1_reset_all, GND);


--Y1_sdr is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr at LABCELL_X1_Y10_N21
Y1_sdr = AMPP_FUNCTION(!L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg, !T1_state[4]);


--Y1L236 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0 at MLABCELL_X3_Y7_N54
Y1L236 = AMPP_FUNCTION(!R1_irf_reg[3][8], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg, !T1_state[3]);


--Y1L237 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1 at MLABCELL_X3_Y7_N57
Y1L237 = AMPP_FUNCTION(!R1_irf_reg[3][8], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg, !T1_state[4]);


--Y1L229 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~0 at LABCELL_X4_Y6_N6
Y1L229 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[7], !Y1_tdo_crc_len_reg[8]);


--Y1L230 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~1 at LABCELL_X1_Y1_N48
Y1L230 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[1], !Y1_tdo_crc_len_reg[4], !Y1_tdo_crc_len_reg[6], !Y1_tdo_crc_len_reg[5], !Y1_tdo_crc_len_reg[2], !Y1_tdo_crc_len_reg[3]);


--Y1L231 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~2 at LABCELL_X2_Y1_N48
Y1L231 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[19], !Y1_tdo_crc_len_reg[28], !Y1_tdo_crc_len_reg[0], !Y1_tdo_crc_len_reg[31], !Y1_tdo_crc_len_reg[29], !Y1_tdo_crc_len_reg[30]);


--Y1L232 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~3 at LABCELL_X2_Y1_N54
Y1L232 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[22], !Y1_tdo_crc_len_reg[25], !Y1_tdo_crc_len_reg[27], !Y1_tdo_crc_len_reg[24], !Y1_tdo_crc_len_reg[26], !Y1_tdo_crc_len_reg[23]);


--Y1L233 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4 at LABCELL_X1_Y1_N54
Y1L233 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[12], !Y1_tdo_crc_len_reg[9], !Y1_tdo_crc_len_reg[10], !Y1_tdo_crc_len_reg[11], !Y1_tdo_crc_len_reg[13], !Y1_tdo_crc_len_reg[14]);


--Y1L234 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~5 at LABCELL_X2_Y1_N36
Y1L234 = AMPP_FUNCTION(!Y1_tdo_crc_len_reg[21], !Y1_tdo_crc_len_reg[16], !Y1_tdo_crc_len_reg[17], !Y1_tdo_crc_len_reg[15], !Y1_tdo_crc_len_reg[20], !Y1_tdo_crc_len_reg[18]);


--Y1L235 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~6 at LABCELL_X2_Y1_N42
Y1L235 = AMPP_FUNCTION(!Y1L231, !Y1L230, !Y1L232, !Y1L233, !Y1L234, !Y1L229);


--Y1L260 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~0 at MLABCELL_X3_Y7_N24
Y1L260 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !T1_state[4], !R1_irf_reg[3][8], !T1_state[3], !L1_splitter_nodes_receive_2[3], !Y1L235);


--EB4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1] at FF_X8_Y7_N52
--register power-up is low

EB4_dffs[1] = AMPP_FUNCTION(A1L5722, EB4_dffs[2], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--Y1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena at MLABCELL_X3_Y7_N51
Y1_trigger_setup_ena = AMPP_FUNCTION(!R1_irf_reg[3][3], !L1_splitter_nodes_receive_2[3], !T1_state[4], !R1_virtual_ir_scan_reg);


--Z1L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 at MLABCELL_X3_Y8_N24
Z1L5 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], !KB1_counter_reg_bit[1], !KB1_counter_reg_bit[0], !KB1_counter_reg_bit[3]);


--Z1_status_ram_shift_load is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load at MLABCELL_X3_Y8_N48
Z1_status_ram_shift_load = AMPP_FUNCTION(!Z1L5, !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg, !T1_state[4], !R1_irf_reg[3][7]);


--Y1_trigger_out_mode_ff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff at FF_X4_Y8_N1
--register power-up is low

Y1_trigger_out_mode_ff = AMPP_FUNCTION(A1L5741, Y1L328);


--FB1_\buffer_manager:is_buffer_wrapped is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped at FF_X3_Y10_N16
--register power-up is low

FB1_\buffer_manager:is_buffer_wrapped = AMPP_FUNCTION(A1L5741, FB1L148, !Y1_reset_all, Y1_collect_data);


--Y1_buffer_write_enable_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed at FF_X4_Y8_N25
--register power-up is low

Y1_buffer_write_enable_delayed = AMPP_FUNCTION(A1L5741, Y1L200);


--FB1_\buffer_manager:done is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done at FF_X6_Y8_N25
--register power-up is low

FB1_\buffer_manager:done = AMPP_FUNCTION(A1L5741, FB1L132, !Y1_reset_all, Y1_collect_data);


--Y1L245 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0 at MLABCELL_X6_Y8_N9
Y1L245 = AMPP_FUNCTION(!Y1_run, !Y1_buffer_write_enable_delayed, !FB1_\buffer_manager:is_buffer_wrapped, !FB1_\buffer_manager:done, !FB1_\buffer_manager:collecting_post_data_var);


--VB1_last_level_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed at FF_X8_Y2_N1
--register power-up is low

VB1_last_level_delayed = AMPP_FUNCTION(A1L5741, VB1L4, !Y1_reset_all);


--EB3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] at FF_X8_Y2_N32
--register power-up is low

EB3_dffs[0] = AMPP_FUNCTION(A1L5722, EB3L4, !Y1_reset_all, Y1_trigger_setup_ena);


--Y1L326 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0 at LABCELL_X4_Y8_N3
Y1L326 = AMPP_FUNCTION(!VB1_last_level_delayed, !Y1_trigger_out_mode_ff, !EB3L3Q, !Y1_trigger_out_ff, !Y1L245);


--Y1L324 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~6 at LABCELL_X2_Y6_N48
Y1L324 = AMPP_FUNCTION(!EB8_dffs[0], !Y1L318, !Y1L320, !Y1L321, !Y1_bypass_reg_out, !Y1L248);


--CB1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~0 at LABCELL_X1_Y6_N33
CB1L19 = AMPP_FUNCTION(!R1_irf_reg[3][9], !Y1L324, !Y1L322, !CB1_lfsr[0], !CB1_lfsr[1], !Y1_tdo_crc_val_shift_reg[0]);


--Y1_tdo_crc_val_calc_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset at MLABCELL_X3_Y7_N15
Y1_tdo_crc_val_calc_reset = AMPP_FUNCTION(!R1_irf_reg[3][9], !T1_state[3], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg);


--CB1L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1 at MLABCELL_X3_Y7_N6
CB1L18 = AMPP_FUNCTION(!Y1L235, !L1_splitter_nodes_receive_2[3], !R1_irf_reg[3][9], !R1_virtual_ir_scan_reg, !T1_state[4], !T1_state[3]);


--FB1_final_trigger_set is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set at FF_X4_Y8_N58
--register power-up is low

FB1_final_trigger_set = AMPP_FUNCTION(A1L5741, FB1L142, !Y1_reset_all, FB1L141);


--FB1_modified_post_count[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] at FF_X8_Y7_N56
--register power-up is low

FB1_modified_post_count[6] = AMPP_FUNCTION(A1L5741, FB1L175, !Y1_reset_all, FB1L141);


--FB1_modified_post_count[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] at FF_X8_Y7_N59
--register power-up is low

FB1_modified_post_count[7] = AMPP_FUNCTION(A1L5741, FB1L177, !Y1_reset_all, FB1L141);


--FB1L136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~0 at MLABCELL_X8_Y7_N12
FB1L136 = AMPP_FUNCTION(!FB1_modified_post_count[7], !FB1_counter[6], !FB1_modified_post_count[6], !FB1_counter[7]);


--FB1_modified_post_count[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] at FF_X8_Y7_N2
--register power-up is low

FB1_modified_post_count[0] = AMPP_FUNCTION(A1L5741, EB4_dffs[0], !Y1_reset_all, GND, FB1L141);


--FB1_modified_post_count[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] at FF_X8_Y7_N20
--register power-up is low

FB1_modified_post_count[1] = AMPP_FUNCTION(A1L5741, FB1L165, !Y1_reset_all, FB1L141);


--FB1_modified_post_count[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] at FF_X8_Y7_N23
--register power-up is low

FB1_modified_post_count[2] = AMPP_FUNCTION(A1L5741, FB1L167, !Y1_reset_all, FB1L141);


--FB1L137 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~1 at MLABCELL_X8_Y7_N0
FB1L137 = AMPP_FUNCTION(!FB1_modified_post_count[1], !FB1_counter[1], !FB1_modified_post_count[2], !FB1_counter[2], !FB1_modified_post_count[0], !FB1_counter[0]);


--FB1_modified_post_count[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] at FF_X4_Y8_N17
--register power-up is low

FB1_modified_post_count[3] = AMPP_FUNCTION(A1L5741, FB1L169, !Y1_reset_all, FB1L141);


--FB1_modified_post_count[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] at FF_X4_Y8_N14
--register power-up is low

FB1_modified_post_count[4] = AMPP_FUNCTION(A1L5741, FB1L171, !Y1_reset_all, FB1L141);


--FB1_modified_post_count[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] at FF_X4_Y8_N56
--register power-up is low

FB1_modified_post_count[5] = AMPP_FUNCTION(A1L5741, FB1L173, !Y1_reset_all, FB1L141);


--FB1L138 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~2 at LABCELL_X4_Y8_N6
FB1L138 = AMPP_FUNCTION(!FB1_counter[3], !FB1_modified_post_count[4], !FB1L119Q, !FB1_counter[5], !FB1_modified_post_count[5], !FB1_modified_post_count[3]);


--FB1L133 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0 at MLABCELL_X8_Y8_N54
FB1L133 = AMPP_FUNCTION(!FB1_counter[3], !FB1_counter[0], !FB1L115Q, !FB1_counter[5], !FB1_counter[2], !FB1_counter[7]);


--FB1L134 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 at LABCELL_X9_Y8_N39
FB1L134 = AMPP_FUNCTION(!FB1_counter[6], !FB1L119Q);


--FB1L135 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 at LABCELL_X4_Y8_N27
FB1L135 = AMPP_FUNCTION(!FB1L133, !FB1L134);


--FB1L111 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var~0 at MLABCELL_X6_Y8_N54
FB1L111 = AMPP_FUNCTION(!FB1_final_trigger_set, !FB1L135, !FB1L136, !FB1L138, !FB1_\buffer_manager:done, !FB1L137);


--Y1_condition_delay_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] at FF_X3_Y10_N23
--register power-up is low

Y1_condition_delay_reg[3] = AMPP_FUNCTION(A1L5741, Y1_condition_delay_reg[2], GND);


--Y1_collect_data is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data at MLABCELL_X6_Y8_N3
Y1_collect_data = AMPP_FUNCTION(!Y1_condition_delay_reg[3], !Y1_run);


--EB8_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2] at FF_X7_Y8_N38
--register power-up is low

EB8_dffs[2] = AMPP_FUNCTION(A1L5722, EB8L3, Y1L248);


--EB8L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1 at LABCELL_X7_Y8_N21
EB8L2 = AMPP_FUNCTION(!EB8_dffs[2], !FB1_\buffer_manager:done, !Y1L246, !Y1_buffer_write_enable_delayed, !Y1_run);


--Y1L239 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 at MLABCELL_X8_Y3_N33
Y1L239 = AMPP_FUNCTION(!R1_clr_reg, !R1_irf_reg[3][0]);


--S2L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~0 at MLABCELL_X6_Y9_N48
S2L11 = AMPP_FUNCTION(!T1_state[8], !S2L4Q, !S2_word_counter[1], !S2_word_counter[3], !S2_word_counter[2], !R1_virtual_ir_scan_reg);


--S2L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1 at MLABCELL_X6_Y9_N57
S2L3 = AMPP_FUNCTION(!T1_state[8], !R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3], !T1_state[3], !T1_state[4]);


--S2L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~2 at MLABCELL_X6_Y9_N54
S2L12 = AMPP_FUNCTION(!T1_state[8], !R1_virtual_ir_scan_reg, !S2_word_counter[1], !S2L4Q);


--S2L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~3 at MLABCELL_X6_Y9_N27
S2L13 = AMPP_FUNCTION(!T1_state[8], !R1_virtual_ir_scan_reg, !S2L6Q, !S2_word_counter[2], !S2_word_counter[0]);


--S2L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4 at MLABCELL_X6_Y9_N36
S2L14 = AMPP_FUNCTION(!S2_word_counter[2], !S2L4Q, !T1_state[8], !S2_word_counter[3], !S2_word_counter[1], !R1_virtual_ir_scan_reg);


--S2L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6 at MLABCELL_X8_Y9_N54
S2L26 = AMPP_FUNCTION(!D1L155, !D1L155, !S2L6Q, !D1L155, !S2L4Q, !D1L155);


--S2_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2] at FF_X6_Y9_N32
--register power-up is low

S2_WORD_SR[2] = AMPP_FUNCTION(A1L5722, S2L31, S2L22);


--S2L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7 at MLABCELL_X6_Y7_N54
S2L27 = AMPP_FUNCTION(!S2L6Q, !D1L156, !D1L156, !D1L156, !S2L4Q, !D1L156);


--S2L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~8 at MLABCELL_X6_Y9_N15
S2L28 = AMPP_FUNCTION(!S2L21, !S2L20, !S2L26, !S2L27, !S2_WORD_SR[2]);


--FB1L139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~3 at MLABCELL_X3_Y10_N18
FB1L139 = AMPP_FUNCTION(!FB1L136, !FB1L138, !FB1L137);


--FB1_\buffer_manager:base_address[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] at FF_X1_Y10_N25
--register power-up is low

FB1_\buffer_manager:base_address[0] = AMPP_FUNCTION(A1L5741, FB1L110, !Y1_reset_all, Y1_collect_data);


--FB1L178 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 at LABCELL_X4_Y8_N51
FB1L178 = AMPP_FUNCTION(!FB1_final_trigger_set, !FB1L133, !EB3L3Q, !VB1_last_level_delayed, !FB1L134);


--FB1L144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 at MLABCELL_X3_Y10_N9
FB1L144 = AMPP_FUNCTION(!FB1L138, !FB1L137, !FB1_final_trigger_set, !Y1_collect_data, !FB1_\buffer_manager:done, !FB1L136);


--FB1L145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 at LABCELL_X1_Y10_N6
FB1L145 = AMPP_FUNCTION(!FB1L139, !FB1_\buffer_manager:base_address[0], !FB1L178, !FB1_final_trigger_set, !FB1L144, !FB1_is_buffer_wrapped_once_sig);


--EB4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2] at FF_X8_Y7_N25
--register power-up is low

EB4_dffs[2] = AMPP_FUNCTION(A1L5722, EB4L5, !Y1_reset_all, Y1_trigger_setup_ena);


--AB1_cells[1][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] at FF_X4_Y8_N22
--register power-up is low

AB1_cells[1][0] = AMPP_FUNCTION(A1L5741, Y1_segment_wrapped_delayed, GND, SB1L2);


--AB1_cells[0][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] at FF_X1_Y9_N50
--register power-up is low

AB1_cells[0][0] = AMPP_FUNCTION(A1L5741, Y1_segment_wrapped_delayed, GND, SB1L1);


--AB1_xraddr[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] at FF_X2_Y6_N35
--register power-up is low

AB1_xraddr[0] = AMPP_FUNCTION(A1L5722, MB1_counter_reg_bit[0], GND, R1_irf_reg[3][7]);


--Z1_status_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena at MLABCELL_X3_Y8_N9
Z1_status_offload_shift_ena = AMPP_FUNCTION(!L1_splitter_nodes_receive_2[3], !R1_irf_reg[3][7], !T1_state[4], !R1_virtual_ir_scan_reg);


--KB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual at MLABCELL_X3_Y8_N51
KB1_cout_actual = AMPP_FUNCTION(!Z1L5, !KB1L16);


--EB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at FF_X1_Y5_N17
--register power-up is low

EB1_dffs[0] = AMPP_FUNCTION(A1L5722, EB1L3, !Y1_reset_all, Y1_trigger_setup_ena);


--Y1L328 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0 at LABCELL_X4_Y8_N0
Y1L328 = AMPP_FUNCTION(!EB1_dffs[0], !Y1_trigger_out_mode_ff, !R1_irf_reg[3][1]);


--FB1L146 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~0 at MLABCELL_X3_Y10_N0
FB1L146 = AMPP_FUNCTION(!FB1L67, !FB1L59, !FB1L51, !FB1L55, !FB1L63);


--FB1L147 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 at MLABCELL_X3_Y10_N57
FB1L147 = AMPP_FUNCTION(!FB1L136, !FB1L71, !FB1L137, !FB1L138, !FB1_final_trigger_set, !FB1L75);


--FB1L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2 at MLABCELL_X3_Y10_N15
FB1L148 = AMPP_FUNCTION(!FB1L178, !FB1L147, !FB1_final_trigger_set, !FB1L146, !FB1_\buffer_manager:is_buffer_wrapped, !FB1L139);


--FB1L132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0 at MLABCELL_X6_Y8_N24
FB1L132 = AMPP_FUNCTION(!FB1L136, !FB1L138, !FB1_final_trigger_set, !FB1_\buffer_manager:done, !FB1L137);


--DB1_run is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run at FF_X9_Y8_N11
--register power-up is low

DB1_run = AMPP_FUNCTION(A1L5741, DB1L4, !Y1_reset_all);


--XB5_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff at FF_X8_Y6_N25
--register power-up is low

XB5_regoutff = AMPP_FUNCTION(A1L5741, XB5L2);


--XB1_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff at FF_X8_Y2_N50
--register power-up is low

XB1_regoutff = AMPP_FUNCTION(A1L5741, XB1L2);


--XB2_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff at FF_X1_Y5_N20
--register power-up is low

XB2_regoutff = AMPP_FUNCTION(A1L5741, XB2L2);


--XB3_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff at FF_X1_Y5_N37
--register power-up is low

XB3_regoutff = AMPP_FUNCTION(A1L5741, XB3L3);


--XB4_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff at FF_X8_Y6_N31
--register power-up is low

XB4_regoutff = AMPP_FUNCTION(A1L5741, XB4L2);


--VB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 at MLABCELL_X8_Y2_N6
VB1L2 = AMPP_FUNCTION(!XB1_regoutff, !XB4_regoutff, !XB3_regoutff, !DB1_run, !XB2_regoutff);


--XB6_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff at FF_X8_Y6_N49
--register power-up is low

XB6_regoutff = AMPP_FUNCTION(A1L5741, XB6L2);


--XB7_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff at FF_X8_Y6_N8
--register power-up is low

XB7_regoutff = AMPP_FUNCTION(A1L5741, XB7L3);


--XB8_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at FF_X8_Y2_N37
--register power-up is low

XB8_regoutff = AMPP_FUNCTION(A1L5741, XB8L2);


--VB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 at MLABCELL_X8_Y6_N9
VB1L3 = AMPP_FUNCTION(!XB7_regoutff, !XB6_regoutff, !XB8_regoutff);


--VB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 at MLABCELL_X8_Y2_N0
VB1L4 = AMPP_FUNCTION(!VB1L2, !XB5_regoutff, !VB1L3, !VB1_last_level_delayed, !DB1_run);


--EB3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] at FF_X8_Y2_N35
--register power-up is low

EB3_dffs[1] = AMPP_FUNCTION(A1L5722, EB3L6, !Y1_reset_all, Y1_trigger_setup_ena);


--FB1L141 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0 at LABCELL_X4_Y8_N36
FB1L141 = AMPP_FUNCTION(!Y1_condition_delay_reg[3], !Y1_run, !VB1_last_level_delayed, !EB3L3Q, !FB1_final_trigger_set);


--FB1L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0 at MLABCELL_X8_Y8_N24
FB1L124 = AMPP_FUNCTION(!FB1_final_trigger_set, !EB3L3Q, !FB1L133, !VB1_last_level_delayed, !FB1L134, !FB1L79);


--FB1L179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 at MLABCELL_X8_Y2_N3
FB1L179 = AMPP_FUNCTION(!FB1_final_trigger_set, !VB1_last_level_delayed, !EB3_dffs[0]);


--FB1L121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~1 at LABCELL_X4_Y8_N42
FB1L121 = AMPP_FUNCTION(!FB1L137, !FB1L133, !FB1L136, !FB1L138, !FB1L179, !FB1L134);


--FB1L125 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~2 at MLABCELL_X8_Y8_N21
FB1L125 = AMPP_FUNCTION(!FB1_final_trigger_set, !EB3L3Q, !VB1_last_level_delayed, !FB1L133, !FB1L134, !FB1L83);


--FB1L126 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~3 at MLABCELL_X8_Y8_N12
FB1L126 = AMPP_FUNCTION(!FB1L133, !EB3L3Q, !FB1_final_trigger_set, !VB1_last_level_delayed, !FB1L134, !FB1L87);


--FB1L127 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~4 at MLABCELL_X8_Y8_N18
FB1L127 = AMPP_FUNCTION(!FB1_final_trigger_set, !EB3L3Q, !FB1L133, !VB1_last_level_delayed, !FB1L134, !FB1L91);


--FB1L128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~5 at MLABCELL_X8_Y8_N9
FB1L128 = AMPP_FUNCTION(!FB1L133, !VB1_last_level_delayed, !EB3L3Q, !FB1_final_trigger_set, !FB1L134, !FB1L95);


--FB1L129 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~6 at MLABCELL_X8_Y8_N6
FB1L129 = AMPP_FUNCTION(!FB1L133, !VB1_last_level_delayed, !FB1_final_trigger_set, !EB3L3Q, !FB1L134, !FB1L99);


--FB1L130 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~7 at MLABCELL_X8_Y8_N0
FB1L130 = AMPP_FUNCTION(!FB1L133, !EB3L3Q, !FB1_final_trigger_set, !VB1_last_level_delayed, !FB1L134, !FB1L103);


--FB1L131 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~8 at MLABCELL_X8_Y8_N27
FB1L131 = AMPP_FUNCTION(!FB1_final_trigger_set, !EB3L3Q, !VB1_last_level_delayed, !FB1L133, !FB1L134, !FB1L107);


--Y1_condition_delay_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] at FF_X4_Y10_N13
--register power-up is low

Y1_condition_delay_reg[2] = AMPP_FUNCTION(A1L5741, Y1L211);


--EB8_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3] at FF_X7_Y8_N7
--register power-up is low

EB8_dffs[3] = AMPP_FUNCTION(A1L5722, EB8L4, Y1L248);


--EB8L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2 at LABCELL_X7_Y8_N36
EB8L3 = AMPP_FUNCTION(!Y1L245, !Y1L246, !EB8_dffs[3]);


--S2L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9 at MLABCELL_X6_Y7_N36
S2L29 = AMPP_FUNCTION(!S2L4Q, !D1L155, !S2L6Q, !D1L155, !D1L155, !D1L156);


--S2_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] at FF_X6_Y9_N34
--register power-up is low

S2_WORD_SR[3] = AMPP_FUNCTION(A1L5722, S2L34, S2L22);


--S2L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10 at MLABCELL_X6_Y7_N42
S2L30 = AMPP_FUNCTION(!S2L4Q, !D1L156, !S2L6Q, !D1L156, !D1L155, !D1L156);


--S2L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~11 at MLABCELL_X6_Y9_N30
S2L31 = AMPP_FUNCTION(!S2L21, !S2L20, !S2L30, !S2L29, !S2_WORD_SR[3]);


--FB1L180 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0 at MLABCELL_X3_Y10_N21
FB1L180 = AMPP_FUNCTION(!FB1L136, !FB1L137, !FB1_final_trigger_set, !FB1L138, !FB1L178);


--FB1L151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 at LABCELL_X2_Y10_N36
FB1L151 = AMPP_FUNCTION(!FB1_\buffer_manager:done, !Y1_condition_delay_reg[3], !Y1_run, !Y1_reset_all);


--FB1L110 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 at LABCELL_X1_Y10_N24
FB1L110 = AMPP_FUNCTION(!FB1L178, !FB1_final_trigger_set, !FB1L137, !FB1L138, !FB1_\buffer_manager:base_address[0], !FB1L136);


--EB4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3] at FF_X8_Y7_N29
--register power-up is low

EB4_dffs[3] = AMPP_FUNCTION(A1L5722, EB4L7, !Y1_reset_all, Y1_trigger_setup_ena);


--Y1_segment_wrapped_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed at FF_X4_Y8_N46
--register power-up is low

Y1_segment_wrapped_delayed = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:is_buffer_wrapped, GND);


--Y1_current_segment_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0] at FF_X6_Y8_N1
--register power-up is low

Y1_current_segment_delayed[0] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:base_address[0], GND);


--FB1_\buffer_manager:segment_shift_var is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var at FF_X1_Y8_N38
--register power-up is low

FB1_\buffer_manager:segment_shift_var = AMPP_FUNCTION(A1L5741, FB1L180, !Y1_reset_all, GND, Y1_collect_data);


--SB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0 at LABCELL_X1_Y8_N39
SB1L2 = AMPP_FUNCTION(!R1_irf_reg[3][2], !Y1_current_segment_delayed[0], !Y1_buffer_write_enable_delayed, !FB1_\buffer_manager:segment_shift_var);


--SB1L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1 at LABCELL_X1_Y8_N36
SB1L1 = AMPP_FUNCTION(!R1_irf_reg[3][2], !Y1_current_segment_delayed[0], !FB1_\buffer_manager:segment_shift_var, !Y1_buffer_write_enable_delayed);


--AB1_cells[1][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] at FF_X6_Y9_N40
--register power-up is low

AB1_cells[1][1] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[0], GND, SB1L2);


--AB1_cells[0][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] at FF_X1_Y9_N52
--register power-up is low

AB1_cells[0][1] = AMPP_FUNCTION(A1L5741, AB1L4, SB1L1);


--EB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at FF_X8_Y6_N37
--register power-up is low

EB1_dffs[1] = AMPP_FUNCTION(A1L5722, EB1L5, !Y1_reset_all, Y1_trigger_setup_ena);


--DB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0 at LABCELL_X9_Y8_N9
DB1L4 = AMPP_FUNCTION(!FB1_\buffer_manager:is_buffer_wrapped, !Y1_condition_delay_reg[3], !R1_irf_reg[3][1]);


--EB2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] at FF_X1_Y5_N58
--register power-up is low

EB2_dffs[10] = AMPP_FUNCTION(A1L5722, EB2L16, !Y1_reset_all, Y1_trigger_setup_ena);


--XB5_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff at FF_X8_Y6_N28
--register power-up is low

XB5_holdff = AMPP_FUNCTION(A1L5741, D1_acq_trigger_in_reg[3], GND);


--EB2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] at FF_X8_Y6_N58
--register power-up is low

EB2_dffs[9] = AMPP_FUNCTION(A1L5722, EB2_dffs[10], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] at FF_X8_Y6_N5
--register power-up is low

EB2_dffs[11] = AMPP_FUNCTION(A1L5722, EB2L19, !Y1_reset_all, Y1_trigger_setup_ena);


--XB5L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 at MLABCELL_X8_Y6_N24
XB5L2 = AMPP_FUNCTION(!EB2_dffs[11], !XB5_holdff, !EB2_dffs[9], !EB2_dffs[10], !D1_acq_trigger_in_reg[3]);


--EB2_dffs[22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] at FF_X8_Y2_N34
--register power-up is low

EB2_dffs[22] = AMPP_FUNCTION(A1L5722, EB2_dffs[23], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB1_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff at FF_X8_Y2_N53
--register power-up is low

XB1_holdff = AMPP_FUNCTION(A1L5741, D1_acq_trigger_in_reg[7], GND);


--EB2_dffs[21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] at FF_X8_Y2_N44
--register power-up is low

EB2_dffs[21] = AMPP_FUNCTION(A1L5722, EB2_dffs[22], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB2_dffs[23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] at FF_X8_Y6_N56
--register power-up is low

EB2_dffs[23] = AMPP_FUNCTION(A1L5722, EB2L39, !Y1_reset_all, Y1_trigger_setup_ena);


--XB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 at MLABCELL_X8_Y2_N48
XB1L2 = AMPP_FUNCTION(!XB1_holdff, !EB2_dffs[23], !EB2_dffs[21], !EB2_dffs[22], !D1_acq_trigger_in_reg[7]);


--EB2_dffs[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] at FF_X1_Y5_N16
--register power-up is low

EB2_dffs[19] = AMPP_FUNCTION(A1L5722, EB2_dffs[20], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB2_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff at FF_X1_Y5_N22
--register power-up is low

XB2_holdff = AMPP_FUNCTION(A1L5741, D1_acq_trigger_in_reg[6], GND);


--EB2_dffs[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] at FF_X1_Y5_N52
--register power-up is low

EB2_dffs[18] = AMPP_FUNCTION(A1L5722, EB2L32, !Y1_reset_all, Y1_trigger_setup_ena);


--EB2_dffs[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] at FF_X1_Y5_N49
--register power-up is low

EB2_dffs[20] = AMPP_FUNCTION(A1L5722, EB2L35, !Y1_reset_all, Y1_trigger_setup_ena);


--XB2L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 at LABCELL_X1_Y5_N18
XB2L2 = AMPP_FUNCTION(!XB2_holdff, !EB2_dffs[19], !EB2_dffs[18], !EB2_dffs[20], !D1_acq_trigger_in_reg[6]);


--EB2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] at FF_X1_Y5_N10
--register power-up is low

EB2_dffs[16] = AMPP_FUNCTION(A1L5722, EB2L28, !Y1_reset_all, Y1_trigger_setup_ena);


--XB3_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff at FF_X1_Y5_N41
--register power-up is low

XB3_holdff = AMPP_FUNCTION(A1L5741, XB3L2);


--EB2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] at FF_X1_Y5_N56
--register power-up is low

EB2_dffs[15] = AMPP_FUNCTION(A1L5722, EB2_dffs[16], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB2_dffs[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] at FF_X1_Y5_N7
--register power-up is low

EB2_dffs[17] = AMPP_FUNCTION(A1L5722, EB2L30, !Y1_reset_all, Y1_trigger_setup_ena);


--XB3L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 at LABCELL_X1_Y5_N36
XB3L3 = AMPP_FUNCTION(!D1_acq_trigger_in_reg[5], !EB2_dffs[17], !EB2_dffs[16], !EB2_dffs[15], !XB3_holdff);


--EB2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] at FF_X8_Y6_N47
--register power-up is low

EB2_dffs[13] = AMPP_FUNCTION(A1L5722, EB2_dffs[14], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB4_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff at FF_X8_Y6_N35
--register power-up is low

XB4_holdff = AMPP_FUNCTION(A1L5741, D1_acq_trigger_in_reg[4], GND);


--EB2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] at FF_X8_Y6_N1
--register power-up is low

EB2_dffs[12] = AMPP_FUNCTION(A1L5722, EB2L21, !Y1_reset_all, Y1_trigger_setup_ena);


--EB2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] at FF_X8_Y6_N13
--register power-up is low

EB2_dffs[14] = AMPP_FUNCTION(A1L5722, EB2L24, !Y1_reset_all, Y1_trigger_setup_ena);


--XB4L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 at MLABCELL_X8_Y6_N30
XB4L2 = AMPP_FUNCTION(!XB4_holdff, !EB2_dffs[12], !EB2_dffs[13], !EB2_dffs[14], !D1_acq_trigger_in_reg[4]);


--EB2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] at FF_X8_Y6_N23
--register power-up is low

EB2_dffs[7] = AMPP_FUNCTION(A1L5722, EB2_dffs[8], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB6_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff at FF_X8_Y6_N53
--register power-up is low

XB6_holdff = AMPP_FUNCTION(A1L5741, D1_acq_trigger_in_reg[2], GND);


--EB2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] at FF_X8_Y6_N16
--register power-up is low

EB2_dffs[6] = AMPP_FUNCTION(A1L5722, EB2L11, !Y1_reset_all, Y1_trigger_setup_ena);


--EB2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] at FF_X8_Y6_N19
--register power-up is low

EB2_dffs[8] = AMPP_FUNCTION(A1L5722, EB2_dffs[9], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB6L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 at MLABCELL_X8_Y6_N48
XB6L2 = AMPP_FUNCTION(!XB6_holdff, !EB2_dffs[8], !EB2_dffs[7], !EB2_dffs[6], !D1_acq_trigger_in_reg[2]);


--EB2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at FF_X8_Y6_N43
--register power-up is low

EB2_dffs[4] = AMPP_FUNCTION(A1L5722, EB2_dffs[5], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB7_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff at FF_X4_Y10_N55
--register power-up is low

XB7_holdff = AMPP_FUNCTION(A1L5741, XB7L2);


--EB2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at FF_X8_Y2_N8
--register power-up is low

EB2_dffs[3] = AMPP_FUNCTION(A1L5722, EB2_dffs[4], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at FF_X8_Y6_N40
--register power-up is low

EB2_dffs[5] = AMPP_FUNCTION(A1L5722, EB2L9, !Y1_reset_all, Y1_trigger_setup_ena);


--XB7L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 at MLABCELL_X8_Y6_N6
XB7L3 = AMPP_FUNCTION(!EB2_dffs[3], !EB2_dffs[4], !D1_acq_trigger_in_reg[1], !XB7_holdff, !EB2_dffs[5]);


--EB2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at FF_X8_Y2_N13
--register power-up is low

EB2_dffs[1] = AMPP_FUNCTION(A1L5722, EB2_dffs[2], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--XB8_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at FF_X8_Y2_N41
--register power-up is low

XB8_holdff = AMPP_FUNCTION(A1L5741, D1_acq_trigger_in_reg[0], GND);


--EB2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at FF_X8_Y2_N10
--register power-up is low

EB2_dffs[0] = AMPP_FUNCTION(A1L5722, EB2_dffs[1], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at FF_X8_Y2_N16
--register power-up is low

EB2_dffs[2] = AMPP_FUNCTION(A1L5722, EB2L5, !Y1_reset_all, Y1_trigger_setup_ena);


--XB8L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 at MLABCELL_X8_Y2_N36
XB8L2 = AMPP_FUNCTION(!EB2_dffs[2], !XB8_holdff, !EB2_dffs[0], !EB2_dffs[1], !D1_acq_trigger_in_reg[0]);


--EB3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] at FF_X8_Y2_N43
--register power-up is low

EB3_dffs[2] = AMPP_FUNCTION(A1L5722, EB3L8, !Y1_reset_all, Y1_trigger_setup_ena);


--EB4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6] at FF_X8_Y7_N7
--register power-up is low

EB4_dffs[6] = AMPP_FUNCTION(A1L5722, EB1_dffs[0], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4] at FF_X9_Y5_N16
--register power-up is low

EB4_dffs[4] = AMPP_FUNCTION(A1L5722, EB4L9, !Y1_reset_all, Y1_trigger_setup_ena);


--EB4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5] at FF_X1_Y5_N13
--register power-up is low

EB4_dffs[5] = AMPP_FUNCTION(A1L5722, EB4_dffs[6], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--Y1_condition_delay_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] at FF_X4_Y10_N17
--register power-up is low

Y1_condition_delay_reg[1] = AMPP_FUNCTION(A1L5741, Y1L209);


--EB8_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4] at FF_X2_Y8_N34
--register power-up is low

EB8_dffs[4] = AMPP_FUNCTION(A1L5722, EB8L5, Y1L248);


--EB8L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~3 at LABCELL_X7_Y8_N6
EB8L4 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !R1_irf_reg[3][1], !T1_state[3], !R1_irf_reg[3][6], !L1_splitter_nodes_receive_2[3], !EB8_dffs[4]);


--S2L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12 at MLABCELL_X6_Y9_N0
S2L32 = AMPP_FUNCTION(!S2_word_counter[1], !D1L156, !D1L156, !S2L4Q, !D1L155, !D1L156);


--S2L33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~13 at MLABCELL_X6_Y7_N12
S2L33 = AMPP_FUNCTION(!S2L6Q, !D1L156, !D1L156, !D1L156, !S2L4Q, !D1L156);


--S2L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~14 at MLABCELL_X6_Y9_N33
S2L34 = AMPP_FUNCTION(!S2L21, !S2L20, !A1L5723, !S2L33, !S2L32);


--Y1L214 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0 at LABCELL_X2_Y8_N51
Y1L214 = AMPP_FUNCTION(!L1_splitter_nodes_receive_2[3], !T1_state[4], !T1_state[3], !R1_virtual_ir_scan_reg);


--Z1_status_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset at LABCELL_X2_Y8_N48
Z1_status_buf_read_reset = AMPP_FUNCTION(!R1_irf_reg[3][1], !Y1L214, !R1_irf_reg[3][7], !Y1_reset_all);


--MB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual at MLABCELL_X3_Y7_N36
MB1_cout_actual = AMPP_FUNCTION(!MB1_counter_reg_bit[0], !MB1L4);


--Z1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 at MLABCELL_X3_Y8_N27
Z1L4 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], !KB1_counter_reg_bit[1], !KB1_counter_reg_bit[0], !KB1_counter_reg_bit[3]);


--Y1_last_trigger_address_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0] at FF_X7_Y10_N40
--register power-up is low

Y1_last_trigger_address_delayed[0] = AMPP_FUNCTION(A1L5741, Y1L220);


--AB1_cells[1][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] at FF_X6_Y9_N10
--register power-up is low

AB1_cells[1][2] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[1], GND, SB1L2);


--AB1_cells[0][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] at FF_X2_Y9_N41
--register power-up is low

AB1_cells[0][2] = AMPP_FUNCTION(A1L5741, AB1L6, SB1L1);


--EB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at FF_X9_Y5_N31
--register power-up is low

EB1_dffs[2] = AMPP_FUNCTION(A1L5722, EB1L7, !Y1_reset_all, Y1_trigger_setup_ena);


--EB3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] at FF_X8_Y2_N47
--register power-up is low

EB3_dffs[3] = AMPP_FUNCTION(A1L5722, EB3L10, !Y1_reset_all, Y1_trigger_setup_ena);


--Y1_condition_delay_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] at FF_X4_Y10_N26
--register power-up is low

Y1_condition_delay_reg[0] = AMPP_FUNCTION(A1L5741, Y1L207);


--EB8_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5] at FF_X7_Y8_N10
--register power-up is low

EB8_dffs[5] = AMPP_FUNCTION(A1L5722, EB8L6, Y1L248);


--EB8L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4 at LABCELL_X2_Y8_N33
EB8L5 = AMPP_FUNCTION(!EB8_dffs[5], !Y1_current_segment_delayed[0], !Y1L246);


--Y1_last_trigger_address_delayed[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1] at FF_X8_Y9_N40
--register power-up is low

Y1_last_trigger_address_delayed[1] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:last_trigger_address_var[1], GND);


--AB1_cells[1][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] at FF_X2_Y9_N44
--register power-up is low

AB1_cells[1][3] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[2], GND, SB1L2);


--AB1_cells[0][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] at FF_X1_Y9_N49
--register power-up is low

AB1_cells[0][3] = AMPP_FUNCTION(A1L5741, AB1L8, SB1L1);


--EB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at FF_X1_Y5_N14
--register power-up is low

EB1_dffs[3] = AMPP_FUNCTION(A1L5722, EB1L9, !Y1_reset_all, Y1_trigger_setup_ena);


--EB3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] at FF_X8_Y2_N55
--register power-up is low

EB3_dffs[4] = AMPP_FUNCTION(A1L5722, EB3L12, !Y1_reset_all, Y1_trigger_setup_ena);


--EB8_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6] at FF_X6_Y7_N47
--register power-up is low

EB8_dffs[6] = AMPP_FUNCTION(A1L5722, EB8L7, GND, Y1L248);


--EB8L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5 at LABCELL_X7_Y8_N9
EB8L6 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !R1_irf_reg[3][1], !R1_irf_reg[3][6], !T1_state[3], !L1_splitter_nodes_receive_2[3], !EB8_dffs[6]);


--Y1_last_trigger_address_delayed[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2] at FF_X8_Y9_N43
--register power-up is low

Y1_last_trigger_address_delayed[2] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:last_trigger_address_var[2], GND);


--AB1_cells[1][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] at FF_X2_Y9_N5
--register power-up is low

AB1_cells[1][4] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[3], GND, SB1L2);


--AB1_cells[0][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] at FF_X1_Y9_N55
--register power-up is low

AB1_cells[0][4] = AMPP_FUNCTION(A1L5741, AB1L10, SB1L1);


--EB3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] at FF_X8_Y2_N59
--register power-up is low

EB3_dffs[5] = AMPP_FUNCTION(A1L5722, EB3L14, !Y1_reset_all, Y1_trigger_setup_ena);


--CB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~2 at LABCELL_X1_Y6_N24
CB1L20 = AMPP_FUNCTION(!CB1_lfsr[0], !Y1_tdo_crc_val_shift_reg[0], !R1_irf_reg[3][9], !CB1_lfsr[6], !Y1L322, !Y1L324);


--EB8_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7] at FF_X7_Y8_N28
--register power-up is low

EB8_dffs[7] = AMPP_FUNCTION(A1L5722, EB8L8, Y1L248);


--EB8L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6 at LABCELL_X7_Y8_N24
EB8L7 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !R1_irf_reg[3][1], !T1_state[3], !R1_irf_reg[3][6], !L1_splitter_nodes_receive_2[3], !EB8_dffs[7]);


--Y1_last_trigger_address_delayed[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3] at FF_X9_Y10_N34
--register power-up is low

Y1_last_trigger_address_delayed[3] = AMPP_FUNCTION(A1L5741, Y1L224);


--AB1_cells[1][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] at FF_X2_Y9_N8
--register power-up is low

AB1_cells[1][5] = AMPP_FUNCTION(A1L5741, AB1L34, SB1L2);


--AB1_cells[0][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] at FF_X2_Y9_N49
--register power-up is low

AB1_cells[0][5] = AMPP_FUNCTION(A1L5741, AB1L12, SB1L1);


--EB3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] at FF_X8_Y2_N26
--register power-up is low

EB3_dffs[6] = AMPP_FUNCTION(A1L5722, EB3_dffs[7], !Y1_reset_all, GND, Y1_trigger_setup_ena);


--EB8_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8] at FF_X7_Y8_N43
--register power-up is low

EB8_dffs[8] = AMPP_FUNCTION(A1L5722, EB8L9, Y1L248);


--EB8L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7 at LABCELL_X7_Y8_N27
EB8L8 = AMPP_FUNCTION(!R1_virtual_ir_scan_reg, !R1_irf_reg[3][1], !R1_irf_reg[3][6], !T1_state[3], !L1_splitter_nodes_receive_2[3], !EB8_dffs[8]);


--Y1_last_trigger_address_delayed[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4] at FF_X7_Y9_N13
--register power-up is low

Y1_last_trigger_address_delayed[4] = AMPP_FUNCTION(A1L5741, Y1L226);


--AB1_cells[1][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] at FF_X2_Y9_N31
--register power-up is low

AB1_cells[1][6] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[5], GND, SB1L2);


--AB1_cells[0][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] at FF_X1_Y9_N58
--register power-up is low

AB1_cells[0][6] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[5], GND, SB1L1);


--EB3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] at FF_X8_Y2_N28
--register power-up is low

EB3_dffs[7] = AMPP_FUNCTION(A1L5722, EB3L17, !Y1_reset_all, Y1_trigger_setup_ena);


--EB8_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9] at FF_X1_Y6_N16
--register power-up is low

EB8_dffs[9] = AMPP_FUNCTION(A1L5722, EB8L10, Y1L248);


--EB8L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8 at LABCELL_X7_Y8_N42
EB8L9 = AMPP_FUNCTION(!EB8_dffs[9], !R1_irf_reg[3][1], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg, !T1_state[3], !R1_irf_reg[3][6]);


--Y1_last_trigger_address_delayed[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5] at FF_X3_Y8_N46
--register power-up is low

Y1_last_trigger_address_delayed[5] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:last_trigger_address_var[5], GND);


--AB1_cells[1][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] at FF_X2_Y9_N11
--register power-up is low

AB1_cells[1][7] = AMPP_FUNCTION(A1L5741, AB1L37, SB1L2);


--AB1_cells[0][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] at FF_X1_Y9_N56
--register power-up is low

AB1_cells[0][7] = AMPP_FUNCTION(A1L5741, Y1_last_trigger_address_delayed[6], GND, SB1L1);


--EB3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] at FF_X8_Y2_N19
--register power-up is low

EB3_dffs[8] = AMPP_FUNCTION(A1L5722, EB3L19, !Y1_reset_all, Y1_trigger_setup_ena);


--EB8_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10] at FF_X1_Y6_N7
--register power-up is low

EB8_dffs[10] = AMPP_FUNCTION(A1L5722, EB8L11, Y1L248);


--EB8L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9 at LABCELL_X1_Y6_N15
EB8L10 = AMPP_FUNCTION(!R1_irf_reg[3][6], !T1_state[3], !R1_virtual_ir_scan_reg, !R1_irf_reg[3][1], !L1_splitter_nodes_receive_2[3], !EB8_dffs[10]);


--Y1_last_trigger_address_delayed[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6] at FF_X1_Y10_N10
--register power-up is low

Y1_last_trigger_address_delayed[6] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:last_trigger_address_var[6], GND);


--AB1_cells[1][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] at FF_X2_Y9_N47
--register power-up is low

AB1_cells[1][8] = AMPP_FUNCTION(A1L5741, AB1L39, SB1L2);


--AB1_cells[0][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] at FF_X2_Y9_N29
--register power-up is low

AB1_cells[0][8] = AMPP_FUNCTION(A1L5741, AB1L16, SB1L1);


--EB3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] at FF_X8_Y2_N23
--register power-up is low

EB3_dffs[9] = AMPP_FUNCTION(A1L5722, EB3L21, !Y1_reset_all, Y1_trigger_setup_ena);


--EB8_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11] at FF_X1_Y6_N10
--register power-up is low

EB8_dffs[11] = AMPP_FUNCTION(A1L5722, EB8L12, Y1L248);


--EB8L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10 at LABCELL_X1_Y6_N6
EB8L11 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_ir_scan_reg, !R1_irf_reg[3][1], !R1_irf_reg[3][6], !L1_splitter_nodes_receive_2[3], !EB8_dffs[11]);


--Y1_buffer_write_address_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0] at FF_X9_Y10_N4
--register power-up is low

Y1_buffer_write_address_delayed[0] = AMPP_FUNCTION(A1L5741, Y1L189);


--AB1_cells[1][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] at FF_X2_Y9_N2
--register power-up is low

AB1_cells[1][9] = AMPP_FUNCTION(A1L5741, AB1L41, SB1L2);


--AB1_cells[0][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] at FF_X2_Y9_N20
--register power-up is low

AB1_cells[0][9] = AMPP_FUNCTION(A1L5741, AB1L18, SB1L1);


--EB8_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12] at FF_X1_Y6_N13
--register power-up is low

EB8_dffs[12] = AMPP_FUNCTION(A1L5722, EB8L13, Y1L248);


--EB8L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11 at LABCELL_X1_Y6_N9
EB8L12 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_ir_scan_reg, !R1_irf_reg[3][6], !R1_irf_reg[3][1], !L1_splitter_nodes_receive_2[3], !EB8_dffs[12]);


--Y1_buffer_write_address_delayed[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1] at FF_X9_Y12_N28
--register power-up is low

Y1_buffer_write_address_delayed[1] = AMPP_FUNCTION(A1L5741, Y1L191);


--AB1_cells[1][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] at FF_X2_Y9_N7
--register power-up is low

AB1_cells[1][10] = AMPP_FUNCTION(A1L5741, Y1_buffer_write_address_delayed[2], GND, SB1L2);


--AB1_cells[0][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] at FF_X1_Y9_N59
--register power-up is low

AB1_cells[0][10] = AMPP_FUNCTION(A1L5741, AB1L20, SB1L1);


--Y1_tdo_crc_val_shift_reg[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13] at FF_X2_Y6_N4
--register power-up is low

Y1_tdo_crc_val_shift_reg[13] = AMPP_FUNCTION(A1L5722, Y1L315, Y1L286);


--EB8_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13] at FF_X2_Y8_N58
--register power-up is low

EB8_dffs[13] = AMPP_FUNCTION(A1L5722, EB8L14, GND, Y1L248);


--EB8L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12 at LABCELL_X1_Y6_N12
EB8L13 = AMPP_FUNCTION(!R1_irf_reg[3][6], !T1_state[3], !R1_irf_reg[3][1], !R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3], !EB8_dffs[13]);


--Y1_buffer_write_address_delayed[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2] at FF_X4_Y10_N31
--register power-up is low

Y1_buffer_write_address_delayed[2] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:next_address[2], GND);


--AB1_cells[1][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] at FF_X2_Y9_N4
--register power-up is low

AB1_cells[1][11] = AMPP_FUNCTION(A1L5741, AB1L44, SB1L2);


--AB1_cells[0][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] at FF_X2_Y9_N22
--register power-up is low

AB1_cells[0][11] = AMPP_FUNCTION(A1L5741, AB1L22, SB1L1);


--CB1L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~3 at LABCELL_X1_Y6_N18
CB1L21 = AMPP_FUNCTION(!CB1_lfsr[0], !Y1_tdo_crc_val_shift_reg[0], !R1_irf_reg[3][9], !Y1L322, !Y1L324);


--Y1_tdo_crc_val_shift_reg[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14] at FF_X2_Y6_N7
--register power-up is low

Y1_tdo_crc_val_shift_reg[14] = AMPP_FUNCTION(A1L5722, Y1L316, Y1L286);


--Y1L315 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~1 at LABCELL_X2_Y6_N3
Y1L315 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_ir_scan_reg, !Y1_tdo_crc_val_shift_reg[14], !L1_splitter_nodes_receive_2[3]);


--EB8_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14] at FF_X6_Y7_N19
--register power-up is low

EB8_dffs[14] = AMPP_FUNCTION(A1L5722, EB8L15, Y1L248);


--EB8L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13 at LABCELL_X7_Y8_N51
EB8L14 = AMPP_FUNCTION(!EB8_dffs[14], !R1_irf_reg[3][1], !R1_irf_reg[3][6], !T1_state[3], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg);


--Y1_buffer_write_address_delayed[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3] at FF_X4_Y10_N49
--register power-up is low

Y1_buffer_write_address_delayed[3] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:next_address[3], GND);


--AB1_cells[1][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] at FF_X2_Y9_N13
--register power-up is low

AB1_cells[1][12] = AMPP_FUNCTION(A1L5741, AB1L46, SB1L2);


--AB1_cells[0][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] at FF_X1_Y9_N53
--register power-up is low

AB1_cells[0][12] = AMPP_FUNCTION(A1L5741, Y1_buffer_write_address_delayed[4], GND, SB1L1);


--EB7_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] at FF_X3_Y8_N55
--register power-up is low

EB7_dffs[14] = AMPP_FUNCTION(A1L5722, EB7L1, !Y1_reset_all);


--Y1_tdo_crc_val_shift_reg[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15] at FF_X2_Y6_N11
--register power-up is low

Y1_tdo_crc_val_shift_reg[15] = AMPP_FUNCTION(A1L5722, Y1L317, Y1L286);


--Y1L316 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~2 at LABCELL_X2_Y6_N6
Y1L316 = AMPP_FUNCTION(!T1_state[3], !Y1_tdo_crc_val_shift_reg[15], !R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3]);


--EB8_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15] at FF_X6_Y7_N22
--register power-up is low

EB8_dffs[15] = AMPP_FUNCTION(A1L5722, EB8L16, Y1L248);


--EB8L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14 at MLABCELL_X6_Y7_N18
EB8L15 = AMPP_FUNCTION(!R1_irf_reg[3][6], !R1_irf_reg[3][1], !T1_state[3], !R1_virtual_ir_scan_reg, !L1_splitter_nodes_receive_2[3], !EB8_dffs[15]);


--EB5_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at FF_X6_Y8_N19
--register power-up is low

EB5_dffs[0] = AMPP_FUNCTION(A1L5722, EB5L1, !Y1_reset_all);


--Y1_buffer_write_address_delayed[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4] at FF_X2_Y10_N58
--register power-up is low

Y1_buffer_write_address_delayed[4] = AMPP_FUNCTION(A1L5741, FB1_\buffer_manager:next_address[4], GND);


--AB1_cells[1][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] at FF_X2_Y9_N16
--register power-up is low

AB1_cells[1][13] = AMPP_FUNCTION(A1L5741, AB1L48, SB1L2);


--AB1_cells[0][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] at FF_X2_Y9_N55
--register power-up is low

AB1_cells[0][13] = AMPP_FUNCTION(A1L5741, AB1L25, SB1L1);


--EB7L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~0 at MLABCELL_X3_Y8_N54
EB7L1 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], !KB1_counter_reg_bit[0], !AB1_xq[14], !KB1_counter_reg_bit[1], !KB1_counter_reg_bit[3], !Z1_status_offload_shift_ena);


--Y1L317 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~3 at LABCELL_X2_Y6_N9
Y1L317 = AMPP_FUNCTION(!T1_state[3], !R1_virtual_ir_scan_reg, !A1L5723, !L1_splitter_nodes_receive_2[3]);


--EB8_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16] at FF_X2_Y8_N55
--register power-up is low

EB8_dffs[16] = AMPP_FUNCTION(A1L5722, EB8L17, Y1L248);


--EB8L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15 at MLABCELL_X6_Y7_N21
EB8L16 = AMPP_FUNCTION(!R1_irf_reg[3][6], !R1_irf_reg[3][1], !R1_virtual_ir_scan_reg, !T1_state[3], !L1_splitter_nodes_receive_2[3], !EB8_dffs[16]);


--Z1_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena at LABCELL_X2_Y8_N30
Z1_offload_shift_ena = AMPP_FUNCTION(!R1_irf_reg[3][4], !T1_state[4], !L1_splitter_nodes_receive_2[3], !R1_virtual_ir_scan_reg);


--EB5_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at FF_X6_Y8_N22
--register power-up is low

EB5_dffs[1] = AMPP_FUNCTION(A1L5722, EB5L2, !Y1_reset_all);


--EB5L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0 at MLABCELL_X6_Y8_N18
EB5L1 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], !Z1_offload_shift_ena, !HB1_counter_reg_bit[0], !HB1_counter_reg_bit[2], !TB1_ram_block1a0, !EB5_dffs[1]);


--Y1_buffer_write_address_delayed[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5] at FF_X2_Y10_N4
--register power-up is low

Y1_buffer_write_address_delayed[5] = AMPP_FUNCTION(A1L5741, Y1L196);


--AB1_cells[1][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] at FF_X2_Y9_N34
--register power-up is low

AB1_cells[1][14] = AMPP_FUNCTION(A1L5741, Y1_buffer_write_address_delayed[6], GND, SB1L2);


--AB1_cells[0][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] at FF_X2_Y9_N25
--register power-up is low

AB1_cells[0][14] = AMPP_FUNCTION(A1L5741, Y1_buffer_write_address_delayed[6], GND, SB1L1);


--EB8L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16 at LABCELL_X2_Y8_N54
EB8L17 = AMPP_FUNCTION(!L1_splitter_nodes_receive_2[3], !R1_irf_reg[3][1], !R1_virtual_ir_scan_reg, !R1_irf_reg[3][6], !T1_state[3], !A1L5723);


--Y1_acq_data_in_pipe_reg[3][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0] at FF_X1_Y5_N34
--register power-up is low

Y1_acq_data_in_pipe_reg[3][0] = AMPP_FUNCTION(A1L5741, Y1L46);


--Y1_buffer_write_address_delayed[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6] at FF_X2_Y10_N34
--register power-up is low

Y1_buffer_write_address_delayed[6] = AMPP_FUNCTION(A1L5741, Y1L198);


--EB5_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at FF_X6_Y8_N49
--register power-up is low

EB5_dffs[2] = AMPP_FUNCTION(A1L5722, EB5L3, !Y1_reset_all);


--EB5L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1 at MLABCELL_X6_Y8_N21
EB5L2 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], !Z1_offload_shift_ena, !HB1_counter_reg_bit[2], !HB1_counter_reg_bit[0], !TB1_ram_block1a1, !EB5_dffs[2]);


--Y1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0] at FF_X1_Y5_N31
--register power-up is low

Y1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(A1L5741, Y1L32);


--Z1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset at LABCELL_X7_Y8_N39
Z1_acq_buf_read_reset = AMPP_FUNCTION(!Y1_reset_all, !R1_irf_reg[3][4], !Y1L214, !R1_irf_reg[3][1]);


--Z1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 at MLABCELL_X6_Y8_N27
Z1L3 = AMPP_FUNCTION(!HB1_counter_reg_bit[2], !HB1_counter_reg_bit[1], !HB1_counter_reg_bit[0]);


--Z1_read_pointer_counter_clk_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena at LABCELL_X7_Y8_N54
Z1_read_pointer_counter_clk_ena = AMPP_FUNCTION(!Z1L3, !Y1L214, !Y1_reset_all, !R1_irf_reg[3][4], !R1_irf_reg[3][1]);


--Y1_acq_data_in_pipe_reg[3][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1] at FF_X9_Y12_N37
--register power-up is low

Y1_acq_data_in_pipe_reg[3][1] = AMPP_FUNCTION(A1L5741, Y1L48);


--EB5_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at FF_X6_Y8_N52
--register power-up is low

EB5_dffs[3] = AMPP_FUNCTION(A1L5722, EB5L4, !Y1_reset_all);


--EB5L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2 at MLABCELL_X6_Y8_N48
EB5L3 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], !Z1_offload_shift_ena, !HB1_counter_reg_bit[0], !HB1_counter_reg_bit[2], !TB1_ram_block1a2, !EB5_dffs[3]);


--Y1_acq_data_in_pipe_reg[1][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0] at FF_X1_Y5_N26
--register power-up is low

Y1_acq_data_in_pipe_reg[1][0] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[0][0], GND);


--Y1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1] at FF_X9_Y12_N11
--register power-up is low

Y1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(A1L5741, Y1L34);


--Y1_acq_data_in_pipe_reg[3][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2] at FF_X9_Y12_N4
--register power-up is low

Y1_acq_data_in_pipe_reg[3][2] = AMPP_FUNCTION(A1L5741, Y1L50);


--EB5_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at FF_X6_Y8_N43
--register power-up is low

EB5_dffs[4] = AMPP_FUNCTION(A1L5722, EB5L5, !Y1_reset_all);


--EB5L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3 at MLABCELL_X6_Y8_N51
EB5L4 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], !Z1_offload_shift_ena, !HB1_counter_reg_bit[2], !HB1_counter_reg_bit[0], !TB1_ram_block1a3, !EB5_dffs[4]);


--Y1_acq_data_in_pipe_reg[0][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0] at FF_X1_Y5_N29
--register power-up is low

Y1_acq_data_in_pipe_reg[0][0] = AMPP_FUNCTION(A1L5741, D1_acq_data_in_reg[0], GND);


--Y1_acq_data_in_pipe_reg[1][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1] at FF_X9_Y12_N8
--register power-up is low

Y1_acq_data_in_pipe_reg[1][1] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[0][1], GND);


--Y1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2] at FF_X9_Y12_N32
--register power-up is low

Y1_acq_data_in_pipe_reg[2][2] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[1][2], GND);


--Y1_acq_data_in_pipe_reg[3][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3] at FF_X9_Y12_N50
--register power-up is low

Y1_acq_data_in_pipe_reg[3][3] = AMPP_FUNCTION(A1L5741, Y1L52);


--EB5_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at FF_X6_Y8_N46
--register power-up is low

EB5_dffs[5] = AMPP_FUNCTION(A1L5722, EB5L6, !Y1_reset_all);


--EB5L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4 at MLABCELL_X6_Y8_N42
EB5L5 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], !Z1_offload_shift_ena, !HB1_counter_reg_bit[0], !HB1_counter_reg_bit[2], !TB1_ram_block1a4, !EB5_dffs[5]);


--Y1_acq_data_in_pipe_reg[0][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1] at FF_X9_Y12_N40
--register power-up is low

Y1_acq_data_in_pipe_reg[0][1] = AMPP_FUNCTION(A1L5741, D1_acq_data_in_reg[1], GND);


--Y1_acq_data_in_pipe_reg[1][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2] at FF_X9_Y12_N1
--register power-up is low

Y1_acq_data_in_pipe_reg[1][2] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[0][2], GND);


--Y1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3] at FF_X9_Y12_N22
--register power-up is low

Y1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[1][3], GND);


--Y1_acq_data_in_pipe_reg[3][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4] at FF_X9_Y12_N49
--register power-up is low

Y1_acq_data_in_pipe_reg[3][4] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[2][4], GND);


--EB5_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at FF_X1_Y8_N31
--register power-up is low

EB5_dffs[6] = AMPP_FUNCTION(A1L5722, EB5L7, !Y1_reset_all);


--EB5L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~5 at MLABCELL_X6_Y8_N45
EB5L6 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], !Z1_offload_shift_ena, !HB1_counter_reg_bit[2], !HB1_counter_reg_bit[0], !TB1_ram_block1a5, !EB5_dffs[6]);


--Y1_acq_data_in_pipe_reg[0][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2] at FF_X9_Y12_N10
--register power-up is low

Y1_acq_data_in_pipe_reg[0][2] = AMPP_FUNCTION(A1L5741, D1_acq_data_in_reg[2], GND);


--Y1_acq_data_in_pipe_reg[1][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3] at FF_X9_Y12_N46
--register power-up is low

Y1_acq_data_in_pipe_reg[1][3] = AMPP_FUNCTION(A1L5741, Y1L23);


--Y1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4] at FF_X9_Y12_N23
--register power-up is low

Y1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(A1L5741, Y1L38);


--Y1_acq_data_in_pipe_reg[3][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5] at FF_X1_Y5_N46
--register power-up is low

Y1_acq_data_in_pipe_reg[3][5] = AMPP_FUNCTION(A1L5741, Y1L55);


--EB5_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at FF_X1_Y8_N7
--register power-up is low

EB5_dffs[7] = AMPP_FUNCTION(A1L5722, EB5L8, !Y1_reset_all);


--EB5L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6 at LABCELL_X1_Y8_N30
EB5L7 = AMPP_FUNCTION(!HB1_counter_reg_bit[2], !HB1_counter_reg_bit[1], !HB1_counter_reg_bit[0], !TB1_ram_block1a6, !EB5_dffs[7], !Z1_offload_shift_ena);


--Y1_acq_data_in_pipe_reg[0][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3] at FF_X9_Y12_N20
--register power-up is low

Y1_acq_data_in_pipe_reg[0][3] = AMPP_FUNCTION(A1L5741, Y1L10);


--Y1_acq_data_in_pipe_reg[1][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4] at FF_X9_Y12_N19
--register power-up is low

Y1_acq_data_in_pipe_reg[1][4] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[0][4], GND);


--Y1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5] at FF_X1_Y5_N40
--register power-up is low

Y1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[1][5], GND);


--Y1_acq_data_in_pipe_reg[3][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6] at FF_X1_Y5_N44
--register power-up is low

Y1_acq_data_in_pipe_reg[3][6] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[2][6], GND);


--EB5L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7 at LABCELL_X1_Y8_N6
EB5L8 = AMPP_FUNCTION(!HB1_counter_reg_bit[2], !HB1_counter_reg_bit[1], !HB1_counter_reg_bit[0], !TB1_ram_block1a7, !Z1_offload_shift_ena);


--Y1_acq_data_in_pipe_reg[0][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4] at FF_X9_Y12_N47
--register power-up is low

Y1_acq_data_in_pipe_reg[0][4] = AMPP_FUNCTION(A1L5741, D1_acq_data_in_reg[4], GND);


--Y1_acq_data_in_pipe_reg[1][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5] at FF_X1_Y5_N43
--register power-up is low

Y1_acq_data_in_pipe_reg[1][5] = AMPP_FUNCTION(A1L5741, Y1L26);


--Y1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6] at FF_X1_Y5_N5
--register power-up is low

Y1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(A1L5741, Y1L41);


--Y1_acq_data_in_pipe_reg[3][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7] at FF_X9_Y12_N16
--register power-up is low

Y1_acq_data_in_pipe_reg[3][7] = AMPP_FUNCTION(A1L5741, Y1L58);


--Y1_acq_data_in_pipe_reg[0][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5] at FF_X1_Y5_N23
--register power-up is low

Y1_acq_data_in_pipe_reg[0][5] = AMPP_FUNCTION(A1L5741, Y1L13);


--Y1_acq_data_in_pipe_reg[1][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6] at FF_X1_Y5_N2
--register power-up is low

Y1_acq_data_in_pipe_reg[1][6] = AMPP_FUNCTION(A1L5741, Y1L28);


--Y1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7] at FF_X9_Y12_N31
--register power-up is low

Y1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(A1L5741, Y1L43);


--Y1_acq_data_in_pipe_reg[0][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6] at FF_X1_Y5_N28
--register power-up is low

Y1_acq_data_in_pipe_reg[0][6] = AMPP_FUNCTION(A1L5741, Y1L15);


--Y1_acq_data_in_pipe_reg[1][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7] at FF_X9_Y12_N5
--register power-up is low

Y1_acq_data_in_pipe_reg[1][7] = AMPP_FUNCTION(A1L5741, Y1_acq_data_in_pipe_reg[0][7], GND);


--Y1_acq_data_in_pipe_reg[0][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7] at FF_X9_Y12_N2
--register power-up is low

Y1_acq_data_in_pipe_reg[0][7] = AMPP_FUNCTION(A1L5741, Y1L17);


--Y1L200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0 at LABCELL_X4_Y8_N24
Y1L200 = AMPP_FUNCTION(!FB1_\buffer_manager:done);


--FB1L175 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~0 at MLABCELL_X8_Y7_N54
FB1L175 = AMPP_FUNCTION(!FB1L23);


--FB1L177 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~1 at MLABCELL_X8_Y7_N57
FB1L177 = AMPP_FUNCTION(!FB1L27);


--FB1L165 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~2 at MLABCELL_X8_Y7_N18
FB1L165 = AMPP_FUNCTION(!FB1L31);


--FB1L167 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~3 at MLABCELL_X8_Y7_N21
FB1L167 = AMPP_FUNCTION(!FB1L35);


--FB1L169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~4 at LABCELL_X4_Y8_N15
FB1L169 = AMPP_FUNCTION(!FB1L39);


--FB1L171 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~5 at LABCELL_X4_Y8_N12
FB1L171 = AMPP_FUNCTION(!FB1L43);


--FB1L173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~6 at LABCELL_X4_Y8_N54
FB1L173 = AMPP_FUNCTION(!FB1L47);


--D1L155 is sld_signaltap:auto_signaltap_0|~GND at MLABCELL_X3_Y8_N15
D1L155 = GND;


--D1L156 is sld_signaltap:auto_signaltap_0|~VCC at LABCELL_X9_Y9_N12
D1L156 = VCC;


--A1L6540 is output_row[0]~output at IOOBUF_X52_Y0_N2
A1L6540 = OUTPUT_BUFFER.O(.I(A1L6541Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[0] is output_row[0] at PIN_V16
output_row[0] = OUTPUT();


--A1L6543 is output_row[1]~output at IOOBUF_X52_Y0_N19
A1L6543 = OUTPUT_BUFFER.O(.I(A1L6544Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[1] is output_row[1] at PIN_W16
output_row[1] = OUTPUT();


--A1L6546 is output_row[2]~output at IOOBUF_X60_Y0_N2
A1L6546 = OUTPUT_BUFFER.O(.I(A1L6547Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[2] is output_row[2] at PIN_V17
output_row[2] = OUTPUT();


--A1L6549 is output_row[3]~output at IOOBUF_X80_Y0_N2
A1L6549 = OUTPUT_BUFFER.O(.I(A1L6550Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[3] is output_row[3] at PIN_V18
output_row[3] = OUTPUT();


--A1L6552 is output_row[4]~output at IOOBUF_X60_Y0_N19
A1L6552 = OUTPUT_BUFFER.O(.I(A1L6553Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[4] is output_row[4] at PIN_W17
output_row[4] = OUTPUT();


--A1L6555 is output_row[5]~output at IOOBUF_X80_Y0_N19
A1L6555 = OUTPUT_BUFFER.O(.I(A1L6556Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[5] is output_row[5] at PIN_W19
output_row[5] = OUTPUT();


--A1L6558 is output_row[6]~output at IOOBUF_X84_Y0_N2
A1L6558 = OUTPUT_BUFFER.O(.I(A1L6559Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[6] is output_row[6] at PIN_Y19
output_row[6] = OUTPUT();


--A1L6561 is output_row[7]~output at IOOBUF_X89_Y6_N5
A1L6561 = OUTPUT_BUFFER.O(.I(A1L6562Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--output_row[7] is output_row[7] at PIN_W20
output_row[7] = OUTPUT();


--A1L338 is DRAM_ADDR[0]~output at IOOBUF_X89_Y6_N22
A1L338 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[0] is DRAM_ADDR[0] at PIN_Y21
DRAM_ADDR[0] = OUTPUT();


--A1L340 is DRAM_ADDR[1]~output at IOOBUF_X40_Y81_N19
A1L340 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[1] is DRAM_ADDR[1] at PIN_G15
DRAM_ADDR[1] = OUTPUT();


--A1L342 is DRAM_ADDR[2]~output at IOOBUF_X16_Y81_N36
A1L342 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[2] is DRAM_ADDR[2] at PIN_B2
DRAM_ADDR[2] = OUTPUT();


--A1L344 is DRAM_ADDR[3]~output at IOOBUF_X86_Y0_N53
A1L344 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[3] is DRAM_ADDR[3] at PIN_AF26
DRAM_ADDR[3] = OUTPUT();


--A1L346 is DRAM_ADDR[4]~output at IOOBUF_X34_Y0_N76
A1L346 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[4] is DRAM_ADDR[4] at PIN_AH10
DRAM_ADDR[4] = OUTPUT();


--A1L348 is DRAM_ADDR[5]~output at IOOBUF_X28_Y0_N53
A1L348 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[5] is DRAM_ADDR[5] at PIN_AK8
DRAM_ADDR[5] = OUTPUT();


--A1L350 is DRAM_ADDR[6]~output at IOOBUF_X2_Y81_N93
A1L350 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[6] is DRAM_ADDR[6] at PIN_F6
DRAM_ADDR[6] = OUTPUT();


--A1L352 is DRAM_ADDR[7]~output at IOOBUF_X82_Y0_N59
A1L352 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[7] is DRAM_ADDR[7] at PIN_AD21
DRAM_ADDR[7] = OUTPUT();


--A1L354 is DRAM_ADDR[8]~output at IOOBUF_X24_Y81_N19
A1L354 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[8] is DRAM_ADDR[8] at PIN_G8
DRAM_ADDR[8] = OUTPUT();


--A1L356 is DRAM_ADDR[9]~output at IOOBUF_X38_Y81_N2
A1L356 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[9] is DRAM_ADDR[9] at PIN_C13
DRAM_ADDR[9] = OUTPUT();


--A1L358 is DRAM_ADDR[10]~output at IOOBUF_X18_Y81_N93
A1L358 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[10] is DRAM_ADDR[10] at PIN_D7
DRAM_ADDR[10] = OUTPUT();


--A1L360 is DRAM_ADDR[11]~output at IOOBUF_X10_Y0_N42
A1L360 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[11] is DRAM_ADDR[11] at PIN_AG1
DRAM_ADDR[11] = OUTPUT();


--A1L362 is DRAM_ADDR[12]~output at IOOBUF_X20_Y0_N2
A1L362 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[12] is DRAM_ADDR[12] at PIN_AA13
DRAM_ADDR[12] = OUTPUT();


--A1L365 is DRAM_BA[0]~output at IOOBUF_X36_Y0_N2
A1L365 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_BA[0] is DRAM_BA[0] at PIN_AA14
DRAM_BA[0] = OUTPUT();


--A1L367 is DRAM_BA[1]~output at IOOBUF_X80_Y0_N53
A1L367 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_BA[1] is DRAM_BA[1] at PIN_AK27
DRAM_BA[1] = OUTPUT();


--A1L369 is DRAM_CAS_N~output at IOOBUF_X4_Y0_N36
A1L369 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CAS_N is DRAM_CAS_N at PIN_AE11
DRAM_CAS_N = OUTPUT();


--A1L371 is DRAM_CKE~output at IOOBUF_X88_Y0_N3
A1L371 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CKE is DRAM_CKE at PIN_AA21
DRAM_CKE = OUTPUT();


--A1L373 is DRAM_CLK~output at IOOBUF_X78_Y0_N36
A1L373 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CLK is DRAM_CLK at PIN_AG25
DRAM_CLK = OUTPUT();


--A1L375 is DRAM_CS_N~output at IOOBUF_X6_Y0_N2
A1L375 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CS_N is DRAM_CS_N at PIN_AD7
DRAM_CS_N = OUTPUT();


--A1L426 is DRAM_LDQM~output at IOOBUF_X24_Y0_N36
A1L426 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_LDQM is DRAM_LDQM at PIN_AJ5
DRAM_LDQM = OUTPUT();


--A1L428 is DRAM_RAS_N~output at IOOBUF_X12_Y81_N2
A1L428 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_RAS_N is DRAM_RAS_N at PIN_K12
DRAM_RAS_N = OUTPUT();


--A1L430 is DRAM_UDQM~output at IOOBUF_X30_Y81_N53
A1L430 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_UDQM is DRAM_UDQM at PIN_B8
DRAM_UDQM = OUTPUT();


--A1L432 is DRAM_WE_N~output at IOOBUF_X64_Y0_N2
A1L432 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_WE_N is DRAM_WE_N at PIN_AC18
DRAM_WE_N = OUTPUT();


--A1L438 is HPS_DDR3_ADDR[0]~output at IOOBUF_X89_Y71_N79
A1L438 = OUTPUT_BUFFER.O(.I(HD1_dataout[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[0] is HPS_DDR3_ADDR[0] at PIN_F26
HPS_DDR3_ADDR[0] = OUTPUT();


--A1L440 is HPS_DDR3_ADDR[1]~output at IOOBUF_X89_Y71_N96
A1L440 = OUTPUT_BUFFER.O(.I(HD1_dataout[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[1] is HPS_DDR3_ADDR[1] at PIN_G30
HPS_DDR3_ADDR[1] = OUTPUT();


--A1L442 is HPS_DDR3_ADDR[2]~output at IOOBUF_X89_Y72_N39
A1L442 = OUTPUT_BUFFER.O(.I(HD1_dataout[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[2] is HPS_DDR3_ADDR[2] at PIN_F28
HPS_DDR3_ADDR[2] = OUTPUT();


--A1L444 is HPS_DDR3_ADDR[3]~output at IOOBUF_X89_Y72_N56
A1L444 = OUTPUT_BUFFER.O(.I(HD1_dataout[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[3] is HPS_DDR3_ADDR[3] at PIN_F30
HPS_DDR3_ADDR[3] = OUTPUT();


--A1L446 is HPS_DDR3_ADDR[4]~output at IOOBUF_X89_Y72_N5
A1L446 = OUTPUT_BUFFER.O(.I(HD1_dataout[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[4] is HPS_DDR3_ADDR[4] at PIN_J25
HPS_DDR3_ADDR[4] = OUTPUT();


--A1L448 is HPS_DDR3_ADDR[5]~output at IOOBUF_X89_Y72_N22
A1L448 = OUTPUT_BUFFER.O(.I(HD1_dataout[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[5] is HPS_DDR3_ADDR[5] at PIN_J27
HPS_DDR3_ADDR[5] = OUTPUT();


--A1L450 is HPS_DDR3_ADDR[6]~output at IOOBUF_X89_Y73_N39
A1L450 = OUTPUT_BUFFER.O(.I(HD1_dataout[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[6] is HPS_DDR3_ADDR[6] at PIN_F29
HPS_DDR3_ADDR[6] = OUTPUT();


--A1L452 is HPS_DDR3_ADDR[7]~output at IOOBUF_X89_Y73_N56
A1L452 = OUTPUT_BUFFER.O(.I(HD1_dataout[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[7] is HPS_DDR3_ADDR[7] at PIN_E28
HPS_DDR3_ADDR[7] = OUTPUT();


--A1L454 is HPS_DDR3_ADDR[8]~output at IOOBUF_X89_Y78_N5
A1L454 = OUTPUT_BUFFER.O(.I(HD1_dataout[8]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[8] is HPS_DDR3_ADDR[8] at PIN_H27
HPS_DDR3_ADDR[8] = OUTPUT();


--A1L456 is HPS_DDR3_ADDR[9]~output at IOOBUF_X89_Y78_N22
A1L456 = OUTPUT_BUFFER.O(.I(HD1_dataout[9]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[9] is HPS_DDR3_ADDR[9] at PIN_G26
HPS_DDR3_ADDR[9] = OUTPUT();


--A1L458 is HPS_DDR3_ADDR[10]~output at IOOBUF_X89_Y78_N39
A1L458 = OUTPUT_BUFFER.O(.I(HD1_dataout[10]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[10] is HPS_DDR3_ADDR[10] at PIN_D29
HPS_DDR3_ADDR[10] = OUTPUT();


--A1L460 is HPS_DDR3_ADDR[11]~output at IOOBUF_X89_Y78_N56
A1L460 = OUTPUT_BUFFER.O(.I(HD1_dataout[11]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[11] is HPS_DDR3_ADDR[11] at PIN_C30
HPS_DDR3_ADDR[11] = OUTPUT();


--A1L462 is HPS_DDR3_ADDR[12]~output at IOOBUF_X89_Y79_N39
A1L462 = OUTPUT_BUFFER.O(.I(HD1_dataout[12]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[12] is HPS_DDR3_ADDR[12] at PIN_B30
HPS_DDR3_ADDR[12] = OUTPUT();


--A1L464 is HPS_DDR3_ADDR[13]~output at IOOBUF_X89_Y79_N56
A1L464 = OUTPUT_BUFFER.O(.I(HD1_dataout[13]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[13] is HPS_DDR3_ADDR[13] at PIN_C29
HPS_DDR3_ADDR[13] = OUTPUT();


--A1L466 is HPS_DDR3_ADDR[14]~output at IOOBUF_X89_Y80_N5
A1L466 = OUTPUT_BUFFER.O(.I(HD1_dataout[14]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ADDR[14] is HPS_DDR3_ADDR[14] at PIN_H25
HPS_DDR3_ADDR[14] = OUTPUT();


--A1L469 is HPS_DDR3_BA[0]~output at IOOBUF_X89_Y74_N39
A1L469 = OUTPUT_BUFFER.O(.I(HD2_dataout[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_BA[0] is HPS_DDR3_BA[0] at PIN_E29
HPS_DDR3_BA[0] = OUTPUT();


--A1L471 is HPS_DDR3_BA[1]~output at IOOBUF_X89_Y74_N5
A1L471 = OUTPUT_BUFFER.O(.I(HD2_dataout[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_BA[1] is HPS_DDR3_BA[1] at PIN_J24
HPS_DDR3_BA[1] = OUTPUT();


--A1L473 is HPS_DDR3_BA[2]~output at IOOBUF_X89_Y74_N22
A1L473 = OUTPUT_BUFFER.O(.I(HD2_dataout[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_BA[2] is HPS_DDR3_BA[2] at PIN_J23
HPS_DDR3_BA[2] = OUTPUT();


--A1L475 is HPS_DDR3_CAS_N~output at IOOBUF_X89_Y77_N79
A1L475 = OUTPUT_BUFFER.O(.I(HD3_dataout[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_CAS_N is HPS_DDR3_CAS_N at PIN_E27
HPS_DDR3_CAS_N = OUTPUT();


--A1L477 is HPS_DDR3_CKE~output at IOOBUF_X89_Y57_N56
A1L477 = OUTPUT_BUFFER.O(.I(HD3_dataout[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_CKE is HPS_DDR3_CKE at PIN_L29
HPS_DDR3_CKE = OUTPUT();


--HPS_DDR3_CK_N is HPS_DDR3_CK_N at PIN_L23
HPS_DDR3_CK_N = OUTPUT();


--HPS_DDR3_CK_P is HPS_DDR3_CK_P at PIN_M23
HPS_DDR3_CK_P = OUTPUT();


--A1L481 is HPS_DDR3_CS_N~output at IOOBUF_X89_Y79_N5
A1L481 = OUTPUT_BUFFER.O(.I(HD3_dataout[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_CS_N is HPS_DDR3_CS_N at PIN_H24
HPS_DDR3_CS_N = OUTPUT();


--A1L517 is HPS_DDR3_DM[0]~output at IOOBUF_X89_Y21_N39
A1L517 = OUTPUT_BUFFER.O(.I(GND), , , .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--HPS_DDR3_DM[0] is HPS_DDR3_DM[0] at PIN_AB28
HPS_DDR3_DM[0] = OUTPUT();


--A1L521 is HPS_DDR3_DM[1]~output at IOOBUF_X89_Y20_N96
A1L521 = OUTPUT_BUFFER.O(.I(GND), , , .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--HPS_DDR3_DM[1] is HPS_DDR3_DM[1] at PIN_AC29
HPS_DDR3_DM[1] = OUTPUT();


--A1L525 is HPS_DDR3_DM[2]~output at IOOBUF_X89_Y21_N56
A1L525 = OUTPUT_BUFFER.O(.I(GND), , , .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--HPS_DDR3_DM[2] is HPS_DDR3_DM[2] at PIN_AA28
HPS_DDR3_DM[2] = OUTPUT();


--A1L529 is HPS_DDR3_DM[3]~output at IOOBUF_X89_Y20_N79
A1L529 = OUTPUT_BUFFER.O(.I(GND), , , .SERIESTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0), .SERIESTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1), .SERIESTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2), .SERIESTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3), .SERIESTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4), .SERIESTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5), .SERIESTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6), .SERIESTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7), .SERIESTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8), .SERIESTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9), .SERIESTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10), .SERIESTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11), .SERIESTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12), .SERIESTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13), .SERIESTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14), .SERIESTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15), .PARALLELTERMINATIONCONTROL[0](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0), .PARALLELTERMINATIONCONTROL[1](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1), .PARALLELTERMINATIONCONTROL[2](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2), .PARALLELTERMINATIONCONTROL[3](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3), .PARALLELTERMINATIONCONTROL[4](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4), .PARALLELTERMINATIONCONTROL[5](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5), .PARALLELTERMINATIONCONTROL[6](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6), .PARALLELTERMINATIONCONTROL[7](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7), .PARALLELTERMINATIONCONTROL[8](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8), .PARALLELTERMINATIONCONTROL[9](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9), .PARALLELTERMINATIONCONTROL[10](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10), .PARALLELTERMINATIONCONTROL[11](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11), .PARALLELTERMINATIONCONTROL[12](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12), .PARALLELTERMINATIONCONTROL[13](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13), .PARALLELTERMINATIONCONTROL[14](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14), .PARALLELTERMINATIONCONTROL[15](HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15));


--HPS_DDR3_DM[3] is HPS_DDR3_DM[3] at PIN_AC28
HPS_DDR3_DM[3] = OUTPUT();


--A1L714 is HPS_DDR3_ODT~output at IOOBUF_X89_Y65_N39
A1L714 = OUTPUT_BUFFER.O(.I(HD3_dataout[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_ODT is HPS_DDR3_ODT at PIN_H28
HPS_DDR3_ODT = OUTPUT();


--A1L716 is HPS_DDR3_RAS_N~output at IOOBUF_X89_Y77_N96
A1L716 = OUTPUT_BUFFER.O(.I(HD3_dataout[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_RAS_N is HPS_DDR3_RAS_N at PIN_D30
HPS_DDR3_RAS_N = OUTPUT();


--A1L718 is HPS_DDR3_RESET_N~output at IOOBUF_X89_Y51_N39
A1L718 = OUTPUT_BUFFER.O(.I(HD4_dataout[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_RESET_N is HPS_DDR3_RESET_N at PIN_P30
HPS_DDR3_RESET_N = OUTPUT();


--A1L722 is HPS_DDR3_WE_N~output at IOOBUF_X89_Y80_N39
A1L722 = OUTPUT_BUFFER.O(.I(HD3_dataout[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HPS_DDR3_WE_N is HPS_DDR3_WE_N at PIN_C28
HPS_DDR3_WE_N = OUTPUT();


--DRAM_DQ[0] is DRAM_DQ[0] at PIN_C12
DRAM_DQ[0] = BIDIR();



--DRAM_DQ[1] is DRAM_DQ[1] at PIN_F9
DRAM_DQ[1] = BIDIR();



--DRAM_DQ[2] is DRAM_DQ[2] at PIN_G7
DRAM_DQ[2] = BIDIR();



--DRAM_DQ[3] is DRAM_DQ[3] at PIN_A10
DRAM_DQ[3] = BIDIR();



--DRAM_DQ[4] is DRAM_DQ[4] at PIN_AF18
DRAM_DQ[4] = BIDIR();



--DRAM_DQ[5] is DRAM_DQ[5] at PIN_AD17
DRAM_DQ[5] = BIDIR();



--DRAM_DQ[6] is DRAM_DQ[6] at PIN_AD24
DRAM_DQ[6] = BIDIR();



--DRAM_DQ[7] is DRAM_DQ[7] at PIN_AJ19
DRAM_DQ[7] = BIDIR();



--DRAM_DQ[8] is DRAM_DQ[8] at PIN_G10
DRAM_DQ[8] = BIDIR();



--DRAM_DQ[9] is DRAM_DQ[9] at PIN_AE17
DRAM_DQ[9] = BIDIR();



--DRAM_DQ[10] is DRAM_DQ[10] at PIN_AE14
DRAM_DQ[10] = BIDIR();



--DRAM_DQ[11] is DRAM_DQ[11] at PIN_AE24
DRAM_DQ[11] = BIDIR();



--DRAM_DQ[12] is DRAM_DQ[12] at PIN_AD19
DRAM_DQ[12] = BIDIR();



--DRAM_DQ[13] is DRAM_DQ[13] at PIN_AJ27
DRAM_DQ[13] = BIDIR();



--DRAM_DQ[14] is DRAM_DQ[14] at PIN_AD26
DRAM_DQ[14] = BIDIR();



--DRAM_DQ[15] is DRAM_DQ[15] at PIN_AJ7
DRAM_DQ[15] = BIDIR();



--HPS_CONV_USB_N is HPS_CONV_USB_N at PIN_AG11
HPS_CONV_USB_N = BIDIR();



--HPS_DDR3_DQ[0] is HPS_DDR3_DQ[0] at PIN_K23
HPS_DDR3_DQ[0] = BIDIR();


--HPS_DDR3_DQ[1] is HPS_DDR3_DQ[1] at PIN_K22
HPS_DDR3_DQ[1] = BIDIR();


--HPS_DDR3_DQ[2] is HPS_DDR3_DQ[2] at PIN_H30
HPS_DDR3_DQ[2] = BIDIR();


--HPS_DDR3_DQ[3] is HPS_DDR3_DQ[3] at PIN_G28
HPS_DDR3_DQ[3] = BIDIR();


--HPS_DDR3_DQ[4] is HPS_DDR3_DQ[4] at PIN_L25
HPS_DDR3_DQ[4] = BIDIR();


--HPS_DDR3_DQ[5] is HPS_DDR3_DQ[5] at PIN_L24
HPS_DDR3_DQ[5] = BIDIR();


--HPS_DDR3_DQ[6] is HPS_DDR3_DQ[6] at PIN_J30
HPS_DDR3_DQ[6] = BIDIR();


--HPS_DDR3_DQ[7] is HPS_DDR3_DQ[7] at PIN_J29
HPS_DDR3_DQ[7] = BIDIR();


--HPS_DDR3_DQ[8] is HPS_DDR3_DQ[8] at PIN_K26
HPS_DDR3_DQ[8] = BIDIR();


--HPS_DDR3_DQ[9] is HPS_DDR3_DQ[9] at PIN_L26
HPS_DDR3_DQ[9] = BIDIR();


--HPS_DDR3_DQ[10] is HPS_DDR3_DQ[10] at PIN_K29
HPS_DDR3_DQ[10] = BIDIR();


--HPS_DDR3_DQ[11] is HPS_DDR3_DQ[11] at PIN_K27
HPS_DDR3_DQ[11] = BIDIR();


--HPS_DDR3_DQ[12] is HPS_DDR3_DQ[12] at PIN_M26
HPS_DDR3_DQ[12] = BIDIR();


--HPS_DDR3_DQ[13] is HPS_DDR3_DQ[13] at PIN_M27
HPS_DDR3_DQ[13] = BIDIR();


--HPS_DDR3_DQ[14] is HPS_DDR3_DQ[14] at PIN_L28
HPS_DDR3_DQ[14] = BIDIR();


--HPS_DDR3_DQ[15] is HPS_DDR3_DQ[15] at PIN_M30
HPS_DDR3_DQ[15] = BIDIR();


--HPS_DDR3_DQ[16] is HPS_DDR3_DQ[16] at PIN_U26
HPS_DDR3_DQ[16] = BIDIR();


--HPS_DDR3_DQ[17] is HPS_DDR3_DQ[17] at PIN_T26
HPS_DDR3_DQ[17] = BIDIR();


--HPS_DDR3_DQ[18] is HPS_DDR3_DQ[18] at PIN_N29
HPS_DDR3_DQ[18] = BIDIR();


--HPS_DDR3_DQ[19] is HPS_DDR3_DQ[19] at PIN_N28
HPS_DDR3_DQ[19] = BIDIR();


--HPS_DDR3_DQ[20] is HPS_DDR3_DQ[20] at PIN_P26
HPS_DDR3_DQ[20] = BIDIR();


--HPS_DDR3_DQ[21] is HPS_DDR3_DQ[21] at PIN_P27
HPS_DDR3_DQ[21] = BIDIR();


--HPS_DDR3_DQ[22] is HPS_DDR3_DQ[22] at PIN_N27
HPS_DDR3_DQ[22] = BIDIR();


--HPS_DDR3_DQ[23] is HPS_DDR3_DQ[23] at PIN_R29
HPS_DDR3_DQ[23] = BIDIR();


--HPS_DDR3_DQ[24] is HPS_DDR3_DQ[24] at PIN_P24
HPS_DDR3_DQ[24] = BIDIR();


--HPS_DDR3_DQ[25] is HPS_DDR3_DQ[25] at PIN_P25
HPS_DDR3_DQ[25] = BIDIR();


--HPS_DDR3_DQ[26] is HPS_DDR3_DQ[26] at PIN_T29
HPS_DDR3_DQ[26] = BIDIR();


--HPS_DDR3_DQ[27] is HPS_DDR3_DQ[27] at PIN_T28
HPS_DDR3_DQ[27] = BIDIR();


--HPS_DDR3_DQ[28] is HPS_DDR3_DQ[28] at PIN_R27
HPS_DDR3_DQ[28] = BIDIR();


--HPS_DDR3_DQ[29] is HPS_DDR3_DQ[29] at PIN_R26
HPS_DDR3_DQ[29] = BIDIR();


--HPS_DDR3_DQ[30] is HPS_DDR3_DQ[30] at PIN_V30
HPS_DDR3_DQ[30] = BIDIR();


--HPS_DDR3_DQ[31] is HPS_DDR3_DQ[31] at PIN_W29
HPS_DDR3_DQ[31] = BIDIR();


--HPS_DDR3_DQS_N[0] is HPS_DDR3_DQS_N[0] at PIN_M19
HPS_DDR3_DQS_N[0] = BIDIR();


--HPS_DDR3_DQS_N[1] is HPS_DDR3_DQS_N[1] at PIN_N24
HPS_DDR3_DQS_N[1] = BIDIR();


--HPS_DDR3_DQS_N[2] is HPS_DDR3_DQS_N[2] at PIN_R18
HPS_DDR3_DQS_N[2] = BIDIR();


--HPS_DDR3_DQS_N[3] is HPS_DDR3_DQS_N[3] at PIN_R21
HPS_DDR3_DQS_N[3] = BIDIR();


--HPS_DDR3_DQS_P[0] is HPS_DDR3_DQS_P[0] at PIN_N18
HPS_DDR3_DQS_P[0] = BIDIR();


--HPS_DDR3_DQS_P[1] is HPS_DDR3_DQS_P[1] at PIN_N25
HPS_DDR3_DQS_P[1] = BIDIR();


--HPS_DDR3_DQS_P[2] is HPS_DDR3_DQS_P[2] at PIN_R19
HPS_DDR3_DQS_P[2] = BIDIR();


--HPS_DDR3_DQS_P[3] is HPS_DDR3_DQS_P[3] at PIN_R22
HPS_DDR3_DQS_P[3] = BIDIR();


--A1L720 is HPS_DDR3_RZQ~input at IOIBUF_X89_Y80_N55
A1L720 = INPUT_BUFFER(.I(HPS_DDR3_RZQ), );


--HPS_DDR3_RZQ is HPS_DDR3_RZQ at PIN_D27
HPS_DDR3_RZQ = INPUT();


--A1L334 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L334 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L6567 is rst~input at IOIBUF_X28_Y81_N18
A1L6567 = INPUT_BUFFER(.I(rst), );


--rst is rst at PIN_G13
rst = INPUT();










--A1L5740 is auto_stp_external_clock_0~input at IOIBUF_X32_Y0_N18
A1L5740 = INPUT_BUFFER(.I(A1L5739), );


--A1L5739 is auto_stp_external_clock_0 at PIN_AF15
A1L5739 = INPUT();


--A1L6574 is ~QIC_CREATED_GND~I at LABCELL_X10_Y2_N21
A1L6574 = GND;



--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 is HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 is HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 at TERMINATIONLOGIC_X89_Y18_N3
HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 = EQUATION NOT SUPPORTED;


--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 is HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 at TERMINATIONLOGIC_X89_Y69_N7
HPS_DDR3_DQ[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 = EQUATION NOT SUPPORTED;


--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 = EQUATION NOT SUPPORTED;

--HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 is HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 at TERMINATIONLOGIC_X89_Y42_N115
HPS_DDR3_DQ[16]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 = EQUATION NOT SUPPORTED;


--termination_blk0~O_SERDATAOUT is termination_blk0~O_SERDATAOUT at TERMINATION_X89_Y27_N3
termination_blk0~O_SERDATAOUT = EQUATION NOT SUPPORTED;


--A1L6571 is termination_blk0~_rzq_pad at PIN_AC30
A1L6571 = INPUT();


--A1L6570 is termination_blk0~_rzq_ibuf at IOIBUF_X89_Y25_N55
A1L6570 = INPUT_BUFFER(.I(A1L6571), );


--NC1L1054 is soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 at CLKCTRL_G12
NC1L1054 = cyclonev_clkena(.INCLK = NC1_h2f_rst_n[0]) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L335 is CLOCK_50~inputCLKENA0 at CLKCTRL_G7
A1L335 = cyclonev_clkena(.INCLK = A1L334) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L5741 is auto_stp_external_clock_0~inputCLKENA0 at CLKCTRL_G6
A1L5741 = cyclonev_clkena(.INCLK = A1L5740) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L6296 is line_buffer[0][0][0]~SCLR_LUT at LABCELL_X22_Y39_N15
A1L6296 = ( A1L6314Q & ( A1L6567 ) );


--A1L6298 is line_buffer[0][0][1]~SCLR_LUT at MLABCELL_X21_Y43_N27
A1L6298 = (A1L6567 & A1L6318Q);


--A1L6300 is line_buffer[0][0][2]~SCLR_LUT at MLABCELL_X21_Y43_N30
A1L6300 = ( A1L6322Q & ( A1L6567 ) );


--A1L6302 is line_buffer[0][0][3]~SCLR_LUT at MLABCELL_X21_Y43_N0
A1L6302 = ( A1L6326Q & ( A1L6567 ) );


--A1L6304 is line_buffer[0][0][4]~SCLR_LUT at MLABCELL_X21_Y43_N3
A1L6304 = ( A1L6330Q & ( A1L6567 ) );


--A1L6306 is line_buffer[0][0][5]~SCLR_LUT at MLABCELL_X21_Y43_N6
A1L6306 = ( A1L6334Q & ( A1L6567 ) );


--A1L6308 is line_buffer[0][0][6]~SCLR_LUT at MLABCELL_X21_Y43_N18
A1L6308 = (A1L6567 & A1L6338Q);


--A1L6310 is line_buffer[0][0][7]~SCLR_LUT at MLABCELL_X25_Y43_N0
A1L6310 = ( A1L6342Q & ( A1L6567 ) );


--A1L6312 is line_buffer[0][1][0]~SCLR_LUT at LABCELL_X22_Y39_N9
A1L6312 = ( A1L6346Q & ( A1L6567 ) );


--A1L6316 is line_buffer[0][1][1]~SCLR_LUT at MLABCELL_X21_Y43_N24
A1L6316 = ( A1L6350Q & ( A1L6567 ) );


--A1L6320 is line_buffer[0][1][2]~SCLR_LUT at MLABCELL_X21_Y43_N15
A1L6320 = ( A1L6354Q & ( A1L6567 ) );


--A1L6324 is line_buffer[0][1][3]~SCLR_LUT at MLABCELL_X21_Y43_N45
A1L6324 = ( A1L6358Q & ( A1L6567 ) );


--A1L6328 is line_buffer[0][1][4]~SCLR_LUT at MLABCELL_X25_Y43_N27
A1L6328 = ( A1L6362Q & ( A1L6567 ) );


--A1L6332 is line_buffer[0][1][5]~SCLR_LUT at MLABCELL_X21_Y43_N36
A1L6332 = ( A1L6366Q & ( A1L6567 ) );


--A1L6336 is line_buffer[0][1][6]~SCLR_LUT at MLABCELL_X21_Y43_N21
A1L6336 = (A1L6567 & A1L6370Q);


--A1L6340 is line_buffer[0][1][7]~SCLR_LUT at MLABCELL_X25_Y43_N6
A1L6340 = (A1L6567 & A1L6374Q);


--A1L6344 is line_buffer[0][2][0]~SCLR_LUT at LABCELL_X22_Y39_N42
A1L6344 = ( JC1_data_out[16] & ( A1L6567 ) );


--A1L6348 is line_buffer[0][2][1]~SCLR_LUT at MLABCELL_X21_Y43_N54
A1L6348 = ( JC1L29Q & ( A1L6567 ) );


--A1L6352 is line_buffer[0][2][2]~SCLR_LUT at MLABCELL_X21_Y43_N12
A1L6352 = ( JC1_data_out[18] & ( A1L6567 ) );


--A1L6356 is line_buffer[0][2][3]~SCLR_LUT at MLABCELL_X21_Y43_N57
A1L6356 = ( JC1_data_out[19] & ( A1L6567 ) );


--A1L6360 is line_buffer[0][2][4]~SCLR_LUT at MLABCELL_X25_Y43_N33
A1L6360 = ( JC1_data_out[20] & ( A1L6567 ) );


--A1L6364 is line_buffer[0][2][5]~SCLR_LUT at MLABCELL_X21_Y43_N51
A1L6364 = ( A1L6567 & ( JC1_data_out[21] ) );


--A1L6368 is line_buffer[0][2][6]~SCLR_LUT at MLABCELL_X21_Y43_N9
A1L6368 = (A1L6567 & JC1_data_out[22]);


--A1L6372 is line_buffer[0][2][7]~SCLR_LUT at MLABCELL_X25_Y38_N12
A1L6372 = ( JC1_data_out[23] & ( A1L6567 ) );


--A1L6376 is line_buffer[1][0][0]~SCLR_LUT at MLABCELL_X25_Y43_N51
A1L6376 = ( A1L6401Q & ( A1L6567 ) );


--A1L6379 is line_buffer[1][0][1]~SCLR_LUT at LABCELL_X22_Y39_N39
A1L6379 = ( A1L6404Q & ( A1L6567 ) );


--A1L6382 is line_buffer[1][0][2]~SCLR_LUT at LABCELL_X31_Y43_N9
A1L6382 = ( A1L6407Q & ( A1L6567 ) );


--A1L6385 is line_buffer[1][0][3]~SCLR_LUT at MLABCELL_X25_Y43_N12
A1L6385 = ( A1L6410Q & ( A1L6567 ) );


--A1L6388 is line_buffer[1][0][4]~SCLR_LUT at MLABCELL_X25_Y43_N54
A1L6388 = (A1L6567 & A1L6413Q);


--A1L6391 is line_buffer[1][0][5]~SCLR_LUT at LABCELL_X22_Y39_N30
A1L6391 = ( A1L6416Q & ( A1L6567 ) );


--A1L6394 is line_buffer[1][0][6]~SCLR_LUT at MLABCELL_X25_Y43_N36
A1L6394 = ( A1L6419Q & ( A1L6567 ) );


--A1L6397 is line_buffer[1][0][7]~SCLR_LUT at MLABCELL_X25_Y43_N42
A1L6397 = (A1L6567 & A1L6422Q);


--A1L6400 is line_buffer[1][1][0]~SCLR_LUT at MLABCELL_X25_Y43_N48
A1L6400 = ( A1L6426Q & ( A1L6567 ) );


--A1L6403 is line_buffer[1][1][1]~SCLR_LUT at LABCELL_X22_Y39_N27
A1L6403 = ( A1L6431Q & ( A1L6567 ) );


--A1L6406 is line_buffer[1][1][2]~SCLR_LUT at LABCELL_X31_Y43_N48
A1L6406 = ( A1L6435Q & ( A1L6567 ) );


--A1L6409 is line_buffer[1][1][3]~SCLR_LUT at MLABCELL_X25_Y43_N15
A1L6409 = ( A1L6439Q & ( A1L6567 ) );


--A1L6412 is line_buffer[1][1][4]~SCLR_LUT at MLABCELL_X25_Y43_N57
A1L6412 = ( A1L6443Q & ( A1L6567 ) );


--A1L6415 is line_buffer[1][1][5]~SCLR_LUT at MLABCELL_X25_Y43_N18
A1L6415 = ( A1L6447Q & ( A1L6567 ) );


--A1L6418 is line_buffer[1][1][6]~SCLR_LUT at MLABCELL_X25_Y43_N39
A1L6418 = ( A1L6451Q & ( A1L6567 ) );


--A1L6421 is line_buffer[1][1][7]~SCLR_LUT at MLABCELL_X25_Y43_N45
A1L6421 = ( A1L6456Q & ( A1L6567 ) );


--A1L6424 is line_buffer[1][2][0]~SCLR_LUT at LABCELL_X36_Y38_N42
A1L6424 = ( JC1_data_out[8] & ( A1L6567 ) );


--A1L6429 is line_buffer[1][2][1]~SCLR_LUT at LABCELL_X22_Y39_N51
A1L6429 = ( JC1_data_out[9] & ( A1L6567 ) );


--A1L6433 is line_buffer[1][2][2]~SCLR_LUT at MLABCELL_X34_Y38_N39
A1L6433 = ( JC1_data_out[10] & ( A1L6567 ) );


--A1L6437 is line_buffer[1][2][3]~SCLR_LUT at LABCELL_X27_Y39_N39
A1L6437 = ( A1L6567 & ( JC1_data_out[11] ) );


--A1L6441 is line_buffer[1][2][4]~SCLR_LUT at LABCELL_X27_Y39_N9
A1L6441 = ( A1L6567 & ( JC1_data_out[12] ) );


--A1L6445 is line_buffer[1][2][5]~SCLR_LUT at MLABCELL_X25_Y43_N9
A1L6445 = (A1L6567 & JC1_data_out[13]);


--A1L6449 is line_buffer[1][2][6]~SCLR_LUT at MLABCELL_X34_Y40_N45
A1L6449 = ( JC1_data_out[14] & ( A1L6567 ) );


--A1L6454 is line_buffer[1][2][7]~SCLR_LUT at MLABCELL_X34_Y40_N42
A1L6454 = ( JC1_data_out[15] & ( A1L6567 ) );


--A1L6459 is line_buffer[2][0][0]~SCLR_LUT at MLABCELL_X34_Y40_N9
A1L6459 = ( A1L6485Q & ( A1L6567 ) );


--A1L6462 is line_buffer[2][0][1]~SCLR_LUT at LABCELL_X33_Y39_N3
A1L6462 = (A1L6567 & A1L6489Q);


--A1L6465 is line_buffer[2][0][2]~SCLR_LUT at LABCELL_X31_Y43_N3
A1L6465 = ( A1L6493Q & ( A1L6567 ) );


--A1L6468 is line_buffer[2][0][3]~SCLR_LUT at LABCELL_X31_Y43_N57
A1L6468 = ( A1L6497Q & ( A1L6567 ) );


--A1L6471 is line_buffer[2][0][4]~SCLR_LUT at LABCELL_X31_Y43_N39
A1L6471 = ( A1L6501Q & ( A1L6567 ) );


--A1L6474 is line_buffer[2][0][5]~SCLR_LUT at LABCELL_X31_Y43_N45
A1L6474 = ( A1L6505Q & ( A1L6567 ) );


--A1L6477 is line_buffer[2][0][6]~SCLR_LUT at MLABCELL_X34_Y40_N36
A1L6477 = ( A1L6509Q & ( A1L6567 ) );


--A1L6480 is line_buffer[2][0][7]~SCLR_LUT at MLABCELL_X34_Y40_N57
A1L6480 = ( A1L6513Q & ( A1L6567 ) );


--A1L6483 is line_buffer[2][1][0]~SCLR_LUT at MLABCELL_X34_Y40_N15
A1L6483 = ( A1L6516Q & ( A1L6567 ) );


--A1L6487 is line_buffer[2][1][1]~SCLR_LUT at LABCELL_X33_Y39_N39
A1L6487 = (A1L6519Q & A1L6567);


--A1L6491 is line_buffer[2][1][2]~SCLR_LUT at LABCELL_X31_Y43_N24
A1L6491 = ( A1L6522Q & ( A1L6567 ) );


--A1L6495 is line_buffer[2][1][3]~SCLR_LUT at LABCELL_X31_Y43_N33
A1L6495 = ( A1L6525Q & ( A1L6567 ) );


--A1L6499 is line_buffer[2][1][4]~SCLR_LUT at LABCELL_X31_Y43_N12
A1L6499 = ( A1L6528Q & ( A1L6567 ) );


--A1L6503 is line_buffer[2][1][5]~SCLR_LUT at LABCELL_X31_Y43_N21
A1L6503 = ( A1L6531Q & ( A1L6567 ) );


--A1L6507 is line_buffer[2][1][6]~SCLR_LUT at MLABCELL_X34_Y40_N33
A1L6507 = ( A1L6534Q & ( A1L6567 ) );


--A1L6511 is line_buffer[2][1][7]~SCLR_LUT at MLABCELL_X34_Y40_N27
A1L6511 = ( A1L6537Q & ( A1L6567 ) );


--A1L6515 is line_buffer[2][2][0]~SCLR_LUT at MLABCELL_X34_Y40_N12
A1L6515 = (A1L6567 & JC1_data_out[0]);


--A1L6518 is line_buffer[2][2][1]~SCLR_LUT at LABCELL_X33_Y39_N0
A1L6518 = ( JC1_data_out[1] & ( A1L6567 ) );


--A1L6521 is line_buffer[2][2][2]~SCLR_LUT at LABCELL_X31_Y43_N27
A1L6521 = ( JC1_data_out[2] & ( A1L6567 ) );


--A1L6524 is line_buffer[2][2][3]~SCLR_LUT at LABCELL_X31_Y43_N30
A1L6524 = ( JC1_data_out[3] & ( A1L6567 ) );


--A1L6527 is line_buffer[2][2][4]~SCLR_LUT at LABCELL_X31_Y43_N15
A1L6527 = ( JC1_data_out[4] & ( A1L6567 ) );


--A1L6530 is line_buffer[2][2][5]~SCLR_LUT at LABCELL_X31_Y43_N18
A1L6530 = ( JC1_data_out[5] & ( A1L6567 ) );


--A1L6533 is line_buffer[2][2][6]~SCLR_LUT at MLABCELL_X34_Y40_N30
A1L6533 = ( JC1_data_out[6] & ( A1L6567 ) );


--A1L6536 is line_buffer[2][2][7]~SCLR_LUT at MLABCELL_X34_Y40_N24
A1L6536 = (A1L6567 & JC1_data_out[7]);


--JE1L363 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~feeder at LABCELL_X46_Y45_N39
JE1L363 = JE1L122;


--JE1L365 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~feeder at LABCELL_X46_Y45_N42
JE1L365 = ( JE1L126 );


--JE1L367 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]~feeder at LABCELL_X46_Y45_N15
JE1L367 = JE1L130;


--JE1L369 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~feeder at LABCELL_X46_Y45_N6
JE1L369 = ( JE1L134 );


--JE1L372 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~feeder at LABCELL_X46_Y45_N9
JE1L372 = ( JE1L138 );


--JE1L374 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~feeder at LABCELL_X46_Y45_N0
JE1L374 = ( JE1L142 );


--JE1L376 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~feeder at LABCELL_X46_Y45_N18
JE1L376 = ( JE1L146 );


--JE1L378 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~feeder at LABCELL_X46_Y45_N21
JE1L378 = ( JE1L150 );


--AF4L136 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~feeder at MLABCELL_X39_Y42_N51
AF4L136 = AF4L2;


--AF4L133 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~feeder at MLABCELL_X39_Y42_N48
AF4L133 = AF4L6;


--AF4L139 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~feeder at MLABCELL_X39_Y42_N33
AF4L139 = AF4L14;


--AF4L130 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~feeder at MLABCELL_X39_Y42_N24
AF4L130 = AF4L50;


--YD1L522 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~feeder at MLABCELL_X6_Y6_N33
YD1L522 = YD1L156;


--YD1L524 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~feeder at MLABCELL_X6_Y6_N51
YD1L524 = YD1L160;


--YD1L527 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~feeder at MLABCELL_X6_Y6_N48
YD1L527 = ( YD1L164 );


--YD1L529 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]~feeder at MLABCELL_X6_Y6_N42
YD1L529 = YD1L172;


--YD1L531 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]~feeder at MLABCELL_X6_Y6_N39
YD1L531 = YD1L176;


--YD1L533 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~feeder at MLABCELL_X6_Y6_N36
YD1L533 = YD1L180;


--YD1L535 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~feeder at MLABCELL_X6_Y6_N45
YD1L535 = ( YD1L184 );


--YD1L537 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]~feeder at MLABCELL_X6_Y6_N30
YD1L537 = YD1L188;


--JE1L588 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~feeder at LABCELL_X40_Y44_N30
JE1L588 = ( MD1_out_payload[0] );


--JE1L565 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~feeder at LABCELL_X46_Y45_N48
JE1L565 = ( MD1_out_payload[0] );


--JE1L602 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]~feeder at LABCELL_X30_Y41_N45
JE1L602 = ( MD1_out_payload[2] );


--KD1L10 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]~feeder at MLABCELL_X34_Y41_N57
KD1L10 = ( MD1_out_payload[2] );


--JE1L600 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]~feeder at LABCELL_X30_Y41_N39
JE1L600 = ( MD1_out_payload[1] );


--JE1L567 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]~feeder at LABCELL_X46_Y45_N33
JE1L567 = ( MD1_out_payload[1] );


--JE1L611 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~feeder at LABCELL_X29_Y42_N12
JE1L611 = ( MD1_out_payload[7] );


--KD1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]~feeder at MLABCELL_X34_Y41_N9
KD1L15 = ( MD1_out_payload[6] );


--JE1L582 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]~feeder at LABCELL_X40_Y44_N57
JE1L582 = ( MD1_out_payload[4] );


--JE1L594 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]~feeder at LABCELL_X40_Y44_N45
JE1L594 = ( MD1_out_payload[4] );


--JE1L604 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]~feeder at LABCELL_X29_Y42_N45
JE1L604 = ( MD1_out_payload[3] );


--JE1L592 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]~feeder at LABCELL_X40_Y44_N24
JE1L592 = ( MD1_out_payload[3] );


--JE1L580 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]~feeder at LABCELL_X40_Y44_N12
JE1L580 = ( MD1_out_payload[3] );


--YD1L306 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~feeder at LABCELL_X4_Y2_N12
YD1L306 = YD1L2;


--YD1L301 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~feeder at LABCELL_X4_Y2_N30
YD1L301 = ( YD1L6 );


--YD1L303 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~feeder at LABCELL_X4_Y2_N0
YD1L303 = ( YD1L10 );


--YD1L297 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~feeder at LABCELL_X4_Y2_N9
YD1L297 = ( YD1L14 );


--YD1L308 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~feeder at LABCELL_X7_Y2_N24
YD1L308 = YD1L18;


--YD1L293 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~feeder at LABCELL_X4_Y2_N51
YD1L293 = YD1L22;


--YD1L299 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~feeder at LABCELL_X4_Y2_N54
YD1L299 = ( YD1L26 );


--YD1L295 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~feeder at LABCELL_X4_Y2_N15
YD1L295 = YD1L30;


--YD1L507 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~feeder at LABCELL_X7_Y2_N57
YD1L507 = YD1_dr_control[0];


--F1L8 is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[3]~feeder at LABCELL_X23_Y64_N54
F1L8 = F1_pulse_extend.extend_pulse[2];


--F3L25 is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[15]~feeder at LABCELL_X24_Y40_N15
F3L25 = ( F3_pulse_extend.extend_pulse[14] );


--MD11L124 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][106]~feeder at MLABCELL_X34_Y43_N48
MD11L124 = ( JE1_write );


--MD11L110 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][106]~feeder at LABCELL_X29_Y43_N0
MD11L110 = ( JE1_write );


--MD11L26 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][106]~feeder at LABCELL_X35_Y44_N48
MD11L26 = JE1_write;


--MD11L68 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][106]~feeder at LABCELL_X30_Y44_N48
MD11L68 = ( JE1_write );


--MD11L89 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][106]~feeder at LABCELL_X29_Y44_N42
MD11L89 = ( JE1_write );


--MD10L156 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][106]~feeder at LABCELL_X33_Y44_N39
MD10L156 = JE1_write;


--MD11L47 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][106]~feeder at LABCELL_X31_Y44_N0
MD11L47 = ( JE1_write );


--MD10L603 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][106]~feeder at LABCELL_X42_Y44_N54
MD10L603 = JE1_write;


--MD10L305 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][106]~feeder at LABCELL_X40_Y45_N36
MD10L305 = ( JE1_write );


--MD10L454 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][106]~feeder at LABCELL_X42_Y45_N6
MD10L454 = ( JE1_write );


--MD10L752 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][106]~feeder at LABCELL_X46_Y44_N0
MD10L752 = JE1_write;


--MD10L855 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][106]~feeder at MLABCELL_X47_Y44_N0
MD10L855 = ( JE1_write );


--MD10L608 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]~feeder at LABCELL_X46_Y44_N33
MD10L608 = ( RE3L9 );


--MD10L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]~feeder at LABCELL_X40_Y47_N33
MD10L10 = ( RE3L9 );


--MD10L459 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]~feeder at LABCELL_X42_Y44_N3
MD10L459 = ( RE3L9 );


--MD10L310 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]~feeder at MLABCELL_X39_Y45_N18
MD10L310 = ( RE3L9 );


--MD10L161 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]~feeder at LABCELL_X37_Y47_N54
MD10L161 = ( RE3L9 );


--MD10L610 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][1]~feeder at LABCELL_X30_Y46_N12
MD10L610 = ( RE3L10 );


--MD10L312 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][1]~feeder at LABCELL_X42_Y45_N57
MD10L312 = ( RE3L10 );


--MD10L163 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][1]~feeder at LABCELL_X40_Y45_N42
MD10L163 = RE3L10;


--MD10L12 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][1]~feeder at LABCELL_X40_Y47_N39
MD10L12 = RE3L10;


--MD10L461 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][1]~feeder at LABCELL_X33_Y46_N27
MD10L461 = ( RE3L10 );


--MD10L612 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][2]~feeder at LABCELL_X46_Y44_N57
MD10L612 = ( RE3L11 );


--MD10L463 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][2]~feeder at LABCELL_X42_Y44_N15
MD10L463 = RE3L11;


--MD10L314 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][2]~feeder at LABCELL_X42_Y45_N27
MD10L314 = RE3L11;


--MD10L165 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][2]~feeder at LABCELL_X40_Y45_N21
MD10L165 = RE3L11;


--MD10L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][2]~feeder at MLABCELL_X39_Y47_N54
MD10L14 = ( RE3L11 );


--MD10L465 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][3]~feeder at LABCELL_X42_Y44_N30
MD10L465 = RE3L12;


--MD10L614 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][3]~feeder at LABCELL_X43_Y44_N6
MD10L614 = ( RE3L12 );


--MD10L316 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][3]~feeder at MLABCELL_X39_Y45_N0
MD10L316 = RE3L12;


--MD10L167 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][3]~feeder at MLABCELL_X39_Y46_N51
MD10L167 = ( RE3L12 );


--MD10L16 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][3]~feeder at MLABCELL_X39_Y47_N51
MD10L16 = ( RE3L12 );


--MD10L761 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][4]~feeder at LABCELL_X29_Y46_N36
MD10L761 = ( RE3L13 );


--MD10L616 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][4]~feeder at LABCELL_X45_Y46_N42
MD10L616 = ( RE3L13 );


--MD10L467 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][4]~feeder at LABCELL_X46_Y46_N57
MD10L467 = RE3L13;


--MD10L169 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][4]~feeder at LABCELL_X43_Y47_N42
MD10L169 = ( RE3L13 );


--MD10L18 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][4]~feeder at LABCELL_X40_Y47_N30
MD10L18 = RE3L13;


--MD10L318 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][4]~feeder at LABCELL_X46_Y47_N30
MD10L318 = ( RE3L13 );


--MD10L469 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][5]~feeder at LABCELL_X46_Y46_N12
MD10L469 = RE3L14;


--MD10L171 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][5]~feeder at LABCELL_X43_Y47_N51
MD10L171 = RE3L14;


--MD10L20 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][5]~feeder at LABCELL_X40_Y47_N15
MD10L20 = RE3L14;


--MD10L320 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][5]~feeder at LABCELL_X46_Y47_N27
MD10L320 = ( RE3L14 );


--MD10L618 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][5]~feeder at LABCELL_X45_Y46_N36
MD10L618 = ( RE3L14 );


--MD10L173 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][6]~feeder at LABCELL_X43_Y47_N48
MD10L173 = RE3L15;


--MD10L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][6]~feeder at LABCELL_X40_Y47_N57
MD10L22 = ( RE3L15 );


--MD10L322 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][6]~feeder at LABCELL_X46_Y47_N18
MD10L322 = ( RE3L15 );


--MD10L620 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][6]~feeder at LABCELL_X45_Y46_N30
MD10L620 = RE3L15;


--MD10L471 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][6]~feeder at LABCELL_X46_Y46_N45
MD10L471 = ( RE3L15 );


--MD10L765 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][7]~feeder at LABCELL_X45_Y47_N51
MD10L765 = ( RE3L16 );


--MD10L324 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][7]~feeder at LABCELL_X46_Y47_N39
MD10L324 = RE3L16;


--MD10L175 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][7]~feeder at LABCELL_X43_Y47_N21
MD10L175 = ( RE3L16 );


--MD10L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][7]~feeder at LABCELL_X42_Y47_N57
MD10L24 = ( RE3L16 );


--MD10L622 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][7]~feeder at LABCELL_X45_Y46_N48
MD10L622 = ( RE3L16 );


--MD10L473 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][7]~feeder at LABCELL_X46_Y46_N0
MD10L473 = ( RE3L16 );


--MD10L26 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][8]~feeder at LABCELL_X42_Y47_N48
MD10L26 = RE3L17;


--MD10L177 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][8]~feeder at LABCELL_X43_Y47_N12
MD10L177 = RE3L17;


--MD10L326 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][8]~feeder at LABCELL_X46_Y47_N48
MD10L326 = ( RE3L17 );


--MD10L624 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][8]~feeder at LABCELL_X45_Y46_N57
MD10L624 = RE3L17;


--MD10L475 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][8]~feeder at LABCELL_X46_Y46_N36
MD10L475 = ( RE3L17 );


--MD10L477 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][9]~feeder at LABCELL_X46_Y46_N48
MD10L477 = RE3L18;


--MD10L28 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][9]~feeder at LABCELL_X42_Y47_N33
MD10L28 = RE3L18;


--MD10L179 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][9]~feeder at LABCELL_X43_Y47_N6
MD10L179 = RE3L18;


--MD10L328 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][9]~feeder at LABCELL_X46_Y47_N12
MD10L328 = RE3L18;


--MD10L626 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][9]~feeder at LABCELL_X45_Y46_N27
MD10L626 = RE3L18;


--MD10L479 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][10]~feeder at LABCELL_X42_Y44_N42
MD10L479 = ( RE3L19 );


--MD10L628 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][10]~feeder at LABCELL_X43_Y44_N45
MD10L628 = RE3L19;


--MD10L330 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][10]~feeder at MLABCELL_X34_Y48_N33
MD10L330 = RE3L19;


--MD10L30 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][10]~feeder at MLABCELL_X39_Y47_N27
MD10L30 = ( RE3L19 );


--MD10L181 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][10]~feeder at LABCELL_X31_Y47_N6
MD10L181 = ( RE3L19 );


--MD10L630 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][11]~feeder at LABCELL_X35_Y46_N30
MD10L630 = RE3L20;


--MD10L32 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][11]~feeder at LABCELL_X42_Y47_N15
MD10L32 = ( RE3L20 );


--MD10L183 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][11]~feeder at MLABCELL_X34_Y47_N39
MD10L183 = ( RE3L20 );


--MD10L332 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][11]~feeder at MLABCELL_X34_Y48_N24
MD10L332 = ( RE3L20 );


--MD10L481 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][11]~feeder at LABCELL_X33_Y46_N54
MD10L481 = ( RE3L20 );


--MD10L632 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][12]~feeder at LABCELL_X46_Y44_N54
MD10L632 = ( RE3L21 );


--MD10L34 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][12]~feeder at LABCELL_X36_Y47_N15
MD10L34 = ( RE3L21 );


--MD10L185 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][12]~feeder at MLABCELL_X34_Y47_N21
MD10L185 = RE3L21;


--MD10L334 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][12]~feeder at MLABCELL_X34_Y48_N45
MD10L334 = RE3L21;


--MD10L483 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][12]~feeder at LABCELL_X42_Y44_N39
MD10L483 = ( RE3L21 );


--MD10L634 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][13]~feeder at LABCELL_X43_Y44_N12
MD10L634 = ( RE3L22 );


--MD10L36 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][13]~feeder at LABCELL_X40_Y47_N27
MD10L36 = ( RE3L22 );


--MD10L485 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][13]~feeder at LABCELL_X35_Y47_N39
MD10L485 = ( RE3L22 );


--MD10L187 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][13]~feeder at LABCELL_X31_Y47_N30
MD10L187 = ( RE3L22 );


--MD10L336 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][13]~feeder at LABCELL_X30_Y47_N36
MD10L336 = ( RE3L22 );


--MD10L636 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][14]~feeder at LABCELL_X43_Y44_N42
MD10L636 = RE3L23;


--MD10L487 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][14]~feeder at LABCELL_X37_Y46_N48
MD10L487 = RE3L23;


--MD10L38 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][14]~feeder at LABCELL_X42_Y47_N12
MD10L38 = ( RE3L23 );


--MD10L338 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][14]~feeder at LABCELL_X36_Y48_N9
MD10L338 = RE3L23;


--MD10L189 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][14]~feeder at MLABCELL_X34_Y47_N6
MD10L189 = RE3L23;


--MD10L774 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][15]~feeder at LABCELL_X43_Y46_N15
MD10L774 = RE3L24;


--MD10L638 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][15]~feeder at LABCELL_X40_Y46_N0
MD10L638 = ( RE3L24 );


--MD10L40 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][15]~feeder at MLABCELL_X39_Y47_N12
MD10L40 = ( RE3L24 );


--MD10L191 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][15]~feeder at LABCELL_X37_Y47_N45
MD10L191 = ( RE3L24 );


--MD10L489 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][15]~feeder at LABCELL_X35_Y48_N12
MD10L489 = ( RE3L24 );


--MD10L340 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][15]~feeder at MLABCELL_X34_Y48_N3
MD10L340 = ( RE3L24 );


--MD10L491 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][16]~feeder at LABCELL_X37_Y46_N33
MD10L491 = ( RE3L25 );


--MD10L640 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][16]~feeder at MLABCELL_X34_Y46_N24
MD10L640 = ( RE3L25 );


--MD10L42 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][16]~feeder at LABCELL_X36_Y47_N6
MD10L42 = RE3L25;


--MD10L193 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][16]~feeder at MLABCELL_X34_Y47_N45
MD10L193 = RE3L25;


--MD10L342 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][16]~feeder at MLABCELL_X34_Y48_N48
MD10L342 = RE3L25;


--MD10L642 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][17]~feeder at MLABCELL_X34_Y46_N0
MD10L642 = ( RE3L26 );


--MD10L195 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][17]~feeder at LABCELL_X31_Y47_N42
MD10L195 = ( RE3L26 );


--MD10L44 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][17]~feeder at LABCELL_X36_Y47_N30
MD10L44 = RE3L26;


--MD10L493 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][17]~feeder at LABCELL_X35_Y48_N57
MD10L493 = ( RE3L26 );


--MD10L344 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][17]~feeder at LABCELL_X30_Y45_N36
MD10L344 = RE3L26;


--MD10L644 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][18]~feeder at LABCELL_X43_Y44_N51
MD10L644 = RE3L27;


--MD10L346 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][18]~feeder at LABCELL_X30_Y47_N3
MD10L346 = ( RE3L27 );


--MD10L46 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][18]~feeder at LABCELL_X33_Y47_N36
MD10L46 = ( RE3L27 );


--MD10L197 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][18]~feeder at LABCELL_X31_Y47_N15
MD10L197 = ( RE3L27 );


--MD10L495 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][18]~feeder at LABCELL_X35_Y47_N12
MD10L495 = ( RE3L27 );


--MD10L646 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][19]~feeder at LABCELL_X43_Y44_N48
MD10L646 = RE3L28;


--MD10L497 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][19]~feeder at LABCELL_X35_Y47_N33
MD10L497 = ( RE3L28 );


--MD10L48 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][19]~feeder at LABCELL_X33_Y47_N24
MD10L48 = ( RE3L28 );


--MD10L348 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][19]~feeder at LABCELL_X30_Y47_N45
MD10L348 = ( RE3L28 );


--MD10L199 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][19]~feeder at LABCELL_X31_Y47_N57
MD10L199 = RE3L28;


--MD10L648 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][20]~feeder at MLABCELL_X34_Y46_N48
MD10L648 = RE3L29;


--MD10L499 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][20]~feeder at LABCELL_X33_Y46_N36
MD10L499 = ( RE3L29 );


--MD10L50 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][20]~feeder at LABCELL_X33_Y47_N18
MD10L50 = RE3L29;


--MD10L201 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][20]~feeder at MLABCELL_X34_Y47_N36
MD10L201 = RE3L29;


--MD10L350 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][20]~feeder at LABCELL_X30_Y45_N48
MD10L350 = RE3L29;


--MD10L203 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][21]~feeder at LABCELL_X31_Y47_N21
MD10L203 = RE3L30;


--MD10L52 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][21]~feeder at LABCELL_X33_Y47_N33
MD10L52 = RE3L30;


--MD10L501 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][21]~feeder at LABCELL_X35_Y48_N9
MD10L501 = RE3L30;


--MD10L352 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][21]~feeder at MLABCELL_X34_Y48_N12
MD10L352 = RE3L30;


--MD10L650 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][21]~feeder at LABCELL_X43_Y44_N33
MD10L650 = RE3L30;


--MD10L782 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][22]~feeder at LABCELL_X48_Y46_N36
MD10L782 = RE3L31;


--MD10L652 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][22]~feeder at LABCELL_X46_Y44_N24
MD10L652 = ( RE3L31 );


--MD10L503 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][22]~feeder at LABCELL_X37_Y46_N36
MD10L503 = ( RE3L31 );


--MD10L54 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][22]~feeder at LABCELL_X37_Y45_N36
MD10L54 = ( RE3L31 );


--MD10L205 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][22]~feeder at LABCELL_X31_Y47_N39
MD10L205 = ( RE3L31 );


--MD10L354 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][22]~feeder at LABCELL_X30_Y47_N30
MD10L354 = RE3L31;


--MD10L207 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][23]~feeder at MLABCELL_X34_Y47_N57
MD10L207 = ( RE3L32 );


--MD10L654 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][23]~feeder at MLABCELL_X34_Y46_N18
MD10L654 = ( RE3L32 );


--MD10L505 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][23]~feeder at LABCELL_X33_Y46_N45
MD10L505 = RE3L32;


--MD10L56 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][23]~feeder at LABCELL_X37_Y45_N3
MD10L56 = RE3L32;


--MD10L356 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][23]~feeder at LABCELL_X30_Y45_N9
MD10L356 = ( RE3L32 );


--MD10L656 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][24]~feeder at MLABCELL_X34_Y46_N57
MD10L656 = RE3L33;


--MD10L507 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][24]~feeder at LABCELL_X35_Y47_N57
MD10L507 = RE3L33;


--MD10L209 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][24]~feeder at MLABCELL_X34_Y47_N33
MD10L209 = ( RE3L33 );


--MD10L358 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][24]~feeder at MLABCELL_X34_Y48_N54
MD10L358 = ( RE3L33 );


--MD10L58 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][24]~feeder at MLABCELL_X34_Y45_N15
MD10L58 = RE3L33;


--MD10L786 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][25]~feeder at LABCELL_X29_Y46_N57
MD10L786 = ( RE3L34 );


--MD10L360 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][25]~feeder at MLABCELL_X34_Y48_N39
MD10L360 = ( RE3L34 );


--MD10L211 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][25]~feeder at LABCELL_X31_Y47_N9
MD10L211 = ( RE3L34 );


--MD10L60 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][25]~feeder at MLABCELL_X34_Y45_N54
MD10L60 = RE3L34;


--MD10L509 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][25]~feeder at LABCELL_X35_Y48_N36
MD10L509 = ( RE3L34 );


--MD10L658 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][25]~feeder at LABCELL_X30_Y46_N39
MD10L658 = ( RE3L34 );


--MD10L788 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][26]~feeder at LABCELL_X33_Y43_N36
MD10L788 = ( RE3L35 );


--MD10L213 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][26]~feeder at LABCELL_X33_Y45_N12
MD10L213 = ( RE3L35 );


--MD10L62 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][26]~feeder at MLABCELL_X34_Y45_N0
MD10L62 = RE3L35;


--MD10L660 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][26]~feeder at LABCELL_X35_Y46_N0
MD10L660 = RE3L35;


--MD10L362 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][26]~feeder at LABCELL_X30_Y45_N24
MD10L362 = RE3L35;


--MD10L511 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][26]~feeder at LABCELL_X35_Y48_N45
MD10L511 = ( RE3L35 );


--MD10L513 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][27]~feeder at LABCELL_X37_Y46_N18
MD10L513 = RE3L36;


--MD10L662 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][27]~feeder at LABCELL_X36_Y46_N27
MD10L662 = ( RE3L36 );


--MD10L64 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][27]~feeder at MLABCELL_X34_Y45_N42
MD10L64 = RE3L36;


--MD10L215 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][27]~feeder at MLABCELL_X34_Y47_N42
MD10L215 = RE3L36;


--MD10L364 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][27]~feeder at LABCELL_X30_Y47_N12
MD10L364 = ( RE3L36 );


--MD10L66 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][28]~feeder at MLABCELL_X34_Y45_N36
MD10L66 = ( RE3L37 );


--MD10L217 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][28]~feeder at LABCELL_X31_Y47_N48
MD10L217 = RE3L37;


--MD10L366 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][28]~feeder at LABCELL_X30_Y47_N6
MD10L366 = RE3L37;


--MD10L515 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][28]~feeder at LABCELL_X37_Y46_N42
MD10L515 = RE3L37;


--MD10L664 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][28]~feeder at MLABCELL_X34_Y46_N42
MD10L664 = RE3L37;


--MD10L219 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][29]~feeder at LABCELL_X31_Y47_N0
MD10L219 = RE3L38;


--MD10L368 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][29]~feeder at LABCELL_X30_Y47_N21
MD10L368 = ( RE3L38 );


--MD10L666 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][29]~feeder at MLABCELL_X34_Y46_N15
MD10L666 = RE3L38;


--MD10L517 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][29]~feeder at LABCELL_X33_Y46_N12
MD10L517 = RE3L38;


--MD10L68 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][29]~feeder at MLABCELL_X34_Y45_N30
MD10L68 = RE3L38;


--MD10L793 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][30]~feeder at LABCELL_X43_Y46_N36
MD10L793 = ( RE3L39 );


--MD10L668 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][30]~feeder at LABCELL_X43_Y44_N3
MD10L668 = ( RE3L39 );


--MD10L221 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][30]~feeder at MLABCELL_X34_Y47_N48
MD10L221 = RE3L39;


--MD10L519 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][30]~feeder at LABCELL_X37_Y46_N57
MD10L519 = ( RE3L39 );


--MD10L70 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][30]~feeder at LABCELL_X37_Y45_N30
MD10L70 = ( RE3L39 );


--MD10L370 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][30]~feeder at MLABCELL_X34_Y48_N6
MD10L370 = ( RE3L39 );


--MD10L795 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][31]~feeder at LABCELL_X29_Y46_N51
MD10L795 = ( RE3L40 );


--MD10L670 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][31]~feeder at LABCELL_X30_Y46_N6
MD10L670 = RE3L40;


--MD10L521 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][31]~feeder at LABCELL_X33_Y46_N51
MD10L521 = ( RE3L40 );


--MD10L72 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][31]~feeder at LABCELL_X37_Y45_N21
MD10L72 = RE3L40;


--MD10L223 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][31]~feeder at MLABCELL_X34_Y47_N15
MD10L223 = ( RE3L40 );


--MD10L372 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][31]~feeder at LABCELL_X37_Y48_N6
MD10L372 = RE3L40;


--MD10L672 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][32]~feeder at LABCELL_X46_Y44_N18
MD10L672 = ( RE3L41 );


--MD10L523 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][32]~feeder at LABCELL_X42_Y44_N6
MD10L523 = ( RE3L41 );


--MD10L374 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][32]~feeder at MLABCELL_X39_Y45_N39
MD10L374 = ( RE3L41 );


--MD10L225 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][32]~feeder at LABCELL_X37_Y47_N48
MD10L225 = ( RE3L41 );


--MD10L74 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][32]~feeder at LABCELL_X36_Y47_N39
MD10L74 = ( RE3L41 );


--MD10L798 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][33]~feeder at MLABCELL_X39_Y44_N24
MD10L798 = RE3L42;


--MD10L525 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][33]~feeder at LABCELL_X42_Y44_N12
MD10L525 = RE3L42;


--MD10L227 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][33]~feeder at LABCELL_X37_Y47_N27
MD10L227 = ( RE3L42 );


--MD10L76 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][33]~feeder at MLABCELL_X39_Y47_N21
MD10L76 = ( RE3L42 );


--MD10L376 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][33]~feeder at LABCELL_X37_Y48_N3
MD10L376 = ( RE3L42 );


--MD10L674 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][33]~feeder at LABCELL_X43_Y43_N3
MD10L674 = ( RE3L42 );


--MD10L676 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][34]~feeder at LABCELL_X46_Y44_N6
MD10L676 = RE3L43;


--MD10L229 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][34]~feeder at LABCELL_X40_Y45_N51
MD10L229 = ( RE3L43 );


--MD10L378 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][34]~feeder at MLABCELL_X39_Y45_N27
MD10L378 = ( RE3L43 );


--MD10L78 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][34]~feeder at MLABCELL_X39_Y47_N3
MD10L78 = ( RE3L43 );


--MD10L527 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][34]~feeder at LABCELL_X42_Y44_N18
MD10L527 = ( RE3L43 );


--MD10L678 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][35]~feeder at LABCELL_X43_Y44_N27
MD10L678 = RE3L44;


--MD10L529 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][35]~feeder at LABCELL_X42_Y44_N33
MD10L529 = ( RE3L44 );


--MD10L80 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][35]~feeder at LABCELL_X36_Y47_N51
MD10L80 = ( RE3L44 );


--MD10L231 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][35]~feeder at LABCELL_X33_Y45_N39
MD10L231 = ( RE3L44 );


--MD10L380 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][35]~feeder at MLABCELL_X39_Y45_N45
MD10L380 = ( RE3L44 );


--MD10L802 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][36]~feeder at LABCELL_X29_Y46_N54
MD10L802 = ( RE3L45 );


--MD10L531 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][36]~feeder at LABCELL_X36_Y44_N30
MD10L531 = ( RE3L45 );


--MD10L680 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][36]~feeder at LABCELL_X36_Y46_N18
MD10L680 = RE3L45;


--MD10L82 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][36]~feeder at MLABCELL_X39_Y47_N30
MD10L82 = RE3L45;


--MD10L233 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][36]~feeder at LABCELL_X40_Y45_N0
MD10L233 = RE3L45;


--MD10L382 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][36]~feeder at LABCELL_X42_Y45_N45
MD10L382 = ( RE3L45 );


--MD10L682 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][37]~feeder at LABCELL_X46_Y44_N12
MD10L682 = RE3L46;


--MD10L84 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][37]~feeder at LABCELL_X40_Y47_N36
MD10L84 = RE3L46;


--MD10L384 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][37]~feeder at LABCELL_X42_Y45_N51
MD10L384 = RE3L46;


--MD10L533 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][37]~feeder at LABCELL_X42_Y44_N27
MD10L533 = ( RE3L46 );


--MD10L235 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][37]~feeder at LABCELL_X40_Y45_N6
MD10L235 = RE3L46;


--MD10L805 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][38]~feeder at LABCELL_X45_Y47_N36
MD10L805 = RE3L47;


--MD10L86 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][38]~feeder at LABCELL_X40_Y47_N42
MD10L86 = ( RE3L47 );


--MD10L386 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][38]~feeder at LABCELL_X42_Y45_N33
MD10L386 = RE3L47;


--MD10L684 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][38]~feeder at LABCELL_X40_Y46_N57
MD10L684 = RE3L47;


--MD10L237 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][38]~feeder at LABCELL_X40_Y45_N27
MD10L237 = ( RE3L47 );


--MD10L535 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][38]~feeder at LABCELL_X35_Y47_N6
MD10L535 = ( RE3L47 );


--MD10L807 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][39]~feeder at LABCELL_X45_Y47_N30
MD10L807 = ( RE3L48 );


--MD10L88 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][39]~feeder at LABCELL_X40_Y47_N12
MD10L88 = ( RE3L48 );


--MD10L686 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][39]~feeder at LABCELL_X36_Y46_N3
MD10L686 = ( RE3L48 );


--MD10L239 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][39]~feeder at LABCELL_X40_Y45_N33
MD10L239 = ( RE3L48 );


--MD10L388 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][39]~feeder at LABCELL_X42_Y45_N0
MD10L388 = ( RE3L48 );


--MD10L537 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][39]~feeder at LABCELL_X36_Y44_N39
MD10L537 = RE3L48;


--MD10L809 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][40]~feeder at LABCELL_X43_Y46_N33
MD10L809 = RE3L49;


--MD10L688 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][40]~feeder at LABCELL_X40_Y46_N12
MD10L688 = ( RE3L49 );


--MD10L90 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][40]~feeder at LABCELL_X42_Y47_N51
MD10L90 = RE3L49;


--MD10L539 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][40]~feeder at LABCELL_X35_Y47_N3
MD10L539 = RE3L49;


--MD10L241 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][40]~feeder at LABCELL_X37_Y47_N33
MD10L241 = ( RE3L49 );


--MD10L390 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][40]~feeder at LABCELL_X36_Y48_N36
MD10L390 = ( RE3L49 );


--MD10L92 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][41]~feeder at LABCELL_X42_Y47_N6
MD10L92 = RE3L50;


--MD10L243 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][41]~feeder at LABCELL_X43_Y47_N27
MD10L243 = ( RE3L50 );


--MD10L392 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][41]~feeder at LABCELL_X46_Y47_N45
MD10L392 = ( RE3L50 );


--MD10L690 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][41]~feeder at LABCELL_X45_Y46_N3
MD10L690 = RE3L50;


--MD10L541 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][41]~feeder at LABCELL_X46_Y46_N9
MD10L541 = ( RE3L50 );


--MD10L94 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][42]~feeder at LABCELL_X42_Y47_N39
MD10L94 = RE3L51;


--MD10L394 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][42]~feeder at LABCELL_X36_Y48_N51
MD10L394 = ( RE3L51 );


--MD10L543 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][42]~feeder at LABCELL_X40_Y48_N24
MD10L543 = RE3L51;


--MD10L692 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][42]~feeder at LABCELL_X40_Y46_N39
MD10L692 = RE3L51;


--MD10L245 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][42]~feeder at LABCELL_X36_Y45_N6
MD10L245 = ( RE3L51 );


--MD10L247 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][43]~feeder at LABCELL_X36_Y45_N27
MD10L247 = RE3L52;


--MD10L694 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][43]~feeder at LABCELL_X40_Y46_N33
MD10L694 = RE3L52;


--MD10L396 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][43]~feeder at LABCELL_X37_Y48_N57
MD10L396 = ( RE3L52 );


--MD10L545 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][43]~feeder at LABCELL_X35_Y48_N51
MD10L545 = RE3L52;


--MD10L96 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][43]~feeder at LABCELL_X42_Y47_N30
MD10L96 = ( RE3L52 );


--MD10L696 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][44]~feeder at LABCELL_X36_Y46_N30
MD10L696 = RE3L53;


--MD10L98 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][44]~feeder at LABCELL_X42_Y47_N24
MD10L98 = RE3L53;


--MD10L249 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][44]~feeder at LABCELL_X36_Y45_N0
MD10L249 = RE3L53;


--MD10L398 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][44]~feeder at LABCELL_X37_Y48_N21
MD10L398 = ( RE3L53 );


--MD10L547 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][44]~feeder at LABCELL_X35_Y48_N21
MD10L547 = RE3L53;


--MD10L698 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][45]~feeder at LABCELL_X36_Y46_N42
MD10L698 = RE3L54;


--MD10L251 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][45]~feeder at LABCELL_X43_Y47_N57
MD10L251 = ( RE3L54 );


--MD10L100 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][45]~feeder at LABCELL_X36_Y47_N45
MD10L100 = RE3L54;


--MD10L400 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][45]~feeder at LABCELL_X37_Y48_N48
MD10L400 = ( RE3L54 );


--MD10L549 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][45]~feeder at LABCELL_X33_Y46_N18
MD10L549 = ( RE3L54 );


--MD10L551 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][46]~feeder at LABCELL_X36_Y44_N15
MD10L551 = RE3L55;


--MD10L253 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][46]~feeder at LABCELL_X36_Y45_N12
MD10L253 = RE3L55;


--MD10L700 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][46]~feeder at LABCELL_X36_Y46_N36
MD10L700 = RE3L55;


--MD10L102 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][46]~feeder at LABCELL_X42_Y47_N42
MD10L102 = ( RE3L55 );


--MD10L402 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][46]~feeder at LABCELL_X30_Y47_N27
MD10L402 = RE3L55;


--MD10L817 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][47]~feeder at LABCELL_X43_Y46_N21
MD10L817 = ( RE3L56 );


--MD10L404 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][47]~feeder at LABCELL_X46_Y47_N0
MD10L404 = RE3L56;


--MD10L104 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][47]~feeder at MLABCELL_X39_Y47_N9
MD10L104 = RE3L56;


--MD10L255 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][47]~feeder at LABCELL_X36_Y45_N51
MD10L255 = ( RE3L56 );


--MD10L702 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][47]~feeder at LABCELL_X45_Y46_N0
MD10L702 = RE3L56;


--MD10L553 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][47]~feeder at LABCELL_X46_Y46_N24
MD10L553 = ( RE3L56 );


--MD10L257 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][48]~feeder at LABCELL_X43_Y47_N33
MD10L257 = ( RE3L57 );


--MD10L406 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][48]~feeder at LABCELL_X46_Y47_N57
MD10L406 = RE3L57;


--MD10L106 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][48]~feeder at LABCELL_X36_Y47_N9
MD10L106 = RE3L57;


--MD10L555 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][48]~feeder at LABCELL_X46_Y46_N33
MD10L555 = RE3L57;


--MD10L704 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][48]~feeder at LABCELL_X46_Y44_N36
MD10L704 = ( RE3L57 );


--MD10L706 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][49]~feeder at LABCELL_X35_Y46_N48
MD10L706 = RE3L58;


--MD10L108 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][49]~feeder at LABCELL_X36_Y47_N33
MD10L108 = ( RE3L58 );


--MD10L259 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][49]~feeder at LABCELL_X37_Y47_N39
MD10L259 = RE3L58;


--MD10L557 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][49]~feeder at LABCELL_X35_Y48_N3
MD10L557 = RE3L58;


--MD10L408 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][49]~feeder at LABCELL_X37_Y48_N30
MD10L408 = ( RE3L58 );


--MD10L559 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][50]~feeder at LABCELL_X36_Y44_N0
MD10L559 = RE3L59;


--MD10L708 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][50]~feeder at MLABCELL_X34_Y46_N33
MD10L708 = ( RE3L59 );


--MD10L410 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][50]~feeder at LABCELL_X30_Y45_N30
MD10L410 = ( RE3L59 );


--MD10L261 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][50]~feeder at LABCELL_X31_Y47_N54
MD10L261 = RE3L59;


--MD10L110 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][50]~feeder at LABCELL_X33_Y47_N6
MD10L110 = ( RE3L59 );


--MD10L710 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][51]~feeder at LABCELL_X43_Y44_N54
MD10L710 = RE3L60;


--MD10L822 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][51]~feeder at LABCELL_X35_Y43_N0
MD10L822 = ( RE3L60 );


--MD10L112 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][51]~feeder at LABCELL_X33_Y47_N45
MD10L112 = ( RE3L60 );


--MD10L561 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][51]~feeder at LABCELL_X33_Y46_N30
MD10L561 = ( RE3L60 );


--MD10L263 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][51]~feeder at LABCELL_X31_Y47_N27
MD10L263 = RE3L60;


--MD10L412 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][51]~feeder at LABCELL_X30_Y45_N18
MD10L412 = ( RE3L60 );


--MD10L563 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][52]~feeder at LABCELL_X36_Y44_N45
MD10L563 = ( RE3L61 );


--MD10L414 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][52]~feeder at LABCELL_X36_Y48_N45
MD10L414 = ( RE3L61 );


--MD10L265 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][52]~feeder at LABCELL_X33_Y45_N33
MD10L265 = ( RE3L61 );


--MD10L712 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][52]~feeder at LABCELL_X36_Y46_N57
MD10L712 = ( RE3L61 );


--MD10L114 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][52]~feeder at LABCELL_X33_Y47_N21
MD10L114 = RE3L61;


--MD10L267 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][53]~feeder at LABCELL_X36_Y45_N57
MD10L267 = ( RE3L62 );


--MD10L714 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][53]~feeder at LABCELL_X35_Y46_N33
MD10L714 = ( RE3L62 );


--MD10L416 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][53]~feeder at LABCELL_X30_Y47_N51
MD10L416 = RE3L62;


--MD10L116 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][53]~feeder at LABCELL_X33_Y47_N51
MD10L116 = ( RE3L62 );


--MD10L565 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][53]~feeder at LABCELL_X35_Y48_N24
MD10L565 = RE3L62;


--MD10L826 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][54]~feeder at LABCELL_X48_Y46_N39
MD10L826 = RE3L63;


--MD10L716 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][54]~feeder at LABCELL_X43_Y44_N18
MD10L716 = ( RE3L63 );


--MD10L567 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][54]~feeder at LABCELL_X42_Y44_N36
MD10L567 = RE3L63;


--MD10L118 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][54]~feeder at LABCELL_X37_Y45_N57
MD10L118 = ( RE3L63 );


--MD10L418 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][54]~feeder at LABCELL_X30_Y45_N15
MD10L418 = ( RE3L63 );


--MD10L269 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][54]~feeder at LABCELL_X29_Y45_N36
MD10L269 = ( RE3L63 );


--MD10L120 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][55]~feeder at LABCELL_X37_Y45_N0
MD10L120 = RE3L64;


--MD10L271 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][55]~feeder at LABCELL_X36_Y45_N42
MD10L271 = ( RE3L64 );


--MD10L718 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][55]~feeder at LABCELL_X40_Y46_N9
MD10L718 = RE3L64;


--MD10L569 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][55]~feeder at LABCELL_X40_Y48_N15
MD10L569 = RE3L64;


--MD10L420 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][55]~feeder at LABCELL_X36_Y48_N15
MD10L420 = RE3L64;


--MD10L122 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][56]~feeder at MLABCELL_X34_Y45_N12
MD10L122 = RE3L65;


--MD10L720 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][56]~feeder at LABCELL_X40_Y46_N18
MD10L720 = RE3L65;


--MD10L571 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][56]~feeder at LABCELL_X35_Y48_N33
MD10L571 = ( RE3L65 );


--MD10L422 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][56]~feeder at LABCELL_X36_Y48_N30
MD10L422 = ( RE3L65 );


--MD10L273 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][56]~feeder at LABCELL_X43_Y47_N18
MD10L273 = ( RE3L65 );


--MD10L722 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][57]~feeder at LABCELL_X40_Y46_N45
MD10L722 = RE3L66;


--MD10L124 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][57]~feeder at MLABCELL_X34_Y45_N57
MD10L124 = RE3L66;


--MD10L275 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][57]~feeder at LABCELL_X33_Y45_N18
MD10L275 = ( RE3L66 );


--MD10L424 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][57]~feeder at LABCELL_X36_Y48_N57
MD10L424 = ( RE3L66 );


--MD10L573 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][57]~feeder at LABCELL_X35_Y47_N18
MD10L573 = ( RE3L66 );


--MD10L831 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][58]~feeder at LABCELL_X33_Y43_N21
MD10L831 = ( RE3L67 );


--MD10L126 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][58]~feeder at MLABCELL_X34_Y45_N3
MD10L126 = ( RE3L67 );


--MD10L724 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][58]~feeder at LABCELL_X35_Y46_N3
MD10L724 = RE3L67;


--MD10L575 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][58]~feeder at LABCELL_X37_Y46_N15
MD10L575 = RE3L67;


--MD10L426 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][58]~feeder at LABCELL_X37_Y48_N15
MD10L426 = RE3L67;


--MD10L277 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][58]~feeder at LABCELL_X43_Y47_N0
MD10L277 = ( RE3L67 );


--MD10L726 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][59]~feeder at LABCELL_X36_Y46_N9
MD10L726 = RE3L68;


--MD10L577 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][59]~feeder at LABCELL_X33_Y46_N3
MD10L577 = RE3L68;


--MD10L428 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][59]~feeder at MLABCELL_X34_Y48_N42
MD10L428 = RE3L68;


--MD10L128 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][59]~feeder at MLABCELL_X34_Y45_N45
MD10L128 = ( RE3L68 );


--MD10L279 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][59]~feeder at MLABCELL_X34_Y47_N24
MD10L279 = ( RE3L68 );


--MD10L130 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][60]~feeder at MLABCELL_X34_Y45_N39
MD10L130 = RE3L69;


--MD10L281 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][60]~feeder at LABCELL_X36_Y45_N21
MD10L281 = ( RE3L69 );


--MD10L430 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][60]~feeder at LABCELL_X37_Y48_N27
MD10L430 = ( RE3L69 );


--MD10L728 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][60]~feeder at LABCELL_X36_Y46_N51
MD10L728 = ( RE3L69 );


--MD10L579 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][60]~feeder at LABCELL_X37_Y46_N24
MD10L579 = ( RE3L69 );


--MD10L581 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][61]~feeder at LABCELL_X33_Y46_N6
MD10L581 = RE3L70;


--MD10L432 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][61]~feeder at LABCELL_X30_Y45_N42
MD10L432 = ( RE3L70 );


--MD10L132 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][61]~feeder at MLABCELL_X34_Y45_N33
MD10L132 = RE3L70;


--MD10L283 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][61]~feeder at LABCELL_X36_Y45_N36
MD10L283 = RE3L70;


--MD10L730 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][61]~feeder at LABCELL_X36_Y46_N15
MD10L730 = ( RE3L70 );


--MD10L836 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][62]~feeder at LABCELL_X43_Y46_N30
MD10L836 = ( RE3L71 );


--MD10L134 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][62]~feeder at LABCELL_X37_Y45_N33
MD10L134 = RE3L71;


--MD10L285 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][62]~feeder at LABCELL_X36_Y45_N33
MD10L285 = RE3L71;


--MD10L732 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][62]~feeder at LABCELL_X40_Y46_N27
MD10L732 = ( RE3L71 );


--MD10L583 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][62]~feeder at LABCELL_X40_Y48_N33
MD10L583 = ( RE3L71 );


--MD10L434 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][62]~feeder at LABCELL_X36_Y48_N24
MD10L434 = RE3L71;


--MD10L136 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][63]~feeder at LABCELL_X37_Y45_N51
MD10L136 = ( RE3L72 );


--MD10L287 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][63]~feeder at LABCELL_X43_Y47_N39
MD10L287 = ( RE3L72 );


--MD10L734 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][63]~feeder at LABCELL_X45_Y46_N21
MD10L734 = ( RE3L72 );


--MD10L585 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][63]~feeder at LABCELL_X46_Y46_N21
MD10L585 = ( RE3L72 );


--MD10L436 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][63]~feeder at LABCELL_X46_Y47_N9
MD10L436 = RE3L72;


--MD11L94 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][64]~feeder at LABCELL_X29_Y43_N21
MD11L94 = RE3L1;


--MD11L115 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][64]~feeder at MLABCELL_X34_Y43_N36
MD11L115 = RE3L1;


--MD11L10 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][64]~feeder at LABCELL_X35_Y45_N0
MD11L10 = RE3L1;


--MD11L31 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][64]~feeder at LABCELL_X31_Y44_N39
MD11L31 = RE3L1;


--MD11L52 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][64]~feeder at LABCELL_X30_Y44_N54
MD11L52 = RE3L1;


--MD11L73 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][64]~feeder at LABCELL_X29_Y44_N33
MD11L73 = ( RE3L1 );


--MD10L587 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][64]~feeder at LABCELL_X42_Y44_N51
MD10L587 = ( RE3L1 );


--MD10L139 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]~feeder at LABCELL_X40_Y47_N54
MD10L139 = RE3L1;


--MD10L438 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][64]~feeder at LABCELL_X42_Y45_N39
MD10L438 = ( RE3L1 );


--MD10L289 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][64]~feeder at LABCELL_X43_Y47_N15
MD10L289 = RE3L1;


--MD10L736 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][64]~feeder at LABCELL_X46_Y44_N21
MD10L736 = RE3L1;


--MD10L839 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][64]~feeder at MLABCELL_X47_Y44_N6
MD10L839 = ( RE3L1 );


--MD11L12 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][65]~feeder at LABCELL_X35_Y45_N39
MD11L12 = ( RE3L2 );


--MD10L141 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][65]~feeder at MLABCELL_X39_Y47_N39
MD10L141 = RE3L2;


--MD10L738 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][65]~feeder at LABCELL_X46_Y44_N9
MD10L738 = RE3L2;


--MD10L841 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][65]~feeder at MLABCELL_X47_Y46_N3
MD10L841 = RE3L2;


--MD10L440 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][65]~feeder at LABCELL_X42_Y45_N12
MD10L440 = RE3L2;


--MD10L291 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][65]~feeder at LABCELL_X40_Y45_N15
MD10L291 = RE3L2;


--MD11L75 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][65]~feeder at LABCELL_X29_Y44_N3
MD11L75 = RE3L2;


--MD11L54 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][65]~feeder at LABCELL_X30_Y44_N30
MD11L54 = RE3L2;


--MD11L33 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][65]~feeder at LABCELL_X31_Y44_N21
MD11L33 = RE3L2;


--MD10L589 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][65]~feeder at LABCELL_X37_Y46_N3
MD10L589 = ( RE3L2 );


--MD11L96 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][65]~feeder at LABCELL_X29_Y43_N57
MD11L96 = ( RE3L2 );


--MD11L14 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][66]~feeder at LABCELL_X35_Y45_N42
MD11L14 = ( RE3L3 );


--MD10L591 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][66]~feeder at LABCELL_X35_Y47_N45
MD10L591 = ( RE3L3 );


--MD11L35 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][66]~feeder at LABCELL_X31_Y44_N48
MD11L35 = RE3L3;


--MD11L56 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][66]~feeder at LABCELL_X30_Y44_N3
MD11L56 = ( RE3L3 );


--MD11L77 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][66]~feeder at LABCELL_X29_Y44_N18
MD11L77 = RE3L3;


--MD11L98 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][66]~feeder at LABCELL_X29_Y43_N12
MD11L98 = ( RE3L3 );


--MD10L442 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][66]~feeder at LABCELL_X37_Y48_N42
MD10L442 = ( RE3L3 );


--MD10L143 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][66]~feeder at LABCELL_X36_Y47_N3
MD10L143 = ( RE3L3 );


--MD10L293 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][66]~feeder at LABCELL_X37_Y47_N0
MD10L293 = ( RE3L3 );


--MD10L740 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][66]~feeder at LABCELL_X43_Y44_N39
MD10L740 = ( RE3L3 );


--MD10L843 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][66]~feeder at MLABCELL_X47_Y46_N33
MD10L843 = ( RE3L3 );


--MD11L79 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][67]~feeder at LABCELL_X29_Y44_N24
MD11L79 = RE3L4;


--MD11L16 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][67]~feeder at LABCELL_X35_Y45_N30
MD11L16 = ( RE3L4 );


--MD10L444 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][67]~feeder at MLABCELL_X39_Y45_N30
MD10L444 = ( RE3L4 );


--MD10L145 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]~feeder at MLABCELL_X34_Y45_N51
MD10L145 = ( RE3L4 );


--MD10L593 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][67]~feeder at LABCELL_X35_Y47_N51
MD10L593 = ( RE3L4 );


--MD10L742 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][67]~feeder at MLABCELL_X34_Y46_N39
MD10L742 = ( RE3L4 );


--MD10L295 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][67]~feeder at MLABCELL_X34_Y47_N0
MD10L295 = ( RE3L4 );


--MD11L37 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][67]~feeder at LABCELL_X31_Y44_N42
MD11L37 = RE3L4;


--MD11L58 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][67]~feeder at LABCELL_X30_Y44_N27
MD11L58 = ( RE3L4 );


--MD11L100 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][67]~feeder at LABCELL_X29_Y43_N36
MD11L100 = ( RE3L4 );


--MD10L845 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][67]~feeder at MLABCELL_X47_Y46_N15
MD10L845 = ( RE3L4 );


--MD11L102 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][68]~feeder at LABCELL_X29_Y43_N24
MD11L102 = RE3L5;


--MD11L18 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68]~feeder at MLABCELL_X34_Y44_N36
MD11L18 = ( RE3L5 );


--MD10L595 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][68]~feeder at LABCELL_X36_Y44_N18
MD10L595 = ( RE3L5 );


--MD11L39 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][68]~feeder at LABCELL_X31_Y44_N36
MD11L39 = ( RE3L5 );


--MD10L744 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][68]~feeder at LABCELL_X35_Y46_N51
MD10L744 = RE3L5;


--MD11L60 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][68]~feeder at LABCELL_X30_Y44_N39
MD11L60 = ( RE3L5 );


--MD11L81 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][68]~feeder at LABCELL_X29_Y44_N36
MD11L81 = ( RE3L5 );


--MD10L297 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][68]~feeder at LABCELL_X40_Y45_N57
MD10L297 = ( RE3L5 );


--MD10L147 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]~feeder at LABCELL_X40_Y47_N3
MD10L147 = ( RE3L5 );


--MD10L446 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][68]~feeder at LABCELL_X42_Y45_N18
MD10L446 = ( RE3L5 );


--MD10L847 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][68]~feeder at MLABCELL_X47_Y44_N3
MD10L847 = RE3L5;


--MD11L20 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][69]~feeder at LABCELL_X35_Y45_N18
MD11L20 = ( RE3L6 );


--MD10L149 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]~feeder at LABCELL_X42_Y47_N3
MD10L149 = RE3L6;


--MD10L746 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][69]~feeder at LABCELL_X46_Y44_N48
MD10L746 = ( RE3L6 );


--MD10L849 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][69]~feeder at MLABCELL_X47_Y46_N0
MD10L849 = ( RE3L6 );


--MD11L104 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][69]~feeder at LABCELL_X29_Y43_N48
MD11L104 = RE3L6;


--MD10L448 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][69]~feeder at LABCELL_X30_Y45_N0
MD10L448 = ( RE3L6 );


--MD10L597 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][69]~feeder at LABCELL_X35_Y47_N24
MD10L597 = RE3L6;


--MD10L299 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][69]~feeder at LABCELL_X37_Y47_N12
MD10L299 = RE3L6;


--MD11L41 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][69]~feeder at LABCELL_X31_Y44_N18
MD11L41 = ( RE3L6 );


--MD11L62 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][69]~feeder at LABCELL_X30_Y44_N15
MD11L62 = ( RE3L6 );


--MD11L83 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][69]~feeder at LABCELL_X29_Y44_N0
MD11L83 = RE3L6;


--MD11L22 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]~feeder at LABCELL_X35_Y45_N51
MD11L22 = RE3L7;


--MD10L152 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70]~feeder at LABCELL_X33_Y47_N15
MD10L152 = ( RE3L7 );


--MD11L43 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][70]~feeder at LABCELL_X31_Y44_N45
MD11L43 = ( RE3L7 );


--MD11L64 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][70]~feeder at LABCELL_X30_Y44_N42
MD11L64 = ( RE3L7 );


--MD10L599 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][70]~feeder at LABCELL_X37_Y46_N9
MD10L599 = ( RE3L7 );


--MD11L85 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][70]~feeder at LABCELL_X29_Y44_N27
MD11L85 = ( RE3L7 );


--MD10L301 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][70]~feeder at LABCELL_X37_Y47_N6
MD10L301 = ( RE3L7 );


--MD10L450 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][70]~feeder at LABCELL_X37_Y48_N39
MD10L450 = ( RE3L7 );


--MD10L748 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][70]~feeder at LABCELL_X40_Y46_N48
MD10L748 = ( RE3L7 );


--MD11L106 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][70]~feeder at LABCELL_X29_Y43_N9
MD11L106 = ( RE3L7 );


--MD10L851 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][70]~feeder at MLABCELL_X47_Y46_N30
MD10L851 = ( RE3L7 );


--MD10L601 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][71]~feeder at LABCELL_X36_Y44_N51
MD10L601 = ( RE3L8 );


--MD11L45 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][71]~feeder at LABCELL_X31_Y44_N51
MD11L45 = RE3L8;


--MD11L66 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][71]~feeder at LABCELL_X30_Y44_N18
MD11L66 = ( RE3L8 );


--MD11L87 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][71]~feeder at LABCELL_X29_Y44_N21
MD11L87 = RE3L8;


--MD10L154 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]~feeder at LABCELL_X36_Y47_N18
MD10L154 = ( RE3L8 );


--MD10L303 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][71]~feeder at LABCELL_X37_Y47_N21
MD10L303 = ( RE3L8 );


--MD11L24 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71]~feeder at LABCELL_X35_Y45_N27
MD11L24 = ( RE3L8 );


--MD10L452 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][71]~feeder at MLABCELL_X39_Y45_N51
MD10L452 = RE3L8;


--MD10L750 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][71]~feeder at LABCELL_X46_Y44_N15
MD10L750 = RE3L8;


--MD10L853 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][71]~feeder at MLABCELL_X47_Y46_N12
MD10L853 = ( RE3L8 );


--MD11L108 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][71]~feeder at LABCELL_X29_Y43_N33
MD11L108 = RE3L8;


--BF1L31 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~feeder at LABCELL_X42_Y48_N24
BF1L31 = ( BF1L51 );


--F1L4 is altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[0]~feeder at LABCELL_X23_Y64_N36
F1L4 = ( F1_state.CAPT );


--BE3L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1~feeder at LABCELL_X7_Y7_N6
BE3L2 = ( HE1_altera_reset_synchronizer_int_chain_out );


--JE1L608 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]~feeder at LABCELL_X30_Y42_N12
JE1L608 = ( KD1L19 );


--JE1L572 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]~feeder at LABCELL_X46_Y45_N30
JE1L572 = ( KD1L19 );


--MD6L11 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][90]~feeder at MLABCELL_X47_Y40_N54
MD6L11 = ( MD6L70 );


--MD6L15 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][93]~feeder at MLABCELL_X47_Y42_N18
MD6L15 = ( MD6L73 );


--MD6L17 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][94]~feeder at MLABCELL_X47_Y42_N51
MD6L17 = ( MD6L74 );


--MD6L19 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][95]~feeder at MLABCELL_X47_Y42_N21
MD6L19 = ( MD6L75 );


--MD6L22 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][97]~feeder at MLABCELL_X47_Y42_N42
MD6L22 = ( MD6L77 );


--MD6L24 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][98]~feeder at MLABCELL_X47_Y42_N48
MD6L24 = ( MD6L78 );


--MD6L28 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][100]~feeder at MLABCELL_X47_Y42_N0
MD6L28 = ( MD6L80 );


--MD6L30 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][101]~feeder at MLABCELL_X47_Y42_N3
MD6L30 = ( MD6L81 );


--SE4L3 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|av_readdata_pre[0]~feeder at LABCELL_X35_Y38_N27
SE4L3 = ( KC1_readdata[0] );


--D1L53 is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder at LABCELL_X9_Y12_N6
D1L53 = ( JC1_data_out[1] );


--D1L16 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder at LABCELL_X9_Y12_N54
D1L16 = ( JC1_data_out[2] );


--D1L56 is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder at LABCELL_X9_Y12_N24
D1L56 = ( JC1_data_out[3] );


--D1L18 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder at LABCELL_X9_Y12_N51
D1L18 = ( JC1_data_out[3] );


--D1L20 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder at LABCELL_X9_Y12_N33
D1L20 = JC1_data_out[4];


--D1L23 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder at LABCELL_X1_Y5_N24
D1L23 = ( JC1_data_out[6] );


--D1L25 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder at LABCELL_X9_Y12_N12
D1L25 = ( JC1_data_out[7] );


--D1L61 is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder at LABCELL_X9_Y12_N57
D1L61 = ( JC1_data_out[7] );


--ME1L9 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~feeder at LABCELL_X46_Y49_N12
ME1L9 = ( YE1L2 );


--YD1L574 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~feeder at MLABCELL_X6_Y5_N48
YD1L574 = YD1L578;


--YD1L474 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~feeder at MLABCELL_X3_Y3_N36
YD1L474 = YD1L480;


--YD1L571 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~feeder at MLABCELL_X3_Y2_N36
YD1L571 = ( YD1L570 );


--YD1L618 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~feeder at LABCELL_X4_Y2_N39
YD1L618 = ( YD1L617 );


--YD1L615 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~feeder at LABCELL_X4_Y2_N21
YD1L615 = ( YD1L614 );


--FE1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~feeder at LABCELL_X9_Y4_N48
FE1L18 = FE1_data0[0];


--FE1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~feeder at LABCELL_X9_Y4_N57
FE1L22 = FE1_data0[2];


--FE1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~feeder at LABCELL_X9_Y4_N24
FE1L20 = FE1_data0[1];


--FE1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]~feeder at LABCELL_X10_Y2_N57
FE1L4 = ( ZD1_out_data_buffer[1] );


--CE1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~feeder at LABCELL_X10_Y2_N48
CE1L4 = CE1L3;


--FE1L27 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~feeder at LABCELL_X9_Y4_N30
FE1L27 = FE1_data0[4];


--FE1L9 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]~feeder at LABCELL_X9_Y2_N57
FE1L9 = ZD1_out_data_buffer[4];


--FE1L33 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~feeder at LABCELL_X9_Y4_N33
FE1L33 = FE1_data0[7];


--FE1L15 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]~feeder at LABCELL_X9_Y2_N0
FE1L15 = ( ZD1_out_data_buffer[7] );


--FE1L31 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~feeder at LABCELL_X9_Y4_N36
FE1L31 = FE1_data0[6];


--FE1L13 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]~feeder at LABCELL_X9_Y2_N27
FE1L13 = ZD1_out_data_buffer[6];


--FE1L29 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~feeder at LABCELL_X9_Y4_N39
FE1L29 = FE1_data0[5];


--FE1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]~feeder at LABCELL_X9_Y2_N6
FE1L11 = ZD1_out_data_buffer[5];


--FE1L24 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~feeder at LABCELL_X9_Y4_N18
FE1L24 = FE1_data0[3];


--FE1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]~feeder at LABCELL_X9_Y2_N12
FE1L7 = ZD1_out_data_buffer[3];


--JC1L4 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[0]~feeder at LABCELL_X36_Y39_N57
JC1L4 = ( CF3_in_data_reg[0] );


--JC1L6 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[1]~feeder at LABCELL_X37_Y36_N54
JC1L6 = ( CF3_in_data_reg[1] );


--JC1L8 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[2]~feeder at LABCELL_X37_Y36_N57
JC1L8 = ( CF3_in_data_reg[2] );


--JC1L11 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[4]~feeder at LABCELL_X37_Y36_N24
JC1L11 = ( CF3_in_data_reg[4] );


--JC1L15 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[7]~feeder at MLABCELL_X34_Y39_N57
JC1L15 = ( CF3_in_data_reg[7] );


--JC1L23 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[14]~feeder at LABCELL_X36_Y39_N24
JC1L23 = ( CF3_in_data_reg[14] );


--JC1L25 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[15]~feeder at MLABCELL_X47_Y38_N21
JC1L25 = ( CF3_in_data_reg[15] );


--JC1L27 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[16]~feeder at LABCELL_X36_Y39_N27
JC1L27 = ( CF3_in_data_reg[16] );


--JC1L31 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[18]~feeder at LABCELL_X36_Y39_N21
JC1L31 = ( CF3_in_data_reg[18] );


--JC1L35 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[21]~feeder at LABCELL_X45_Y39_N48
JC1L35 = ( CF3_in_data_reg[21] );


--JC1L37 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[22]~feeder at MLABCELL_X47_Y39_N6
JC1L37 = ( CF3_in_data_reg[22] );


--JC1L39 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[23]~feeder at LABCELL_X45_Y38_N0
JC1L39 = ( CF3_in_data_reg[23] );


--JC1L42 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[25]~feeder at LABCELL_X45_Y39_N6
JC1L42 = ( CF3_in_data_reg[25] );


--JC1L44 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[26]~feeder at MLABCELL_X47_Y38_N15
JC1L44 = ( CF3_in_data_reg[26] );


--JC1L48 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[29]~feeder at LABCELL_X45_Y39_N42
JC1L48 = ( CF3_in_data_reg[29] );


--JC1L50 is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[30]~feeder at LABCELL_X45_Y39_N45
JC1L50 = ( CF3_in_data_reg[30] );


--CF1L174 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder at LABCELL_X46_Y50_N42
CF1L174 = CF1_in_burstwrap_reg[2];


--ZD1L31 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~feeder at LABCELL_X9_Y6_N33
ZD1L31 = ZD1L30;


--BE1L7 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]~feeder at LABCELL_X10_Y7_N12
BE1L7 = BE1_dreg[0];


--YD1L452 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]~feeder at LABCELL_X1_Y4_N33
YD1L452 = YD1_header_in[14];


--YD1L455 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~feeder at MLABCELL_X3_Y1_N39
YD1L455 = YD1_header_in[15];


--YD1L320 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~feeder at MLABCELL_X3_Y2_N51
YD1L320 = ( YD1L319 );


--YD1L441 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]~feeder at LABCELL_X1_Y4_N51
YD1L441 = ( YD1_header_in[6] );


--YD1L445 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[8]~feeder at LABCELL_X1_Y4_N36
YD1L445 = YD1_header_in[9];


--YD1L450 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]~feeder at LABCELL_X1_Y4_N48
YD1L450 = ( YD1_header_in[13] );


--ZD1L17 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]~feeder at LABCELL_X9_Y2_N51
ZD1L17 = ( ZD1_in_data_buffer[0] );


--ZD1L21 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]~feeder at LABCELL_X10_Y2_N12
ZD1L21 = ( ZD1_in_data_buffer[2] );


--ZD1L19 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]~feeder at LABCELL_X10_Y2_N36
ZD1L19 = ( ZD1_in_data_buffer[1] );


--ZD1L28 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]~feeder at LABCELL_X9_Y2_N42
ZD1L28 = ( ZD1_in_data_buffer[7] );


--ZD1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]~feeder at LABCELL_X9_Y3_N21
ZD1L26 = ( ZD1_in_data_buffer[6] );


--BE3L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]~feeder at LABCELL_X7_Y7_N39
BE3L5 = BE3_din_s1;


--AC1L14 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]~feeder at LABCELL_X23_Y39_N3
AC1L14 = ( AC1_hold_reg[0] );


--EE2L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]~feeder at LABCELL_X10_Y7_N18
EE2L11 = EE2_dreg[4];


--BE1L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]~feeder at LABCELL_X10_Y7_N15
BE1L5 = BE1_din_s1;


--YD1L697 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~feeder at LABCELL_X4_Y2_N18
YD1L697 = YD1L711;


--ZD1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1]~feeder at LABCELL_X10_Y7_N3
ZD1L4 = ( PD1_out_data[1] );


--ZD1L11 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]~feeder at LABCELL_X10_Y7_N57
ZD1L11 = ( PD1_out_data[7] );


--AC1L6 is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~feeder at LABCELL_X10_Y2_N33
AC1L6 = AC1L5;


--AE1L18 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]~feeder at LABCELL_X23_Y25_N42
AE1L18 = ( AE1_sink_data_buffer[0] );


--AE1L22 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]~feeder at LABCELL_X23_Y25_N45
AE1L22 = ( AE1_sink_data_buffer[2] );


--AE1L20 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]~feeder at LABCELL_X23_Y25_N36
AE1L20 = ( AE1_sink_data_buffer[1] );


--AE1L30 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]~feeder at LABCELL_X23_Y25_N39
AE1L30 = ( AE1_sink_data_buffer[7] );


--AE1L28 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]~feeder at LABCELL_X23_Y25_N6
AE1L28 = ( AE1_sink_data_buffer[6] );


--AE1L26 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]~feeder at LABCELL_X23_Y25_N9
AE1L26 = ( AE1_sink_data_buffer[5] );


--MD2L5 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~feeder at LABCELL_X43_Y48_N42
MD2L5 = MD2L105;


--AE1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]~feeder at LABCELL_X10_Y6_N45
AE1L4 = YD1_idle_remover_sink_data[0];


--AE1L8 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]~feeder at LABCELL_X7_Y7_N51
AE1L8 = YD1_idle_remover_sink_data[3];


--AE1L10 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]~feeder at LABCELL_X7_Y7_N30
AE1L10 = YD1_idle_remover_sink_data[4];


--AE1L14 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]~feeder at LABCELL_X9_Y3_N30
AE1L14 = YD1_idle_remover_sink_data[7];


--EE2L8 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]~feeder at LABCELL_X10_Y7_N30
EE2L8 = EE2_dreg[2];


--CF1L172 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder at LABCELL_X46_Y50_N45
CF1L172 = ( CF1_in_burstwrap_reg[1] );


--CF1L167 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]~feeder at LABCELL_X46_Y50_N15
CF1L167 = ( CF1_int_nxt_addr_with_offset[1] );


--YD1L504 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid~feeder at LABCELL_X7_Y2_N42
YD1L504 = ( YD1L494 );


--YD1L348 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~feeder at MLABCELL_X3_Y9_N12
YD1L348 = YD1_dr_data_in[2];


--YD1L350 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]~feeder at MLABCELL_X3_Y9_N18
YD1L350 = YD1_dr_data_in[3];


--YD1L354 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]~feeder at MLABCELL_X3_Y1_N21
YD1L354 = ( YD1_dr_data_in[6] );


--YD1L501 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~feeder at LABCELL_X7_Y7_N21
YD1L501 = YD1_dr_data_in[7];


--CF1L170 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder at LABCELL_X43_Y49_N24
CF1L170 = CF1_in_burstwrap_reg[0];


--CF1L165 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]~feeder at LABCELL_X43_Y50_N51
CF1L165 = ( CF1_int_nxt_addr_with_offset[0] );


--EE2L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]~feeder at LABCELL_X10_Y7_N21
EE2L5 = ( EE2_dreg[0] );


--MD10L975 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][69]~feeder at MLABCELL_X47_Y46_N24
MD10L975 = ( MD10L1077 );


--MD10L977 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][70]~feeder at MLABCELL_X47_Y46_N54
MD10L977 = ( MD10L1079 );


--MD10L969 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][66]~feeder at MLABCELL_X47_Y46_N57
MD10L969 = ( MD10L1080 );


--MD10L979 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][71]~feeder at MLABCELL_X47_Y46_N36
MD10L979 = ( MD10L1081 );


--MD10L971 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][67]~feeder at LABCELL_X30_Y46_N42
MD10L971 = ( MD10L1082 );


--MD10L973 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][68]~feeder at MLABCELL_X47_Y44_N27
MD10L973 = ( MD10L1083 );


--MD11L136 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][68]~feeder at LABCELL_X33_Y43_N0
MD11L136 = ( MD11L178 );


--MD11L138 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][69]~feeder at LABCELL_X33_Y43_N42
MD11L138 = ( MD11L180 );


--MD11L130 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][65]~feeder at LABCELL_X33_Y43_N45
MD11L130 = ( MD11L181 );


--MD11L132 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][66]~feeder at LABCELL_X33_Y43_N24
MD11L132 = ( MD11L182 );


--MD11L142 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][71]~feeder at LABCELL_X33_Y43_N27
MD11L142 = ( MD11L183 );


--MD11L134 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][67]~feeder at LABCELL_X33_Y43_N57
MD11L134 = ( MD11L184 );


--MD11L140 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][70]~feeder at LABCELL_X33_Y43_N48
MD11L140 = ( MD11L185 );


--MD11L144 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][106]~feeder at LABCELL_X33_Y43_N54
MD11L144 = ( MD11L186 );


--MD11L146 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113]~feeder at LABCELL_X33_Y43_N51
MD11L146 = ( MD11L187 );


--YD1L426 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~feeder at LABCELL_X1_Y7_N21
YD1L426 = YD1L425;


--MD10L922 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][38]~feeder at LABCELL_X45_Y47_N57
MD10L922 = ( MD10L1089 );


--MD10L867 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][5]~feeder at LABCELL_X45_Y46_N12
MD10L867 = ( MD10L1090 );


--MD10L920 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][37]~feeder at MLABCELL_X28_Y46_N15
MD10L920 = ( MD10L1091 );


--MD10L865 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][4]~feeder at LABCELL_X29_Y46_N12
MD10L865 = ( MD10L1092 );


--MD10L918 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][36]~feeder at MLABCELL_X39_Y44_N51
MD10L918 = ( MD10L1093 );


--MD10L916 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][35]~feeder at MLABCELL_X47_Y44_N12
MD10L916 = ( MD10L1095 );


--MD10L914 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][34]~feeder at MLABCELL_X47_Y44_N24
MD10L914 = ( MD10L1097 );


--MD10L861 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][1]~feeder at LABCELL_X30_Y46_N21
MD10L861 = ( MD10L1098 );


--MD10L912 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][33]~feeder at MLABCELL_X39_Y44_N48
MD10L912 = ( MD10L1099 );


--MD10L882 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][15]~feeder at LABCELL_X43_Y46_N0
MD10L882 = ( MD10L1100 );


--MD10L937 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][47]~feeder at LABCELL_X43_Y46_N3
MD10L937 = ( MD10L1101 );


--MD10L895 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][23]~feeder at MLABCELL_X39_Y44_N45
MD10L895 = ( MD10L1102 );


--MD10L951 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][55]~feeder at MLABCELL_X39_Y44_N42
MD10L951 = ( MD10L1103 );


--MD10L880 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][14]~feeder at MLABCELL_X39_Y44_N39
MD10L880 = ( MD10L1106 );


--MD10L935 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][46]~feeder at MLABCELL_X39_Y44_N36
MD10L935 = ( MD10L1107 );


--MD10L907 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][30]~feeder at LABCELL_X30_Y46_N57
MD10L907 = ( MD10L1108 );


--MD10L964 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][62]~feeder at LABCELL_X43_Y46_N57
MD10L964 = ( MD10L1109 );


--MD10L893 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][22]~feeder at LABCELL_X48_Y46_N30
MD10L893 = ( MD10L1110 );


--MD10L949 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][54]~feeder at LABCELL_X48_Y46_N33
MD10L949 = ( MD10L1111 );


--MD10L878 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][13]~feeder at LABCELL_X48_Y46_N0
MD10L878 = ( MD10L1112 );


--MD10L905 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][29]~feeder at LABCELL_X31_Y46_N0
MD10L905 = ( MD10L1114 );


--MD10L962 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][61]~feeder at LABCELL_X31_Y46_N3
MD10L962 = ( MD10L1115 );


--MD10L947 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][53]~feeder at LABCELL_X31_Y46_N21
MD10L947 = ( MD10L1117 );


--MD10L890 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][20]~feeder at LABCELL_X37_Y44_N0
MD10L890 = ( MD10L1122 );


--MD10L931 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][43]~feeder at LABCELL_X37_Y44_N42
MD10L931 = ( MD10L1125 );


--MD10L902 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][27]~feeder at LABCELL_X37_Y44_N45
MD10L902 = ( MD10L1126 );


--MD10L959 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][59]~feeder at LABCELL_X37_Y44_N24
MD10L959 = ( MD10L1127 );


--MD10L944 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][51]~feeder at LABCELL_X35_Y46_N24
MD10L944 = ( MD10L1129 );


--MD10L929 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][42]~feeder at LABCELL_X42_Y46_N0
MD10L929 = ( MD10L1131 );


--MD10L900 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][26]~feeder at LABCELL_X35_Y46_N27
MD10L900 = ( MD10L1132 );


--MD10L957 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][58]~feeder at LABCELL_X35_Y46_N54
MD10L957 = ( MD10L1133 );


--MD10L887 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][18]~feeder at LABCELL_X37_Y44_N27
MD10L887 = ( MD10L1134 );


--MD10L873 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][9]~feeder at LABCELL_X45_Y46_N15
MD10L873 = ( MD10L1136 );


--MD10L927 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][41]~feeder at LABCELL_X42_Y46_N45
MD10L927 = ( MD10L1137 );


--MD10L955 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][57]~feeder at LABCELL_X29_Y46_N0
MD10L955 = ( MD10L1139 );


--MD10L941 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][49]~feeder at LABCELL_X35_Y46_N57
MD10L941 = ( MD10L1141 );


--BE6L5 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]~feeder at LABCELL_X23_Y25_N18
BE6L5 = ( BE6_din_s1 );


--BE5L8 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]~feeder at LABCELL_X10_Y8_N27
BE5L8 = ( BE5_dreg[1] );


--BE6L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1~feeder at LABCELL_X23_Y25_N21
BE6L2 = ( AE1_sink_valid_buffer );


--MD10L910 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][32]~feeder at MLABCELL_X47_Y46_N39
MD10L910 = MD10L1143;


--BE5L6 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]~feeder at LABCELL_X10_Y8_N24
BE5L6 = ( BE5_dreg[0] );


--MD10L871 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][8]~feeder at LABCELL_X42_Y46_N42
MD10L871 = ( MD10L1144 );


--MD10L925 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][40]~feeder at LABCELL_X43_Y46_N54
MD10L925 = ( MD10L1145 );


--MD10L897 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][24]~feeder at LABCELL_X30_Y46_N54
MD10L897 = ( MD10L1146 );


--MD10L953 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][56]~feeder at LABCELL_X29_Y46_N3
MD10L953 = ( MD10L1147 );


--MD10L884 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][16]~feeder at LABCELL_X42_Y46_N36
MD10L884 = ( MD10L1148 );


--MD10L939 is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][48]~feeder at LABCELL_X42_Y46_N39
MD10L939 = ( MD10L1149 );


--YD1L357 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]~feeder at MLABCELL_X3_Y9_N45
YD1L357 = ( A1L5723 );


--EB2L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]~feeder at MLABCELL_X8_Y6_N54
EB2L39 = AMPP_FUNCTION(!A1L5723);


--R1L184 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder at MLABCELL_X3_Y6_N24
R1L184 = AMPP_FUNCTION(!R1_irf_reg[3][0]);


--R1L186 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder at MLABCELL_X3_Y6_N33
R1L186 = AMPP_FUNCTION(!R1_irf_reg[3][1]);


--R1L188 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder at MLABCELL_X3_Y6_N36
R1L188 = AMPP_FUNCTION(!R1_irf_reg[3][2]);


--R1L190 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder at MLABCELL_X3_Y6_N39
R1L190 = AMPP_FUNCTION(!R1_irf_reg[3][3]);


--R1L192 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder at MLABCELL_X3_Y6_N54
R1L192 = AMPP_FUNCTION(!R1_irf_reg[3][4]);


--R1L194 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder at MLABCELL_X3_Y6_N57
R1L194 = AMPP_FUNCTION(!R1_irf_reg[3][5]);


--R1L196 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder at MLABCELL_X3_Y6_N12
R1L196 = AMPP_FUNCTION(!R1_irf_reg[3][6]);


--R1L198 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder at MLABCELL_X3_Y6_N15
R1L198 = AMPP_FUNCTION(!R1_irf_reg[3][7]);


--R1L200 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]~feeder at MLABCELL_X3_Y6_N42
R1L200 = AMPP_FUNCTION(!R1_irf_reg[3][8]);


--R1L202 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]~feeder at MLABCELL_X3_Y6_N45
R1L202 = AMPP_FUNCTION(!R1_irf_reg[3][9]);


--R1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder at LABCELL_X4_Y6_N24
R1L72 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][0]);


--R1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder at LABCELL_X4_Y6_N27
R1L74 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][1]);


--R1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder at LABCELL_X4_Y6_N33
R1L76 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][2]);


--R1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder at LABCELL_X4_Y6_N12
R1L78 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][3]);


--R1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder at LABCELL_X4_Y6_N57
R1L80 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][4]);


--R1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder at LABCELL_X4_Y6_N30
R1L82 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][5]);


--R1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder at LABCELL_X4_Y6_N54
R1L84 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][6]);


--R1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder at LABCELL_X4_Y6_N0
R1L86 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][7]);


--R1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]~feeder at LABCELL_X4_Y6_N15
R1L88 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][8]);


--R1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]~feeder at LABCELL_X4_Y6_N3
R1L90 = AMPP_FUNCTION(!R1_shadow_irf_reg[3][9]);


--R1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X1_Y3_N36
R1L143 = AMPP_FUNCTION(!R1L145Q);


--T1L5 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]~feeder at LABCELL_X2_Y3_N24
T1L5 = AMPP_FUNCTION(!T1L21);


--L1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X1_Y1_N0
L1L7 = AMPP_FUNCTION(!R1_identity_contrib_shift_reg[0]);


--R1L50 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X4_Y3_N27
R1L50 = AMPP_FUNCTION(!R1_identity_contrib_shift_reg[2]);


--R1L52 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X4_Y3_N54
R1L52 = AMPP_FUNCTION(!R1_identity_contrib_shift_reg[3]);


--Y1L287 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder at LABCELL_X2_Y6_N24
Y1L287 = AMPP_FUNCTION(!CB1_lfsr[0]);


--EB6L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]~feeder at LABCELL_X1_Y10_N0
EB6L3 = AMPP_FUNCTION(!EB6_dffs[1]);


--EB7L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]~feeder at LABCELL_X1_Y8_N48
EB7L4 = AMPP_FUNCTION(!AB1_xq[0]);


--Y1L289 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder at LABCELL_X2_Y6_N27
Y1L289 = AMPP_FUNCTION(!CB1_lfsr[1]);


--EB6L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]~feeder at LABCELL_X1_Y10_N3
EB6L5 = AMPP_FUNCTION(!EB6_dffs[2]);


--EB7L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]~feeder at LABCELL_X1_Y8_N51
EB7L6 = AMPP_FUNCTION(!AB1_xq[1]);


--KB1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]~feeder at MLABCELL_X3_Y8_N0
KB1L28 = AMPP_FUNCTION(!KB1_counter_comb_bita2);


--KB1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]~feeder at MLABCELL_X3_Y8_N3
KB1L24 = AMPP_FUNCTION(!KB1_counter_comb_bita0);


--KB1L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]~feeder at MLABCELL_X3_Y8_N18
KB1L30 = AMPP_FUNCTION(!KB1_counter_comb_bita3);


--KB1L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]~feeder at MLABCELL_X3_Y8_N21
KB1L26 = AMPP_FUNCTION(!KB1_counter_comb_bita1);


--FB1L155 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder at LABCELL_X2_Y10_N48
FB1L155 = AMPP_FUNCTION(!FB1L51);


--FB1L158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder at LABCELL_X2_Y10_N24
FB1L158 = AMPP_FUNCTION(!FB1L59);


--FB1L160 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder at LABCELL_X2_Y10_N45
FB1L160 = AMPP_FUNCTION(!FB1L63);


--FB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]~feeder at MLABCELL_X3_Y10_N24
FB1L20 = AMPP_FUNCTION(!FB1L67);


--FB1L153 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder at LABCELL_X2_Y10_N6
FB1L153 = AMPP_FUNCTION(!FB1L75);


--Y1L291 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder at LABCELL_X2_Y6_N42
Y1L291 = AMPP_FUNCTION(!CB1_lfsr[2]);


--EB6L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]~feeder at LABCELL_X1_Y10_N54
EB6L7 = AMPP_FUNCTION(!EB6_dffs[3]);


--EB7L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]~feeder at LABCELL_X1_Y8_N42
EB7L8 = AMPP_FUNCTION(!AB1_xq[2]);


--Y1L196 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]~feeder at LABCELL_X2_Y10_N3
Y1L196 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[5]);


--Y1L198 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]~feeder at LABCELL_X2_Y10_N33
Y1L198 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[6]);


--Y1L189 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]~feeder at LABCELL_X9_Y10_N3
Y1L189 = AMPP_FUNCTION(!FB1_\buffer_manager:next_address[0]);


--Y1L191 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]~feeder at LABCELL_X9_Y12_N27
Y1L191 = AMPP_FUNCTION(!FB1L14Q);


--CB1L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder at LABCELL_X1_Y6_N0
CB1L6 = AMPP_FUNCTION(!CB1_lfsr[3]);


--Y1L293 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder at LABCELL_X2_Y6_N45
Y1L293 = AMPP_FUNCTION(!CB1_lfsr[3]);


--EB6L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]~feeder at LABCELL_X1_Y10_N57
EB6L9 = AMPP_FUNCTION(!EB6_dffs[4]);


--MB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~feeder at MLABCELL_X3_Y7_N39
MB1L12 = AMPP_FUNCTION(!MB1_counter_comb_bita0);


--EB7L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]~feeder at LABCELL_X1_Y8_N45
EB7L10 = AMPP_FUNCTION(!AB1_xq[3]);


--Y1L295 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder at LABCELL_X2_Y6_N36
Y1L295 = AMPP_FUNCTION(!CB1_lfsr[4]);


--EB6L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]~feeder at LABCELL_X1_Y10_N48
EB6L11 = AMPP_FUNCTION(!EB6_dffs[5]);


--Y1L220 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]~feeder at LABCELL_X7_Y10_N39
Y1L220 = AMPP_FUNCTION(!FB1_\buffer_manager:last_trigger_address_var[0]);


--EB7L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]~feeder at LABCELL_X1_Y8_N0
EB7L12 = AMPP_FUNCTION(!AB1_xq[4]);


--Y1L297 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder at LABCELL_X2_Y6_N39
Y1L297 = AMPP_FUNCTION(!CB1_lfsr[5]);


--EB6L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]~feeder at LABCELL_X1_Y10_N51
EB6L13 = AMPP_FUNCTION(!EB6_dffs[6]);


--EB7L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]~feeder at LABCELL_X1_Y8_N3
EB7L14 = AMPP_FUNCTION(!AB1_xq[5]);


--Y1L299 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder at LABCELL_X2_Y6_N18
Y1L299 = AMPP_FUNCTION(!CB1_lfsr[6]);


--EB6L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]~feeder at LABCELL_X1_Y10_N30
EB6L15 = AMPP_FUNCTION(!EB6_dffs[7]);


--EB7L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]~feeder at LABCELL_X1_Y8_N18
EB7L16 = AMPP_FUNCTION(!AB1_xq[6]);


--Y1L301 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder at LABCELL_X2_Y6_N21
Y1L301 = AMPP_FUNCTION(!CB1_lfsr[7]);


--EB6L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]~feeder at LABCELL_X1_Y10_N33
EB6L17 = AMPP_FUNCTION(!EB6_dffs[8]);


--Y1L224 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]~feeder at LABCELL_X9_Y10_N33
Y1L224 = AMPP_FUNCTION(!FB1_\buffer_manager:last_trigger_address_var[3]);


--EB7L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]~feeder at LABCELL_X1_Y8_N21
EB7L18 = AMPP_FUNCTION(!AB1_xq[7]);


--Y1L303 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder at LABCELL_X2_Y6_N12
Y1L303 = AMPP_FUNCTION(!CB1_lfsr[8]);


--EB6L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]~feeder at LABCELL_X1_Y10_N12
EB6L19 = AMPP_FUNCTION(!EB6_dffs[9]);


--Y1L226 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]~feeder at LABCELL_X7_Y9_N12
Y1L226 = AMPP_FUNCTION(!FB1_\buffer_manager:last_trigger_address_var[4]);


--EB7L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]~feeder at LABCELL_X1_Y8_N12
EB7L20 = AMPP_FUNCTION(!AB1_xq[8]);


--Y1L305 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder at LABCELL_X2_Y6_N15
Y1L305 = AMPP_FUNCTION(!CB1_lfsr[9]);


--EB6L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]~feeder at LABCELL_X1_Y10_N15
EB6L21 = AMPP_FUNCTION(!EB6_dffs[10]);


--EB7L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]~feeder at LABCELL_X1_Y8_N15
EB7L22 = AMPP_FUNCTION(!AB1_xq[9]);


--Y1L307 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder at LABCELL_X2_Y6_N54
Y1L307 = AMPP_FUNCTION(!CB1_lfsr[10]);


--EB6L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]~feeder at LABCELL_X1_Y10_N42
EB6L23 = AMPP_FUNCTION(!EB6_dffs[11]);


--EB7L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]~feeder at LABCELL_X1_Y8_N54
EB7L24 = AMPP_FUNCTION(!AB1_xq[10]);


--Y1L309 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder at LABCELL_X2_Y6_N57
Y1L309 = AMPP_FUNCTION(!CB1_lfsr[11]);


--EB6L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]~feeder at LABCELL_X1_Y10_N45
EB6L25 = AMPP_FUNCTION(!EB6_dffs[12]);


--EB7L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]~feeder at LABCELL_X1_Y8_N57
EB7L26 = AMPP_FUNCTION(!AB1_xq[11]);


--Y1L311 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder at LABCELL_X2_Y6_N0
Y1L311 = AMPP_FUNCTION(!CB1_lfsr[12]);


--CB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder at LABCELL_X1_Y6_N42
CB1L16 = AMPP_FUNCTION(!CB1_lfsr[12]);


--EB6L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]~feeder at LABCELL_X1_Y10_N36
EB6L27 = AMPP_FUNCTION(!EB6_dffs[13]);


--EB7L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]~feeder at LABCELL_X1_Y8_N24
EB7L28 = AMPP_FUNCTION(!AB1_xq[12]);


--EB6L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]~feeder at LABCELL_X1_Y10_N39
EB6L29 = AMPP_FUNCTION(!EB6_dffs[14]);


--EB7L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]~feeder at LABCELL_X1_Y8_N27
EB7L30 = AMPP_FUNCTION(!AB1_xq[13]);


--HB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated|counter_reg_bit[1]~feeder at MLABCELL_X6_Y8_N12
HB1L16 = AMPP_FUNCTION(!HB1_counter_comb_bita1);


--JB1L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]~feeder at LABCELL_X2_Y8_N45
JB1L35 = AMPP_FUNCTION(!JB1_counter_comb_bita4);


--JB1L38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]~feeder at LABCELL_X2_Y8_N36
JB1L38 = AMPP_FUNCTION(!JB1_counter_comb_bita6);


--Y1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder at LABCELL_X9_Y12_N18
Y1L10 = AMPP_FUNCTION(!D1_acq_data_in_reg[3]);


--Y1L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder at LABCELL_X1_Y5_N21
Y1L13 = AMPP_FUNCTION(!D1_acq_data_in_reg[5]);


--Y1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder at LABCELL_X1_Y5_N27
Y1L15 = AMPP_FUNCTION(!D1_acq_data_in_reg[6]);


--Y1L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder at LABCELL_X9_Y12_N0
Y1L17 = AMPP_FUNCTION(!D1_acq_data_in_reg[7]);


--XB7L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder at LABCELL_X4_Y10_N54
XB7L2 = AMPP_FUNCTION(!D1_acq_trigger_in_reg[1]);


--XB3L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder at LABCELL_X1_Y5_N39
XB3L2 = AMPP_FUNCTION(!D1_acq_trigger_in_reg[5]);


--EB1L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at LABCELL_X1_Y5_N12
EB1L9 = AMPP_FUNCTION(!EB3L3Q);


--CB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder at LABCELL_X1_Y6_N48
CB1L3 = AMPP_FUNCTION(!CB1L19);


--S2L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~feeder at MLABCELL_X3_Y9_N3
S2L8 = AMPP_FUNCTION(!S2L13);


--S2L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~feeder at MLABCELL_X3_Y9_N54
S2L10 = AMPP_FUNCTION(!S2L14);


--AB1L54 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder at LABCELL_X1_Y9_N36
AB1L54 = AMPP_FUNCTION(!AB1_cells[1][0]);


--EB3L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]~feeder at MLABCELL_X8_Y2_N30
EB3L4 = AMPP_FUNCTION(!EB3_dffs[1]);


--EB4L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]~feeder at MLABCELL_X8_Y7_N24
EB4L5 = AMPP_FUNCTION(!EB4_dffs[3]);


--AB1L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder at LABCELL_X1_Y9_N39
AB1L56 = AMPP_FUNCTION(!AB1_cells[1][1]);


--EB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~feeder at LABCELL_X1_Y5_N15
EB1L3 = AMPP_FUNCTION(!EB1_dffs[1]);


--EB2L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]~feeder at LABCELL_X1_Y5_N57
EB2L16 = AMPP_FUNCTION(!EB2L18Q);


--EB2L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]~feeder at LABCELL_X1_Y5_N48
EB2L35 = AMPP_FUNCTION(!EB2_dffs[21]);


--EB2L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]~feeder at LABCELL_X1_Y5_N51
EB2L32 = AMPP_FUNCTION(!EB2_dffs[19]);


--EB2L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]~feeder at LABCELL_X1_Y5_N6
EB2L30 = AMPP_FUNCTION(!EB2_dffs[18]);


--EB2L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]~feeder at MLABCELL_X8_Y6_N12
EB2L24 = AMPP_FUNCTION(!EB2L26Q);


--EB2L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]~feeder at LABCELL_X1_Y5_N9
EB2L28 = AMPP_FUNCTION(!EB2_dffs[17]);


--EB2L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]~feeder at MLABCELL_X8_Y6_N0
EB2L21 = AMPP_FUNCTION(!EB2_dffs[13]);


--EB2L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]~feeder at MLABCELL_X8_Y6_N3
EB2L19 = AMPP_FUNCTION(!EB2_dffs[12]);


--EB2L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]~feeder at MLABCELL_X8_Y6_N15
EB2L11 = AMPP_FUNCTION(!EB2_dffs[7]);


--EB2L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]~feeder at MLABCELL_X8_Y6_N39
EB2L9 = AMPP_FUNCTION(!EB2_dffs[6]);


--EB2L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]~feeder at MLABCELL_X8_Y2_N15
EB2L5 = AMPP_FUNCTION(!EB2_dffs[3]);


--EB3L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]~feeder at MLABCELL_X8_Y2_N21
EB3L21 = AMPP_FUNCTION(!EB2_dffs[0]);


--EB3L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at MLABCELL_X8_Y2_N33
EB3L6 = AMPP_FUNCTION(!EB3_dffs[2]);


--EB4L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]~feeder at MLABCELL_X8_Y7_N27
EB4L7 = AMPP_FUNCTION(!EB4_dffs[4]);


--EB4L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]~feeder at LABCELL_X9_Y5_N15
EB4L9 = AMPP_FUNCTION(!EB4_dffs[5]);


--Y1L211 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]~feeder at LABCELL_X4_Y10_N12
Y1L211 = AMPP_FUNCTION(!Y1_condition_delay_reg[1]);


--AB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder at LABCELL_X1_Y9_N51
AB1L4 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[0]);


--AB1L58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder at LABCELL_X1_Y9_N30
AB1L58 = AMPP_FUNCTION(!AB1_cells[1][2]);


--EB1L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at MLABCELL_X8_Y6_N36
EB1L5 = AMPP_FUNCTION(!EB1_dffs[2]);


--EB3L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]~feeder at MLABCELL_X8_Y2_N42
EB3L8 = AMPP_FUNCTION(!EB3_dffs[3]);


--Y1L209 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]~feeder at LABCELL_X4_Y10_N15
Y1L209 = AMPP_FUNCTION(!Y1_condition_delay_reg[0]);


--AB1L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder at LABCELL_X2_Y9_N39
AB1L6 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[1]);


--AB1L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder at LABCELL_X1_Y9_N33
AB1L60 = AMPP_FUNCTION(!AB1_cells[1][3]);


--EB1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]~feeder at LABCELL_X9_Y5_N30
EB1L7 = AMPP_FUNCTION(!EB1_dffs[3]);


--EB3L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at MLABCELL_X8_Y2_N45
EB3L10 = AMPP_FUNCTION(!EB3_dffs[4]);


--AB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder at LABCELL_X1_Y9_N48
AB1L8 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[2]);


--AB1L62 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder at LABCELL_X1_Y9_N12
AB1L62 = AMPP_FUNCTION(!AB1_cells[1][4]);


--EB3L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]~feeder at MLABCELL_X8_Y2_N54
EB3L12 = AMPP_FUNCTION(!EB3_dffs[5]);


--AB1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder at LABCELL_X1_Y9_N54
AB1L10 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[3]);


--AB1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder at LABCELL_X1_Y9_N15
AB1L64 = AMPP_FUNCTION(!AB1_cells[1][5]);


--EB3L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]~feeder at MLABCELL_X8_Y2_N57
EB3L14 = AMPP_FUNCTION(!EB3_dffs[6]);


--AB1L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder at LABCELL_X2_Y9_N6
AB1L34 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[4]);


--AB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder at LABCELL_X2_Y9_N48
AB1L12 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[4]);


--AB1L66 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder at LABCELL_X1_Y9_N42
AB1L66 = AMPP_FUNCTION(!AB1_cells[1][6]);


--AB1L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder at LABCELL_X1_Y9_N45
AB1L68 = AMPP_FUNCTION(!AB1_cells[1][7]);


--EB3L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]~feeder at MLABCELL_X8_Y2_N27
EB3L17 = AMPP_FUNCTION(!EB3_dffs[8]);


--AB1L37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder at LABCELL_X2_Y9_N9
AB1L37 = AMPP_FUNCTION(!Y1_last_trigger_address_delayed[6]);


--AB1L70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder at LABCELL_X1_Y9_N24
AB1L70 = AMPP_FUNCTION(!AB1_cells[1][8]);


--EB3L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]~feeder at MLABCELL_X8_Y2_N18
EB3L19 = AMPP_FUNCTION(!EB3_dffs[9]);


--AB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder at LABCELL_X2_Y9_N27
AB1L16 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[0]);


--AB1L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder at LABCELL_X2_Y9_N45
AB1L39 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[0]);


--AB1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder at LABCELL_X1_Y9_N21
AB1L72 = AMPP_FUNCTION(!AB1_cells[1][9]);


--AB1L41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder at LABCELL_X2_Y9_N0
AB1L41 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[1]);


--AB1L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder at LABCELL_X2_Y9_N18
AB1L18 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[1]);


--AB1L74 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder at LABCELL_X1_Y9_N18
AB1L74 = AMPP_FUNCTION(!AB1_cells[1][10]);


--AB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder at LABCELL_X1_Y9_N57
AB1L20 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[2]);


--AB1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder at LABCELL_X7_Y8_N0
AB1L76 = AMPP_FUNCTION(!AB1_cells[1][11]);


--AB1L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder at LABCELL_X2_Y9_N3
AB1L44 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[3]);


--AB1L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder at LABCELL_X2_Y9_N21
AB1L22 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[3]);


--AB1L78 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder at LABCELL_X1_Y9_N0
AB1L78 = AMPP_FUNCTION(!AB1_cells[1][12]);


--EB6L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]~feeder at LABCELL_X1_Y10_N18
EB6L31 = AMPP_FUNCTION(!EB5_dffs[0]);


--AB1L46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder at LABCELL_X2_Y9_N12
AB1L46 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[4]);


--AB1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder at LABCELL_X1_Y9_N3
AB1L80 = AMPP_FUNCTION(!AB1_cells[1][13]);


--AB1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder at LABCELL_X2_Y9_N15
AB1L48 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[5]);


--AB1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder at LABCELL_X2_Y9_N54
AB1L25 = AMPP_FUNCTION(!Y1_buffer_write_address_delayed[5]);


--AB1L82 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder at LABCELL_X1_Y9_N6
AB1L82 = AMPP_FUNCTION(!AB1_cells[1][14]);


--Y1L46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder at LABCELL_X1_Y5_N33
Y1L46 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[2][0]);


--Y1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder at LABCELL_X1_Y5_N30
Y1L32 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[1][0]);


--Y1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder at LABCELL_X9_Y12_N36
Y1L48 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[2][1]);


--Y1L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder at LABCELL_X9_Y12_N9
Y1L34 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[1][1]);


--Y1L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder at LABCELL_X9_Y12_N3
Y1L50 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[2][2]);


--Y1L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder at LABCELL_X9_Y12_N48
Y1L52 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[2][3]);


--Y1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder at LABCELL_X9_Y12_N45
Y1L23 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[0][3]);


--Y1L38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder at LABCELL_X9_Y12_N21
Y1L38 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[1][4]);


--Y1L55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder at LABCELL_X1_Y5_N45
Y1L55 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[2][5]);


--Y1L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder at LABCELL_X1_Y5_N42
Y1L26 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[0][5]);


--Y1L41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder at LABCELL_X1_Y5_N3
Y1L41 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[1][6]);


--Y1L58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder at LABCELL_X9_Y12_N15
Y1L58 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[2][7]);


--Y1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder at LABCELL_X1_Y5_N0
Y1L28 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[0][6]);


--Y1L43 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder at LABCELL_X9_Y12_N30
Y1L43 = AMPP_FUNCTION(!Y1_acq_data_in_pipe_reg[1][7]);


--A1L6427 is line_buffer[1][2][0]~_Duplicate_2feeder at MLABCELL_X25_Y37_N15
A1L6427 = ( A1L6424 );


--A1L6452 is line_buffer[1][2][6]~_Duplicate_2feeder at MLABCELL_X25_Y42_N0
A1L6452 = ( A1L6449 );


--A1L6457 is line_buffer[1][2][7]~_Duplicate_2feeder at MLABCELL_X34_Y40_N48
A1L6457 = ( A1L6454 );


--SE1L14 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|waitrequest_reset_override~feeder at LABCELL_X40_Y37_N36
SE1L14 = VCC;


--CF1L116 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder at LABCELL_X36_Y44_N54
CF1L116 = VCC;


--JE1L555 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~feeder at LABCELL_X35_Y42_N27
JE1L555 = VCC;


--CF3L192 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder at LABCELL_X42_Y38_N57
CF3L192 = VCC;


--CF2L124 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder at MLABCELL_X39_Y36_N3
CF2L124 = VCC;


--CF4L160 is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder at LABCELL_X42_Y39_N54
CF4L160 = VCC;


--CF1L177 is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder at LABCELL_X43_Y49_N18
CF1L177 = VCC;


--HE5L4 is soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X34_Y40_N3
HE5L4 = VCC;


--HE1L4 is soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X15_Y35_N27
HE1L4 = VCC;


--HE3L4 is soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X15_Y35_N30
HE3L4 = VCC;


--BE1L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1~feeder at LABCELL_X10_Y7_N48
BE1L2 = VCC;


--YD1L314 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor~feeder at LABCELL_X10_Y8_N48
YD1L314 = VCC;


--BE5L2 is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1~feeder at LABCELL_X10_Y8_N39
BE5L2 = VCC;


--FB1L142 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder at LABCELL_X4_Y8_N57
FB1L142 = AMPP_FUNCTION();


--Y1L207 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder at LABCELL_X4_Y10_N24
Y1L207 = AMPP_FUNCTION();


--AF4L135Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE at FF_X39_Y42_N53
--register power-up is low

AF4L135Q = DFFEAS(AF4L136, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L160,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4L132Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE at FF_X39_Y42_N50
--register power-up is low

AF4L132Q = DFFEAS(AF4L133, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L159,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4L138Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE at FF_X39_Y42_N35
--register power-up is low

AF4L138Q = DFFEAS(AF4L139, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L161,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4L147Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE at FF_X40_Y41_N50
--register power-up is low

AF4L147Q = DFFEAS(AF4L22, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L168,  ,  , !NC1_h2f_lw_AWBURST[0]);


--AF4L129Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE at FF_X39_Y42_N26
--register power-up is low

AF4L129Q = DFFEAS(AF4L130, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13, AF4L158,  ,  , !NC1_h2f_lw_AWBURST[0]);


--YD1L521Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE at FF_X6_Y6_N34
--register power-up is low

YD1L521Q = DFFEAS(YD1L522, A1L5722,  ,  , YD1L520, A1L6573,  ,  , YD1L519);


--FE1L26Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE at FF_X9_Y4_N31
--register power-up is low

FE1L26Q = DFFEAS(FE1L27, A1L5722, BE1_dreg[1],  , FE1L35, ZD1_out_data_buffer[4],  ,  , !FE1_full0);


--MD10L151Q is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70]~DUPLICATE at FF_X33_Y47_N16
--register power-up is low

MD10L151Q = DFFEAS(MD10L152, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][70],  ,  , MD10_mem_used[1]);


--MD10L138Q is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]~DUPLICATE at FF_X40_Y47_N56
--register power-up is low

MD10L138Q = DFFEAS(MD10L139, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MD10L1, MD10_mem[1][64],  ,  , MD10_mem_used[1]);


--JE1L408Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE at FF_X34_Y42_N5
--register power-up is low

JE1L408Q = DFFEAS(JE1L186, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L280,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L406Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE at FF_X34_Y42_N2
--register power-up is low

JE1L406Q = DFFEAS(JE1L190, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L281,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L412Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE at FF_X34_Y42_N11
--register power-up is low

JE1L412Q = DFFEAS(JE1L194, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L278,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L410Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE at FF_X34_Y42_N8
--register power-up is low

JE1L410Q = DFFEAS(JE1L198, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L417, JE1L279,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L426Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE at FF_X34_Y42_N41
--register power-up is low

JE1L426Q = DFFEAS(JE1L210, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L268,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L422Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE at FF_X34_Y42_N32
--register power-up is low

JE1L422Q = DFFEAS(JE1L222, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L271,  ,  , !JE1_state.READ_SEND_WAIT);


--JE1L420Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE at FF_X34_Y42_N29
--register power-up is low

JE1L420Q = DFFEAS(JE1L226, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L428, JE1L272,  ,  , !JE1_state.READ_SEND_WAIT);


--YD1L646Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE at FF_X6_Y4_N37
--register power-up is low

YD1L646Q = DFFEAS(YD1L668, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1L657Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE at FF_X6_Y4_N7
--register power-up is low

YD1L657Q = DFFEAS(YD1L671, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--YD1L652Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE at FF_X6_Y4_N55
--register power-up is low

YD1L652Q = DFFEAS(YD1L676, A1L5722,  ,  , YD1L635,  ,  , YD1L636,  );


--F3L27Q is altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[16]~DUPLICATE at FF_X24_Y40_N55
--register power-up is low

F3L27Q = DFFEAS( , GLOBAL(A1L335), !F3_reset_qual_n,  ,  , F3_pulse_extend.extend_pulse[15],  ,  , VCC);


--MD11L171Q is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~DUPLICATE at FF_X34_Y43_N43
--register power-up is low

MD11L171Q = DFFEAS(MD11L170, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD10L1069Q is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE at FF_X43_Y45_N37
--register power-up is low

MD10L1069Q = DFFEAS(MD10L1068, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF2L7Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE at FF_X46_Y39_N25
--register power-up is low

MF2L7Q = DFFEAS(MF2L6, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD6L61Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X42_Y36_N49
--register power-up is low

MD6L61Q = DFFEAS(MD6L60, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE3L45Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|wait_latency_counter[1]~DUPLICATE at FF_X42_Y37_N23
--register power-up is low

SE3L45Q = DFFEAS(SE3L46, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF3L206Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE at FF_X42_Y38_N13
--register power-up is low

CF3L206Q = DFFEAS(CF3L35, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L208Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE at FF_X42_Y38_N31
--register power-up is low

CF3L208Q = DFFEAS(CF3L37, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L157Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE at FF_X40_Y39_N43
--register power-up is low

CF3L157Q = DFFEAS(CF3L156, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--MD4L48Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X43_Y38_N1
--register power-up is low

MD4L48Q = DFFEAS(MD4L47, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF2L135Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE at FF_X39_Y38_N37
--register power-up is low

CF2L135Q = DFFEAS(CF2L21, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L137Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE at FF_X39_Y38_N40
--register power-up is low

CF2L137Q = DFFEAS(CF2L22, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L94Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE at FF_X37_Y38_N8
--register power-up is low

CF2L94Q = DFFEAS(CF2L93, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2_load_next_out_cmd,  ,  ,  ,  );


--CF2L53Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE at FF_X37_Y37_N13
--register power-up is low

CF2L53Q = DFFEAS(CF2L52, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF4L169Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE at FF_X43_Y40_N37
--register power-up is low

CF4L169Q = DFFEAS(CF4L31, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--MD8L52Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X47_Y41_N5
--register power-up is low

MD8L52Q = DFFEAS(MD8L51, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF4L77Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE at FF_X46_Y41_N41
--register power-up is low

CF4L77Q = DFFEAS(LF3_src_data[32], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--CF4L174Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE at FF_X43_Y36_N37
--register power-up is low

CF4L174Q = DFFEAS(CF4L42, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L128Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE at FF_X42_Y39_N19
--register power-up is low

CF4L128Q = DFFEAS(CF4L127, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--MD6L58Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X42_Y36_N31
--register power-up is low

MD6L58Q = DFFEAS(MD6L57, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE4L13Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_out_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X46_Y36_N34
--register power-up is low

SE4L13Q = DFFEAS(SE4L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD8L49Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_out_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X47_Y40_N25
--register power-up is low

MD8L49Q = DFFEAS(MD8L48, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE2L7Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X43_Y38_N4
--register power-up is low

SE2L7Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  , MD4L69,  ,  , VCC);


--BF3L12Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE at FF_X40_Y38_N32
--register power-up is low

BF3L12Q = DFFEAS(BF3L20, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , BF3L6,  ,  ,  ,  );


--MD4L5Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE at FF_X40_Y38_N28
--register power-up is low

MD4L5Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD4L1, MD4L54,  ,  , VCC);


--BF5L7Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE at FF_X45_Y36_N1
--register power-up is low

BF5L7Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77, BF5L25,  ,  , VCC);


--BF5L10Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_out_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE at FF_X45_Y36_N7
--register power-up is low

BF5L10Q = DFFEAS(BF5L17, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD8L77,  ,  ,  ,  );


--MD6L26Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rsp_fifo|mem[0][99]~DUPLICATE at FF_X47_Y42_N46
--register power-up is low

MD6L26Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MD6L1, MD6L79,  ,  , VCC);


--SE3L4Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[1]~DUPLICATE at FF_X37_Y36_N13
--register power-up is low

SE3L4Q = DFFEAS(JC1_readdata[1], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE3L14Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[10]~DUPLICATE at FF_X47_Y38_N7
--register power-up is low

SE3L14Q = DFFEAS(JC1_readdata[10], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE3L36Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_in_pio_s1_translator|av_readdata_pre[31]~DUPLICATE at FF_X36_Y39_N13
--register power-up is low

SE3L36Q = DFFEAS(JC1_readdata[31], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CF1L186Q is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:intr_capturer_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE at FF_X43_Y50_N40
--register power-up is low

CF1L186Q = DFFEAS(CF1L155, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF1_load_next_out_cmd,  ,  ,  ,  );


--SE1L10Q is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE at FF_X46_Y48_N49
--register power-up is low

SE1L10Q = DFFEAS(SE1L11, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SE1L8Q is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE at FF_X46_Y48_N53
--register power-up is low

SE1L8Q = DFFEAS(SE1L12, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD2L76Q is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X43_Y49_N58
--register power-up is low

MD2L76Q = DFFEAS(MD2L75, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YD1L573Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE at FF_X6_Y5_N50
--register power-up is low

YD1L573Q = DFFEAS(YD1L574, A1L5722,  ,  , YD1L280,  ,  ,  ,  );


--YD1L476Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE at FF_X6_Y3_N49
--register power-up is low

YD1L476Q = DFFEAS( , A1L5722,  ,  , YD1L473, YD1L481,  ,  , VCC);


--YD1L479Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE at FF_X6_Y3_N46
--register power-up is low

YD1L479Q = DFFEAS(YD1L483, A1L5722,  ,  , YD1L473,  ,  ,  ,  );


--YD1L577Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE at FF_X6_Y5_N55
--register power-up is low

YD1L577Q = DFFEAS( , A1L5722,  ,  ,  , YD1L581,  ,  , VCC);


--YD1L556Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE at FF_X6_Y7_N35
--register power-up is low

YD1L556Q = DFFEAS(YD1L559, A1L5722,  ,  , YD1L553,  ,  ,  ,  );


--YD1L602Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE at FF_X2_Y4_N1
--register power-up is low

YD1L602Q = DFFEAS( , A1L5722,  ,  ,  , YD1L600,  ,  , VCC);


--YD1L631Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE at FF_X2_Y4_N19
--register power-up is low

YD1L631Q = DFFEAS( , A1L5722,  ,  ,  , YD1L630,  ,  , VCC);


--S1L7Q is hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~DUPLICATE at FF_X6_Y2_N25
--register power-up is low

S1L7Q = AMPP_FUNCTION(A1L5722, S1L9, GND, !S1L4);


--MD11L161Q is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~DUPLICATE at FF_X29_Y44_N50
--register power-up is low

MD11L161Q = DFFEAS(MD11L160, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF3L21Q is soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[3]~DUPLICATE at FF_X45_Y43_N19
--register power-up is low

MF3L21Q = DFFEAS(MF3L2, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , MF3L23,  ,  ,  ,  );


--JE1L502Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE at FF_X36_Y42_N32
--register power-up is low

JE1L502Q = DFFEAS(JE1L526, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--KD1L22Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~DUPLICATE at FF_X34_Y41_N37
--register power-up is low

KD1L22Q = DFFEAS(KD1L21, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L5,  ,  ,  ,  );


--KD1L28Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE at FF_X34_Y41_N32
--register power-up is low

KD1L28Q = DFFEAS(KD1L27, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L5,  ,  ,  ,  );


--KD1L31Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE at FF_X34_Y41_N13
--register power-up is low

KD1L31Q = DFFEAS(KD1L30, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L497Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE at FF_X36_Y42_N49
--register power-up is low

JE1L497Q = DFFEAS(JE1L527, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L464Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE at FF_X37_Y42_N4
--register power-up is low

JE1L464Q = DFFEAS(JE1L256, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MF2L17Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE at FF_X46_Y39_N49
--register power-up is low

MF2L17Q = DFFEAS(MF2L16, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF2L19,  ,  ,  ,  );


--CF3L204Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE at FF_X43_Y41_N49
--register power-up is low

CF3L204Q = DFFEAS(CF3L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L191Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE at FF_X42_Y38_N58
--register power-up is low

CF3L191Q = DFFEAS(CF3L192, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd,  ,  ,  ,  );


--CF3L199Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE at FF_X42_Y38_N35
--register power-up is low

CF3L199Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd, CF3L186,  ,  , VCC);


--CF3L196Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE at FF_X42_Y38_N11
--register power-up is low

CF3L196Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_load_next_out_cmd, CF3L184,  ,  , VCC);


--CF4L171Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE at FF_X40_Y40_N37
--register power-up is low

CF4L171Q = DFFEAS(CF4L23, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--CF4L159Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_out_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE at FF_X42_Y39_N55
--register power-up is low

CF4L159Q = DFFEAS(CF4L160, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF4_load_next_out_cmd,  ,  ,  ,  );


--MD7L74Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_in_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE at FF_X47_Y38_N37
--register power-up is low

MD7L74Q = DFFEAS(MD7L73, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--MD5L16Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE at FF_X43_Y38_N31
--register power-up is low

MD5L16Q = DFFEAS(MD5L15, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JC1L29Q is soc_system:u0|soc_system_pixel_in_pio:pixel_in_pio|data_out[17]~DUPLICATE at FF_X36_Y39_N19
--register power-up is low

JC1L29Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , JC1L1, CF3_in_data_reg[17],  ,  , VCC);


--NE1L53Q is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE at FF_X50_Y49_N23
--register power-up is low

NE1L53Q = DFFEAS(NE1L38, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--YD1L510Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE at FF_X7_Y6_N10
--register power-up is low

YD1L510Q = DFFEAS( , A1L5722,  ,  , YD1L516, YD1_dr_control[2],  ,  , VCC);


--KD1L25Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE at FF_X34_Y41_N22
--register power-up is low

KD1L25Q = DFFEAS(KD1L24, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , KD1L5,  ,  ,  ,  );


--JE1L401Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]~DUPLICATE at FF_X35_Y42_N16
--register power-up is low

JE1L401Q = DFFEAS( , GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , JE1L388, KD1L19,  ,  , VCC);


--JE1L506Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE at FF_X37_Y43_N49
--register power-up is low

JE1L506Q = DFFEAS(JE1L536, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L511Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE at FF_X37_Y42_N16
--register power-up is low

JE1L511Q = DFFEAS(JE1L537, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L492Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE at FF_X37_Y42_N31
--register power-up is low

JE1L492Q = DFFEAS(JE1L541, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JE1L508Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE at FF_X37_Y43_N56
--register power-up is low

JE1L508Q = DFFEAS(JE1L543, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--PD1L33Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE at FF_X30_Y39_N37
--register power-up is low

PD1L33Q = DFFEAS(PD1L32, GLOBAL(A1L335), HE1_altera_reset_synchronizer_int_chain_out,  , PD1L3,  ,  ,  ,  );


--CF3L69Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE at FF_X39_Y37_N4
--register power-up is low

CF3L69Q = DFFEAS(LF2_src_data[72], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--YD1L462Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE at FF_X3_Y2_N25
--register power-up is low

YD1L462Q = DFFEAS( , A1L5722,  ,  , YD1L461, YD1L467,  ,  , VCC);


--YD1L699Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE at FF_X3_Y3_N44
--register power-up is low

YD1L699Q = DFFEAS( , A1L5722,  ,  ,  , YD1L710,  ,  , VCC);


--YD1L466Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE at FF_X3_Y2_N4
--register power-up is low

YD1L466Q = DFFEAS(YD1L470, A1L5722,  ,  , YD1L461,  ,  ,  ,  );


--CF3L128Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE at FF_X39_Y39_N41
--register power-up is low

CF3L128Q = DFFEAS( , GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd, LF2_src_data[77],  ,  , VCC);


--AF1L36Q is soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE at FF_X50_Y50_N50
--register power-up is low

AF1L36Q = DFFEAS(AF1L28, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , NE1L59,  ,  ,  ,  );


--CF2L49Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE at FF_X37_Y37_N1
--register power-up is low

CF2L49Q = DFFEAS(LF1L25, GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF2L16,  ,  ,  ,  );


--CF3L67Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_in_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE at FF_X40_Y39_N34
--register power-up is low

CF3L67Q = DFFEAS(LF2_src_data[71], GLOBAL(A1L335), HE3_altera_reset_synchronizer_int_chain_out,  , CF3_NON_PIPELINED_INPUTS.load_next_cmd,  ,  ,  ,  );


--YD1L681Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE at FF_X6_Y3_N1
--register power-up is low

YD1L681Q = DFFEAS( , A1L5722,  ,  , YD1L680, YD1L685,  ,  , VCC);


--YD1L683Q is soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE at FF_X6_Y3_N10
--register power-up is low

YD1L683Q = DFFEAS( , A1L5722,  ,  , YD1L680, YD1L686,  ,  , VCC);


--AF4L122Q is soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE at FF_X37_Y40_N50
--register power-up is low

AF4L122Q = DFFEAS(AF4L116, GLOBAL(A1L335), HE5_altera_reset_synchronizer_int_chain_out,  , MF1L13,  ,  ,  ,  );


--R1L145Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE at FF_X1_Y3_N10
--register power-up is low

R1L145Q = AMPP_FUNCTION(A1L5722, R1_jtag_ir_reg[9], T1_state[0], GND, T1_state[11]);


--R1L45Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE at FF_X3_Y5_N1
--register power-up is low

R1L45Q = AMPP_FUNCTION(A1L5722, R1L41, R1_virtual_ir_scan_reg);


--R1L114Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE at FF_X2_Y7_N13
--register power-up is low

R1L114Q = AMPP_FUNCTION(A1L5722, R1L127, !R1_clr_reg, R1L107);


--R1L149Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE at FF_X1_Y1_N31
--register power-up is low

R1L149Q = AMPP_FUNCTION(A1L5722, R1L156, GND, R1L155);


--R1L152Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE at FF_X1_Y1_N46
--register power-up is low

R1L152Q = AMPP_FUNCTION(A1L5722, R1L159, GND, R1L155);


--FB1L115Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~DUPLICATE at FF_X8_Y8_N20
--register power-up is low

FB1L115Q = AMPP_FUNCTION(A1L5741, FB1L127, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1L119Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~DUPLICATE at FF_X8_Y8_N1
--register power-up is low

FB1L119Q = AMPP_FUNCTION(A1L5741, FB1L130, !Y1_reset_all, FB1L121, Y1_collect_data);


--FB1L14Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]~DUPLICATE at FF_X3_Y10_N55
--register power-up is low

FB1L14Q = AMPP_FUNCTION(A1L5741, FB1L75, !Y1_reset_all, FB1L180, GND, Y1_collect_data);


--S2L4Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE at FF_X6_Y9_N19
--register power-up is low

S2L4Q = AMPP_FUNCTION(A1L5722, S2L11, GND, !S2L3);


--S2L6Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE at FF_X6_Y9_N4
--register power-up is low

S2L6Q = AMPP_FUNCTION(A1L5722, S2L12, GND, !S2L3);


--EB3L3Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]~DUPLICATE at FF_X8_Y2_N31
--register power-up is low

EB3L3Q = AMPP_FUNCTION(A1L5722, EB3L4, !Y1_reset_all, Y1_trigger_setup_ena);


--EB2L18Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]~DUPLICATE at FF_X8_Y6_N4
--register power-up is low

EB2L18Q = AMPP_FUNCTION(A1L5722, EB2L19, !Y1_reset_all, Y1_trigger_setup_ena);


--EB2L26Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]~DUPLICATE at FF_X1_Y5_N55
--register power-up is low

EB2L26Q = AMPP_FUNCTION(A1L5722, EB2_dffs[16], !Y1_reset_all, GND, Y1_trigger_setup_ena);


