[
 {
  "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/MainLogic.vhd",
  "InstLine" : 8,
  "InstName" : "NBLOGIC",
  "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/MainLogic.vhd",
  "ModuleLine" : 8,
  "ModuleName" : "NBLOGIC",
  "SubInsts" : [
   {
    "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/MainLogic.vhd",
    "InstLine" : 173,
    "InstName" : "CLKCPU",
    "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/OSC/cpu_osc.vhd",
    "ModuleLine" : 12,
    "ModuleName" : "CPUOSC"
   },
   {
    "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/MainLogic.vhd",
    "InstLine" : 178,
    "InstName" : "CLK20",
    "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/clk50.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Clock_Divider"
   },
   {
    "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/MainLogic.vhd",
    "InstLine" : 186,
    "InstName" : "CLK13",
    "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/clk50.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Clock_Divider"
   },
   {
    "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/MainLogic.vhd",
    "InstLine" : 194,
    "InstName" : "NBMMU",
    "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
    "ModuleLine" : 32,
    "ModuleName" : "MMU2",
    "SubInsts" : [
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 90,
      "InstName" : "Bankreg0",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 98,
      "InstName" : "Bankreg1",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 106,
      "InstName" : "Bankreg2",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 114,
      "InstName" : "Bankreg3",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 122,
      "InstName" : "Bankreg4",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 130,
      "InstName" : "Bankreg5",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 138,
      "InstName" : "Bankreg6",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     },
     {
      "InstFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "InstLine" : 146,
      "InstName" : "Bankreg7",
      "ModuleFile" : "G:/_Programming/_DOCS/Schematics/ModularNBrain/FPGA/Logic/NBLogic/src/NBMMU.vhd",
      "ModuleLine" : 7,
      "ModuleName" : "regn"
     }
    ]
   }
  ]
 }
]