;redcode
;assert 1
	SPL 0, -402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD @130, 9
	JMP @12, #200
	SLT @-127, 100
	SPL 0, -402
	SPL 0, <-22
	ADD 200, 79
	ADD 200, 79
	SLT 90, 300
	SLT @-127, 100
	SUB @13, 600
	SLT 90, 300
	SUB @-127, -110
	SUB #0, -2
	SUB -0, 1
	SPL 0, <-22
	SUB -207, <-721
	SPL 0, <-22
	SLT @-127, 100
	CMP @-127, -110
	SUB #0, -2
	SUB -7, <-120
	SUB -7, <-120
	SUB <0, @2
	SUB -207, <-721
	CMP -207, @-221
	SUB #0, -2
	SLT 90, 300
	SUB #72, @260
	SLT @-127, 100
	SUB @12, @10
	SUB #0, -2
	JMP <-127, 100
	MOV -1, <-20
	ADD 210, 30
	ADD 270, 60
	MOV @-127, 100
	CMP @13, 600
	CMP -207, <-126
	CMP -207, <-126
	MOV -7, <-20
	ADD 270, 60
	CMP -207, <-126
	MOV -1, <-20
	SPL @0, 91
	DJN -1, @-20
	SUB #72, @261
