%TF.GenerationSoftware,KiCad,Pcbnew,8.0.1*%
%TF.CreationDate,2024-09-05T17:17:53+09:00*%
%TF.ProjectId,Test2,54657374-322e-46b6-9963-61645f706362,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.1) date 2024-09-05 17:17:53*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.250000X0.450000X-0.262500X0.450000X0.262500X-0.450000X0.262500X-0.450000X-0.262500X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13RoundRect,0.250000X0.615000X-0.265000X0.615000X0.265000X-0.615000X0.265000X-0.615000X-0.265000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.730000X1.030000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,1.524000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16RoundRect,0.250000X-0.265000X-0.615000X0.265000X-0.615000X0.265000X0.615000X-0.265000X0.615000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17O,1.030000X1.730000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18RoundRect,0.250000X0.265000X0.615000X-0.265000X0.615000X-0.265000X-0.615000X0.265000X-0.615000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD19C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD20C,0.300000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J6,1,Pin_1*%
%TO.N,Net-(J2-Pin_2)*%
X131800000Y-125600000D03*
D11*
%TO.P,J6,2,Pin_2*%
%TO.N,Net-(J2-Pin_1)*%
X131800000Y-128140000D03*
%TD*%
D10*
%TO.P,J1,1,3V3*%
%TO.N,Net-(J1-3V3-Pad1)*%
X97080000Y-87100000D03*
D11*
%TO.P,J1,2,5V*%
%TO.N,Net-(J2-Pin_1)*%
X97080000Y-89640000D03*
%TO.P,J1,3,SDA/GPIO2*%
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X99620000Y-87100000D03*
%TO.P,J1,4,5V*%
%TO.N,Net-(J2-Pin_1)*%
X99620000Y-89640000D03*
%TO.P,J1,5,SCL/GPIO3*%
%TO.N,Net-(J1-SCL{slash}GPIO3)*%
X102160000Y-87100000D03*
%TO.P,J1,6,GND*%
%TO.N,Net-(J2-Pin_2)*%
X102160000Y-89640000D03*
%TO.P,J1,7,GCLK0/GPIO4*%
%TO.N,Net-(J1-GCLK0{slash}GPIO4)*%
X104700000Y-87100000D03*
%TO.P,J1,8,GPIO14/TXD*%
%TO.N,unconnected-(J1-GPIO14{slash}TXD-Pad8)*%
X104700000Y-89640000D03*
%TO.P,J1,9,GND*%
%TO.N,Net-(J2-Pin_2)*%
X107240000Y-87100000D03*
%TO.P,J1,10,GPIO15/RXD*%
%TO.N,unconnected-(J1-GPIO15{slash}RXD-Pad10)*%
X107240000Y-89640000D03*
%TO.P,J1,11,GPIO17*%
%TO.N,Net-(J1-GPIO17)*%
X109780000Y-87100000D03*
%TO.P,J1,12,GPIO18/PWM0*%
%TO.N,unconnected-(J1-GPIO18{slash}PWM0-Pad12)*%
X109780000Y-89640000D03*
%TO.P,J1,13,GPIO27*%
%TO.N,Net-(J1-GPIO27)*%
X112320000Y-87100000D03*
%TO.P,J1,14,GND*%
%TO.N,Net-(J2-Pin_2)*%
X112320000Y-89640000D03*
%TO.P,J1,15,GPIO22*%
%TO.N,Net-(J1-GPIO22)*%
X114860000Y-87100000D03*
%TO.P,J1,16,GPIO23*%
%TO.N,Net-(J1-GPIO23)*%
X114860000Y-89640000D03*
%TO.P,J1,17,3V3*%
%TO.N,Net-(J1-3V3-Pad1)*%
X117400000Y-87100000D03*
%TO.P,J1,18,GPIO24*%
%TO.N,unconnected-(J1-GPIO24-Pad18)*%
X117400000Y-89640000D03*
%TO.P,J1,19,MOSI0/GPIO10*%
%TO.N,unconnected-(J1-MOSI0{slash}GPIO10-Pad19)*%
X119940000Y-87100000D03*
%TO.P,J1,20,GND*%
%TO.N,Net-(J2-Pin_2)*%
X119940000Y-89640000D03*
%TO.P,J1,21,MISO0/GPIO9*%
%TO.N,unconnected-(J1-MISO0{slash}GPIO9-Pad21)*%
X122480000Y-87100000D03*
%TO.P,J1,22,GPIO25*%
%TO.N,unconnected-(J1-GPIO25-Pad22)*%
X122480000Y-89640000D03*
%TO.P,J1,23,SCLK0/GPIO11*%
%TO.N,unconnected-(J1-SCLK0{slash}GPIO11-Pad23)*%
X125020000Y-87100000D03*
%TO.P,J1,24,~{CE0}/GPIO8*%
%TO.N,Net-(J1-~{CE0}{slash}GPIO8)*%
X125020000Y-89640000D03*
%TO.P,J1,25,GND*%
%TO.N,Net-(J2-Pin_2)*%
X127560000Y-87100000D03*
%TO.P,J1,26,~{CE1}/GPIO7*%
%TO.N,unconnected-(J1-~{CE1}{slash}GPIO7-Pad26)*%
X127560000Y-89640000D03*
%TO.P,J1,27,ID_SD/GPIO0*%
%TO.N,unconnected-(J1-ID_SD{slash}GPIO0-Pad27)*%
X130100000Y-87100000D03*
%TO.P,J1,28,ID_SC/GPIO1*%
%TO.N,unconnected-(J1-ID_SC{slash}GPIO1-Pad28)*%
X130100000Y-89640000D03*
%TO.P,J1,29,GCLK1/GPIO5*%
%TO.N,unconnected-(J1-GCLK1{slash}GPIO5-Pad29)*%
X132640000Y-87100000D03*
%TO.P,J1,30,GND*%
%TO.N,Net-(J2-Pin_2)*%
X132640000Y-89640000D03*
%TO.P,J1,31,GCLK2/GPIO6*%
%TO.N,unconnected-(J1-GCLK2{slash}GPIO6-Pad31)*%
X135180000Y-87100000D03*
%TO.P,J1,32,PWM0/GPIO12*%
%TO.N,unconnected-(J1-PWM0{slash}GPIO12-Pad32)*%
X135180000Y-89640000D03*
%TO.P,J1,33,PWM1/GPIO13*%
%TO.N,unconnected-(J1-PWM1{slash}GPIO13-Pad33)*%
X137720000Y-87100000D03*
%TO.P,J1,34,GND*%
%TO.N,Net-(J2-Pin_2)*%
X137720000Y-89640000D03*
%TO.P,J1,35,GPIO19/MISO1*%
%TO.N,unconnected-(J1-GPIO19{slash}MISO1-Pad35)*%
X140260000Y-87100000D03*
%TO.P,J1,36,GPIO16*%
%TO.N,unconnected-(J1-GPIO16-Pad36)*%
X140260000Y-89640000D03*
%TO.P,J1,37,GPIO26*%
%TO.N,unconnected-(J1-GPIO26-Pad37)*%
X142800000Y-87100000D03*
%TO.P,J1,38,GPIO20/MOSI1*%
%TO.N,unconnected-(J1-GPIO20{slash}MOSI1-Pad38)*%
X142800000Y-89640000D03*
%TO.P,J1,39,GND*%
%TO.N,Net-(J2-Pin_2)*%
X145340000Y-87100000D03*
%TO.P,J1,40,GPIO21/SCLK1*%
%TO.N,unconnected-(J1-GPIO21{slash}SCLK1-Pad40)*%
X145340000Y-89640000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Net-(R1-Pad1)*%
X131800000Y-110712500D03*
%TO.P,R1,2*%
%TO.N,Net-(J1-~{CE0}{slash}GPIO8)*%
X131800000Y-108887500D03*
%TD*%
D13*
%TO.P,J2,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X97400000Y-108000000D03*
D14*
%TO.P,J2,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X97400000Y-106500000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X97400000Y-105000000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,Net-(J1-SCL{slash}GPIO3)*%
X97400000Y-103500000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,Net-(J1-GPIO17)*%
X97400000Y-102000000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,unconnected-(J2-Pin_6-Pad6)*%
X97400000Y-100500000D03*
%TD*%
D15*
%TO.P,SW1,1,1*%
%TO.N,Net-(J1-3V3-Pad1)*%
X140000000Y-105400000D03*
%TO.P,SW1,2,2*%
%TO.N,Net-(R1-Pad1)*%
X140000000Y-110400000D03*
%TO.P,SW1,3*%
%TO.N,N/C*%
X145500000Y-110400000D03*
%TO.P,SW1,4*%
X145500000Y-105400000D03*
%TD*%
D16*
%TO.P,S1,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X111900000Y-100500000D03*
D17*
%TO.P,S1,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X113400000Y-100500000D03*
%TO.P,S1,3,Pin_3*%
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X114900000Y-100500000D03*
%TO.P,S1,4,Pin_4*%
%TO.N,Net-(J1-SCL{slash}GPIO3)*%
X116400000Y-100500000D03*
%TO.P,S1,5,Pin_5*%
%TO.N,Net-(J1-GCLK0{slash}GPIO4)*%
X117900000Y-100500000D03*
%TO.P,S1,6,Pin_6*%
%TO.N,unconnected-(S1-Pin_6-Pad6)*%
X119400000Y-100500000D03*
%TD*%
D18*
%TO.P,J4,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X119500000Y-128200000D03*
D17*
%TO.P,J4,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X118000000Y-128200000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X116500000Y-128200000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,Net-(J1-SCL{slash}GPIO3)*%
X115000000Y-128200000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,Net-(J1-GPIO22)*%
X113500000Y-128200000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,unconnected-(J4-Pin_6-Pad6)*%
X112000000Y-128200000D03*
%TD*%
D10*
%TO.P,M1,1,PWM*%
%TO.N,Net-(J1-GPIO23)*%
X140560000Y-127900000D03*
D11*
%TO.P,M1,2,+*%
%TO.N,Net-(J2-Pin_1)*%
X143100000Y-127900000D03*
%TO.P,M1,3,-*%
%TO.N,Net-(J2-Pin_2)*%
X145640000Y-127900000D03*
%TD*%
D13*
%TO.P,J3,1,Pin_1*%
%TO.N,Net-(J2-Pin_1)*%
X97300000Y-128000000D03*
D14*
%TO.P,J3,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X97300000Y-126500000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X97300000Y-125000000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,Net-(J1-SCL{slash}GPIO3)*%
X97300000Y-123500000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,Net-(J1-GPIO27)*%
X97300000Y-122000000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,unconnected-(J3-Pin_6-Pad6)*%
X97300000Y-120500000D03*
%TD*%
D19*
%TO.N,Net-(R1-Pad1)*%
X133261100Y-111748000D03*
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X113825000Y-104626200D03*
%TO.N,Net-(J1-~{CE0}{slash}GPIO8)*%
X126831100Y-102718000D03*
%TO.N,Net-(J1-GPIO27)*%
X110142100Y-108831600D03*
%TO.N,Net-(J2-Pin_1)*%
X110714100Y-106145700D03*
%TO.N,Net-(J2-Pin_2)*%
X113400000Y-105888900D03*
X115550000Y-84642400D03*
%TO.N,Net-(J1-3V3-Pad1)*%
X108663500Y-103517000D03*
%TO.N,Net-(J1-GPIO17)*%
X95615400Y-93209700D03*
%TD*%
D20*
%TO.N,Net-(R1-Pad1)*%
X132835500Y-111748000D02*
X131800000Y-110712500D01*
X133261100Y-111748000D02*
X132835500Y-111748000D01*
%TO.N,Net-(J1-SDA{slash}GPIO2)*%
X96603200Y-105000000D02*
X97400000Y-105000000D01*
X95570900Y-106032300D02*
X96603200Y-105000000D01*
X95570900Y-124073700D02*
X95570900Y-106032300D01*
X96497200Y-125000000D02*
X95570900Y-124073700D01*
X97300000Y-125000000D02*
X96497200Y-125000000D01*
X114900000Y-103551300D02*
X114900000Y-100500000D01*
X114899900Y-103551300D02*
X114900000Y-103551300D01*
X113825000Y-104626200D02*
X114899900Y-103551300D01*
%TO.N,Net-(J1-~{CE0}{slash}GPIO8)*%
X126831100Y-103918600D02*
X126831100Y-102718000D01*
X131800000Y-108887500D02*
X126831100Y-103918600D01*
%TO.N,Net-(J1-GPIO27)*%
X109404800Y-84184800D02*
X112320000Y-87100000D01*
X95315000Y-84184800D02*
X109404800Y-84184800D01*
X93509600Y-85990200D02*
X95315000Y-84184800D01*
X93509600Y-92199100D02*
X93509600Y-85990200D01*
X110142100Y-108831600D02*
X93509600Y-92199100D01*
%TO.N,Net-(J1-SCL{slash}GPIO3)*%
X98248800Y-103500000D02*
X97400000Y-103500000D01*
X99124000Y-104375200D02*
X98248800Y-103500000D01*
X99124000Y-122470700D02*
X99124000Y-104375200D01*
X98094700Y-123500000D02*
X99124000Y-122470700D01*
X97300000Y-123500000D02*
X98094700Y-123500000D01*
X116400000Y-104570400D02*
X112582500Y-108387900D01*
X116400000Y-100500000D02*
X116400000Y-104570400D01*
X115000000Y-110805400D02*
X112582500Y-108387900D01*
X115000000Y-128200000D02*
X115000000Y-110805400D01*
X111893300Y-108387900D02*
X112582500Y-108387900D01*
X94774900Y-91269500D02*
X111893300Y-108387900D01*
X94774900Y-86500600D02*
X94774900Y-91269500D01*
X95877300Y-85398200D02*
X94774900Y-86500600D01*
X100458200Y-85398200D02*
X95877300Y-85398200D01*
X102160000Y-87100000D02*
X100458200Y-85398200D01*
%TO.N,Net-(J2-Pin_1)*%
X111900000Y-104959800D02*
X110714100Y-106145700D01*
X111900000Y-100500000D02*
X111900000Y-104959800D01*
%TO.N,Net-(J1-GPIO23)*%
X140560000Y-115340000D02*
X114860000Y-89640000D01*
X140560000Y-127900000D02*
X140560000Y-115340000D01*
%TO.N,Net-(J2-Pin_2)*%
X130896700Y-91383300D02*
X132640000Y-89640000D01*
X121683300Y-91383300D02*
X130896700Y-91383300D01*
X119940000Y-89640000D02*
X121683300Y-91383300D01*
X100925600Y-126500000D02*
X97300000Y-126500000D01*
X104384900Y-129959300D02*
X100925600Y-126500000D01*
X117059200Y-129959300D02*
X104384900Y-129959300D01*
X118000000Y-129018500D02*
X117059200Y-129959300D01*
X118000000Y-128200000D02*
X118000000Y-129018500D01*
X113073300Y-105562200D02*
X113400000Y-105888900D01*
X113073300Y-104314900D02*
X113073300Y-105562200D01*
X113400000Y-103988200D02*
X113073300Y-104314900D01*
X113400000Y-100500000D02*
X113400000Y-103988200D01*
X143592000Y-85352000D02*
X145340000Y-87100000D01*
X127560000Y-85352000D02*
X143592000Y-85352000D01*
X127560000Y-87100000D02*
X127560000Y-85352000D01*
X126850400Y-84642400D02*
X115550000Y-84642400D01*
X127560000Y-85352000D02*
X126850400Y-84642400D01*
%TO.N,Net-(J1-GPIO22)*%
X113500000Y-113252400D02*
X113500000Y-128200000D01*
X113499900Y-113252400D02*
X113500000Y-113252400D01*
X92860600Y-92613100D02*
X113499900Y-113252400D01*
X92860600Y-85786200D02*
X92860600Y-92613100D01*
X95065200Y-83581600D02*
X92860600Y-85786200D01*
X111341600Y-83581600D02*
X95065200Y-83581600D01*
X114860000Y-87100000D02*
X111341600Y-83581600D01*
%TO.N,Net-(J1-3V3-Pad1)*%
X108508300Y-103517000D02*
X108663500Y-103517000D01*
X95376800Y-90385500D02*
X108508300Y-103517000D01*
X95376800Y-88803200D02*
X95376800Y-90385500D01*
X97080000Y-87100000D02*
X95376800Y-88803200D01*
%TO.N,Net-(J1-GPIO17)*%
X107468000Y-84788000D02*
X109780000Y-87100000D01*
X95564800Y-84788000D02*
X107468000Y-84788000D01*
X94157000Y-86195800D02*
X95564800Y-84788000D01*
X94157000Y-91751300D02*
X94157000Y-86195800D01*
X95615400Y-93209700D02*
X94157000Y-91751300D01*
%TD*%
M02*
