.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_SCL */
.set I2C_SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set I2C_SCL__0__MASK, 0x01
.set I2C_SCL__0__PC, CYREG_PRT12_PC0
.set I2C_SCL__0__PORT, 12
.set I2C_SCL__0__SHIFT, 0
.set I2C_SCL__AG, CYREG_PRT12_AG
.set I2C_SCL__BIE, CYREG_PRT12_BIE
.set I2C_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_SCL__BYP, CYREG_PRT12_BYP
.set I2C_SCL__DM0, CYREG_PRT12_DM0
.set I2C_SCL__DM1, CYREG_PRT12_DM1
.set I2C_SCL__DM2, CYREG_PRT12_DM2
.set I2C_SCL__DR, CYREG_PRT12_DR
.set I2C_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_SCL__MASK, 0x01
.set I2C_SCL__PORT, 12
.set I2C_SCL__PRT, CYREG_PRT12_PRT
.set I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_SCL__PS, CYREG_PRT12_PS
.set I2C_SCL__SHIFT, 0
.set I2C_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_SCL__SLW, CYREG_PRT12_SLW

/* I2C_SDA */
.set I2C_SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set I2C_SDA__0__MASK, 0x02
.set I2C_SDA__0__PC, CYREG_PRT12_PC1
.set I2C_SDA__0__PORT, 12
.set I2C_SDA__0__SHIFT, 1
.set I2C_SDA__AG, CYREG_PRT12_AG
.set I2C_SDA__BIE, CYREG_PRT12_BIE
.set I2C_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_SDA__BYP, CYREG_PRT12_BYP
.set I2C_SDA__DM0, CYREG_PRT12_DM0
.set I2C_SDA__DM1, CYREG_PRT12_DM1
.set I2C_SDA__DM2, CYREG_PRT12_DM2
.set I2C_SDA__DR, CYREG_PRT12_DR
.set I2C_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_SDA__MASK, 0x02
.set I2C_SDA__PORT, 12
.set I2C_SDA__PRT, CYREG_PRT12_PRT
.set I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_SDA__PS, CYREG_PRT12_PS
.set I2C_SDA__SHIFT, 1
.set I2C_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_SDA__SLW, CYREG_PRT12_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB05_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB06_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB06_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB06_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB06_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB06_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB06_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST

/* SPIM_IntClock */
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x00
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x01
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x01

/* SPIM_MISO */
.set SPIM_MISO__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SPIM_MISO__0__MASK, 0x10
.set SPIM_MISO__0__PC, CYREG_PRT3_PC4
.set SPIM_MISO__0__PORT, 3
.set SPIM_MISO__0__SHIFT, 4
.set SPIM_MISO__AG, CYREG_PRT3_AG
.set SPIM_MISO__AMUX, CYREG_PRT3_AMUX
.set SPIM_MISO__BIE, CYREG_PRT3_BIE
.set SPIM_MISO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SPIM_MISO__BYP, CYREG_PRT3_BYP
.set SPIM_MISO__CTL, CYREG_PRT3_CTL
.set SPIM_MISO__DM0, CYREG_PRT3_DM0
.set SPIM_MISO__DM1, CYREG_PRT3_DM1
.set SPIM_MISO__DM2, CYREG_PRT3_DM2
.set SPIM_MISO__DR, CYREG_PRT3_DR
.set SPIM_MISO__INP_DIS, CYREG_PRT3_INP_DIS
.set SPIM_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SPIM_MISO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SPIM_MISO__LCD_EN, CYREG_PRT3_LCD_EN
.set SPIM_MISO__MASK, 0x10
.set SPIM_MISO__PORT, 3
.set SPIM_MISO__PRT, CYREG_PRT3_PRT
.set SPIM_MISO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SPIM_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SPIM_MISO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SPIM_MISO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SPIM_MISO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SPIM_MISO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SPIM_MISO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SPIM_MISO__PS, CYREG_PRT3_PS
.set SPIM_MISO__SHIFT, 4
.set SPIM_MISO__SLW, CYREG_PRT3_SLW

/* SPIM_MOSI */
.set SPIM_MOSI__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set SPIM_MOSI__0__MASK, 0x80
.set SPIM_MOSI__0__PC, CYREG_PRT3_PC7
.set SPIM_MOSI__0__PORT, 3
.set SPIM_MOSI__0__SHIFT, 7
.set SPIM_MOSI__AG, CYREG_PRT3_AG
.set SPIM_MOSI__AMUX, CYREG_PRT3_AMUX
.set SPIM_MOSI__BIE, CYREG_PRT3_BIE
.set SPIM_MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SPIM_MOSI__BYP, CYREG_PRT3_BYP
.set SPIM_MOSI__CTL, CYREG_PRT3_CTL
.set SPIM_MOSI__DM0, CYREG_PRT3_DM0
.set SPIM_MOSI__DM1, CYREG_PRT3_DM1
.set SPIM_MOSI__DM2, CYREG_PRT3_DM2
.set SPIM_MOSI__DR, CYREG_PRT3_DR
.set SPIM_MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set SPIM_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SPIM_MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SPIM_MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set SPIM_MOSI__MASK, 0x80
.set SPIM_MOSI__PORT, 3
.set SPIM_MOSI__PRT, CYREG_PRT3_PRT
.set SPIM_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SPIM_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SPIM_MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SPIM_MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SPIM_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SPIM_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SPIM_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SPIM_MOSI__PS, CYREG_PRT3_PS
.set SPIM_MOSI__SHIFT, 7
.set SPIM_MOSI__SLW, CYREG_PRT3_SLW

/* SPIM_SCLK */
.set SPIM_SCLK__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set SPIM_SCLK__0__MASK, 0x40
.set SPIM_SCLK__0__PC, CYREG_PRT3_PC6
.set SPIM_SCLK__0__PORT, 3
.set SPIM_SCLK__0__SHIFT, 6
.set SPIM_SCLK__AG, CYREG_PRT3_AG
.set SPIM_SCLK__AMUX, CYREG_PRT3_AMUX
.set SPIM_SCLK__BIE, CYREG_PRT3_BIE
.set SPIM_SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SPIM_SCLK__BYP, CYREG_PRT3_BYP
.set SPIM_SCLK__CTL, CYREG_PRT3_CTL
.set SPIM_SCLK__DM0, CYREG_PRT3_DM0
.set SPIM_SCLK__DM1, CYREG_PRT3_DM1
.set SPIM_SCLK__DM2, CYREG_PRT3_DM2
.set SPIM_SCLK__DR, CYREG_PRT3_DR
.set SPIM_SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set SPIM_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SPIM_SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SPIM_SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set SPIM_SCLK__MASK, 0x40
.set SPIM_SCLK__PORT, 3
.set SPIM_SCLK__PRT, CYREG_PRT3_PRT
.set SPIM_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SPIM_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SPIM_SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SPIM_SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SPIM_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SPIM_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SPIM_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SPIM_SCLK__PS, CYREG_PRT3_PS
.set SPIM_SCLK__SHIFT, 6
.set SPIM_SCLK__SLW, CYREG_PRT3_SLW

/* SPIM_SS */
.set SPIM_SS__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SPIM_SS__0__MASK, 0x20
.set SPIM_SS__0__PC, CYREG_PRT3_PC5
.set SPIM_SS__0__PORT, 3
.set SPIM_SS__0__SHIFT, 5
.set SPIM_SS__AG, CYREG_PRT3_AG
.set SPIM_SS__AMUX, CYREG_PRT3_AMUX
.set SPIM_SS__BIE, CYREG_PRT3_BIE
.set SPIM_SS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SPIM_SS__BYP, CYREG_PRT3_BYP
.set SPIM_SS__CTL, CYREG_PRT3_CTL
.set SPIM_SS__DM0, CYREG_PRT3_DM0
.set SPIM_SS__DM1, CYREG_PRT3_DM1
.set SPIM_SS__DM2, CYREG_PRT3_DM2
.set SPIM_SS__DR, CYREG_PRT3_DR
.set SPIM_SS__INP_DIS, CYREG_PRT3_INP_DIS
.set SPIM_SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SPIM_SS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SPIM_SS__LCD_EN, CYREG_PRT3_LCD_EN
.set SPIM_SS__MASK, 0x20
.set SPIM_SS__PORT, 3
.set SPIM_SS__PRT, CYREG_PRT3_PRT
.set SPIM_SS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SPIM_SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SPIM_SS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SPIM_SS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SPIM_SS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SPIM_SS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SPIM_SS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SPIM_SS__PS, CYREG_PRT3_PS
.set SPIM_SS__SHIFT, 5
.set SPIM_SS__SLW, CYREG_PRT3_SLW

/* DEBUG_UART_BUART */
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set DEBUG_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set DEBUG_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set DEBUG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set DEBUG_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set DEBUG_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DEBUG_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set DEBUG_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set DEBUG_UART_BUART_sRX_RxSts__3__POS, 3
.set DEBUG_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set DEBUG_UART_BUART_sRX_RxSts__4__POS, 4
.set DEBUG_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set DEBUG_UART_BUART_sRX_RxSts__5__POS, 5
.set DEBUG_UART_BUART_sRX_RxSts__MASK, 0x38
.set DEBUG_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set DEBUG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set DEBUG_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set DEBUG_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set DEBUG_UART_BUART_sTX_TxSts__0__POS, 0
.set DEBUG_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set DEBUG_UART_BUART_sTX_TxSts__1__POS, 1
.set DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set DEBUG_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set DEBUG_UART_BUART_sTX_TxSts__2__POS, 2
.set DEBUG_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set DEBUG_UART_BUART_sTX_TxSts__3__POS, 3
.set DEBUG_UART_BUART_sTX_TxSts__MASK, 0x0F
.set DEBUG_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set DEBUG_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* DEBUG_UART_IntClock */
.set DEBUG_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set DEBUG_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set DEBUG_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set DEBUG_UART_IntClock__INDEX, 0x01
.set DEBUG_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DEBUG_UART_IntClock__PM_ACT_MSK, 0x02
.set DEBUG_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DEBUG_UART_IntClock__PM_STBY_MSK, 0x02

/* DEBUG_UART_RX */
.set DEBUG_UART_RX__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set DEBUG_UART_RX__0__MASK, 0x04
.set DEBUG_UART_RX__0__PC, CYREG_IO_PC_PRT15_PC2
.set DEBUG_UART_RX__0__PORT, 15
.set DEBUG_UART_RX__0__SHIFT, 2
.set DEBUG_UART_RX__AG, CYREG_PRT15_AG
.set DEBUG_UART_RX__AMUX, CYREG_PRT15_AMUX
.set DEBUG_UART_RX__BIE, CYREG_PRT15_BIE
.set DEBUG_UART_RX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DEBUG_UART_RX__BYP, CYREG_PRT15_BYP
.set DEBUG_UART_RX__CTL, CYREG_PRT15_CTL
.set DEBUG_UART_RX__DM0, CYREG_PRT15_DM0
.set DEBUG_UART_RX__DM1, CYREG_PRT15_DM1
.set DEBUG_UART_RX__DM2, CYREG_PRT15_DM2
.set DEBUG_UART_RX__DR, CYREG_PRT15_DR
.set DEBUG_UART_RX__INP_DIS, CYREG_PRT15_INP_DIS
.set DEBUG_UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DEBUG_UART_RX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DEBUG_UART_RX__LCD_EN, CYREG_PRT15_LCD_EN
.set DEBUG_UART_RX__MASK, 0x04
.set DEBUG_UART_RX__PORT, 15
.set DEBUG_UART_RX__PRT, CYREG_PRT15_PRT
.set DEBUG_UART_RX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DEBUG_UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DEBUG_UART_RX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DEBUG_UART_RX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DEBUG_UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DEBUG_UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DEBUG_UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DEBUG_UART_RX__PS, CYREG_PRT15_PS
.set DEBUG_UART_RX__SHIFT, 2
.set DEBUG_UART_RX__SLW, CYREG_PRT15_SLW

/* DEBUG_UART_TX */
.set DEBUG_UART_TX__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set DEBUG_UART_TX__0__MASK, 0x08
.set DEBUG_UART_TX__0__PC, CYREG_IO_PC_PRT15_PC3
.set DEBUG_UART_TX__0__PORT, 15
.set DEBUG_UART_TX__0__SHIFT, 3
.set DEBUG_UART_TX__AG, CYREG_PRT15_AG
.set DEBUG_UART_TX__AMUX, CYREG_PRT15_AMUX
.set DEBUG_UART_TX__BIE, CYREG_PRT15_BIE
.set DEBUG_UART_TX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DEBUG_UART_TX__BYP, CYREG_PRT15_BYP
.set DEBUG_UART_TX__CTL, CYREG_PRT15_CTL
.set DEBUG_UART_TX__DM0, CYREG_PRT15_DM0
.set DEBUG_UART_TX__DM1, CYREG_PRT15_DM1
.set DEBUG_UART_TX__DM2, CYREG_PRT15_DM2
.set DEBUG_UART_TX__DR, CYREG_PRT15_DR
.set DEBUG_UART_TX__INP_DIS, CYREG_PRT15_INP_DIS
.set DEBUG_UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DEBUG_UART_TX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DEBUG_UART_TX__LCD_EN, CYREG_PRT15_LCD_EN
.set DEBUG_UART_TX__MASK, 0x08
.set DEBUG_UART_TX__PORT, 15
.set DEBUG_UART_TX__PRT, CYREG_PRT15_PRT
.set DEBUG_UART_TX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DEBUG_UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DEBUG_UART_TX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DEBUG_UART_TX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DEBUG_UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DEBUG_UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DEBUG_UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DEBUG_UART_TX__PS, CYREG_PRT15_PS
.set DEBUG_UART_TX__SHIFT, 3
.set DEBUG_UART_TX__SLW, CYREG_PRT15_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E11E069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
