{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715676147609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715676147610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 09:42:27 2024 " "Processing started: Tue May 14 09:42:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715676147610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676147610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrinksMachine -c DrinksMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off DrinksMachine -c DrinksMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676147610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715676147835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715676147835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DebounceUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DebounceUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155535 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Sequential " "Found design unit 1: TimerN-Sequential" {  } { { "TimerN.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/TimerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155536 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FreqDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FreqDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FreqDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155536 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DrinksFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DrinksFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DrinksFSM-Behavioral " "Found design unit 1: DrinksFSM-Behavioral" {  } { { "DrinksFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/DrinksFSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155537 ""} { "Info" "ISGN_ENTITY_NAME" "1 DrinksFSM " "Found entity 1: DrinksFSM" {  } { { "DrinksFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/DrinksFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DrinksFSM_Tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DrinksFSM_Tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DrinksFSM_Tb-Stimulus " "Found design unit 1: DrinksFSM_Tb-Stimulus" {  } { { "DrinksFSM_Tb.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/DrinksFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155537 ""} { "Info" "ISGN_ENTITY_NAME" "1 DrinksFSM_Tb " "Found entity 1: DrinksFSM_Tb" {  } { { "DrinksFSM_Tb.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/DrinksFSM_Tb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715676155537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155537 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement FPGAMAP_DrinksMachine.vhd(34) " "VHDL syntax error at FPGAMAP_DrinksMachine.vhd(34) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "FPGAMAP_DrinksMachine.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FPGAMAP_DrinksMachine.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" FPGAMAP_DrinksMachine.vhd(36) " "VHDL syntax error at FPGAMAP_DrinksMachine.vhd(36) near text \";\";  expecting \"<=\"" {  } { { "FPGAMAP_DrinksMachine.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FPGAMAP_DrinksMachine.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement FPGAMAP_DrinksMachine.vhd(43) " "VHDL syntax error at FPGAMAP_DrinksMachine.vhd(43) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "FPGAMAP_DrinksMachine.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FPGAMAP_DrinksMachine.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" FPGAMAP_DrinksMachine.vhd(45) " "VHDL syntax error at FPGAMAP_DrinksMachine.vhd(45) near text \";\";  expecting \"<=\"" {  } { { "FPGAMAP_DrinksMachine.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FPGAMAP_DrinksMachine.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement FPGAMAP_DrinksMachine.vhd(52) " "VHDL syntax error at FPGAMAP_DrinksMachine.vhd(52) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "FPGAMAP_DrinksMachine.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FPGAMAP_DrinksMachine.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" FPGAMAP_DrinksMachine.vhd(54) " "VHDL syntax error at FPGAMAP_DrinksMachine.vhd(54) near text \";\";  expecting \"<=\"" {  } { { "FPGAMAP_DrinksMachine.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/trabPrat08/part2/FPGAMAP_DrinksMachine.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGAMAP_DrinksMachine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file FPGAMAP_DrinksMachine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715676155636 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 14 09:42:35 2024 " "Processing ended: Tue May 14 09:42:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715676155636 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715676155636 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715676155636 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676155636 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715676156335 ""}
