
MCU2_Smart_Home.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004890  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000156  00800060  00004890  00004924  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004e  008001b6  008001b6  00004a7a  2**0
                  ALLOC
  3 .stab         00003d68  00000000  00000000  00004a7c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001dec  00000000  00000000  000087e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000a5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000a790  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000a9a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000cfb6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0000e484  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0000f790  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0000f970  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0000fc77  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00010691  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 72 12 	jmp	0x24e4	; 0x24e4 <__vector_4>
      14:	0c 94 a5 12 	jmp	0x254a	; 0x254a <__vector_5>
      18:	0c 94 d8 12 	jmp	0x25b0	; 0x25b0 <__vector_6>
      1c:	0c 94 0b 13 	jmp	0x2616	; 0x2616 <__vector_7>
      20:	0c 94 3e 13 	jmp	0x267c	; 0x267c <__vector_8>
      24:	0c 94 71 13 	jmp	0x26e2	; 0x26e2 <__vector_9>
      28:	0c 94 a4 13 	jmp	0x2748	; 0x2748 <__vector_10>
      2c:	0c 94 d7 13 	jmp	0x27ae	; 0x27ae <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 f3 07 	jmp	0xfe6	; 0xfe6 <__vector_13>
      38:	0c 94 20 08 	jmp	0x1040	; 0x1040 <__vector_14>
      3c:	0c 94 4d 08 	jmp	0x109a	; 0x109a <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e9       	ldi	r30, 0x90	; 144
      68:	f8 e4       	ldi	r31, 0x48	; 72
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 3b       	cpi	r26, 0xB6	; 182
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a6 eb       	ldi	r26, 0xB6	; 182
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 30       	cpi	r26, 0x04	; 4
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6b 20 	call	0x40d6	; 0x40d6 <main>
      8a:	0c 94 46 24 	jmp	0x488c	; 0x488c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e9       	ldi	r26, 0x95	; 149
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1b 24 	jmp	0x4836	; 0x4836 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 37 24 	jmp	0x486e	; 0x486e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1b 24 	jmp	0x4836	; 0x4836 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 37 24 	jmp	0x486e	; 0x486e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e9       	ldi	r24, 0x95	; 149
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 17 24 	jmp	0x482e	; 0x482e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e9       	ldi	r22, 0x95	; 149
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 33 24 	jmp	0x4866	; 0x4866 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 1b 24 	jmp	0x4836	; 0x4836 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 37 24 	jmp	0x486e	; 0x486e <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 1b 24 	jmp	0x4836	; 0x4836 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 37 24 	jmp	0x486e	; 0x486e <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 1b 24 	jmp	0x4836	; 0x4836 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 37 24 	jmp	0x486e	; 0x486e <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 18 24 	jmp	0x4830	; 0x4830 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 34 24 	jmp	0x4868	; 0x4868 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 1f 24 	jmp	0x483e	; 0x483e <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 3b 24 	jmp	0x4876	; 0x4876 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 17 24 	jmp	0x482e	; 0x482e <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 33 24 	jmp	0x4866	; 0x4866 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e3 56       	subi	r30, 0x63	; 99
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <Global_Interrupt_Enable>:
#include "../../00-LIB/LBIT_math.h"
#include "Global_Interrupt_register.h"
#include "Global_Interrupt_interface.h"

void Global_Interrupt_Enable(void)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I);
     ef2:	af e5       	ldi	r26, 0x5F	; 95
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	ef e5       	ldi	r30, 0x5F	; 95
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	80 68       	ori	r24, 0x80	; 128
     efe:	8c 93       	st	X, r24
}
     f00:	cf 91       	pop	r28
     f02:	df 91       	pop	r29
     f04:	08 95       	ret

00000f06 <Global_Interrupt_Disable>:
void Global_Interrupt_Disable(void)
{
     f06:	df 93       	push	r29
     f08:	cf 93       	push	r28
     f0a:	cd b7       	in	r28, 0x3d	; 61
     f0c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
     f0e:	af e5       	ldi	r26, 0x5F	; 95
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	ef e5       	ldi	r30, 0x5F	; 95
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	8f 77       	andi	r24, 0x7F	; 127
     f1a:	8c 93       	st	X, r24
}
     f1c:	cf 91       	pop	r28
     f1e:	df 91       	pop	r29
     f20:	08 95       	ret

00000f22 <UART_voidInit>:
volatile u8 Global_Var=0;
void (*Tx_pf)(void)=NULL;
void (*Rx_pf)(void)=NULL;
u8 Data=0;
void UART_voidInit(void)
{
     f22:	df 93       	push	r29
     f24:	cf 93       	push	r28
     f26:	0f 92       	push	r0
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
	u8 Local_Temp=0;
     f2c:	19 82       	std	Y+1, r1	; 0x01
/******   Enable Rx Interrupt (RXCIE)   *******/
SET_BIT(UCSRB,UCSRB_RXCIE);
     f2e:	aa e2       	ldi	r26, 0x2A	; 42
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	ea e2       	ldi	r30, 0x2A	; 42
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	80 68       	ori	r24, 0x80	; 128
     f3a:	8c 93       	st	X, r24
/******   Enable UDRIE          *******/
SET_BIT(UCSRB,UCSRB_UDRIE);
     f3c:	aa e2       	ldi	r26, 0x2A	; 42
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	ea e2       	ldi	r30, 0x2A	; 42
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	80 62       	ori	r24, 0x20	; 32
     f48:	8c 93       	st	X, r24

/******   Select 8-BIT Data *********/
CLR_BIT(UCSRB,UCSRB_UCSZ2);
     f4a:	aa e2       	ldi	r26, 0x2A	; 42
     f4c:	b0 e0       	ldi	r27, 0x00	; 0
     f4e:	ea e2       	ldi	r30, 0x2A	; 42
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
     f54:	8b 7f       	andi	r24, 0xFB	; 251
     f56:	8c 93       	st	X, r24
/*select UCSRC Register*/
SET_BIT(Local_Temp,UCSRC_URSEL);
     f58:	89 81       	ldd	r24, Y+1	; 0x01
     f5a:	80 68       	ori	r24, 0x80	; 128
     f5c:	89 83       	std	Y+1, r24	; 0x01
SET_BIT(Local_Temp,UCSRC_UCSZ0);
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
     f60:	82 60       	ori	r24, 0x02	; 2
     f62:	89 83       	std	Y+1, r24	; 0x01
SET_BIT(Local_Temp,UCSRC_UCSZ1);
     f64:	89 81       	ldd	r24, Y+1	; 0x01
     f66:	84 60       	ori	r24, 0x04	; 4
     f68:	89 83       	std	Y+1, r24	; 0x01
/******  Select UART Mode *********/
CLR_BIT(Local_Temp,UCSRC_UMSEL);//select  Asynchronous Mode
     f6a:	89 81       	ldd	r24, Y+1	; 0x01
     f6c:	8f 7b       	andi	r24, 0xBF	; 191
     f6e:	89 83       	std	Y+1, r24	; 0x01
/******   Select Parity Mode *********/
CLR_BIT(Local_Temp,UCSRC_UPM0);//disable Parity
     f70:	89 81       	ldd	r24, Y+1	; 0x01
     f72:	8f 7e       	andi	r24, 0xEF	; 239
     f74:	89 83       	std	Y+1, r24	; 0x01
CLR_BIT(Local_Temp,UCSRC_UPM1);
     f76:	89 81       	ldd	r24, Y+1	; 0x01
     f78:	8f 7d       	andi	r24, 0xDF	; 223
     f7a:	89 83       	std	Y+1, r24	; 0x01
/******   Select Stop bit *********/
CLR_BIT(Local_Temp,UCSRC_USBS);
     f7c:	89 81       	ldd	r24, Y+1	; 0x01
     f7e:	87 7f       	andi	r24, 0xF7	; 247
     f80:	89 83       	std	Y+1, r24	; 0x01

UCSRC=Local_Temp;
     f82:	e0 e4       	ldi	r30, 0x40	; 64
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	89 81       	ldd	r24, Y+1	; 0x01
     f88:	80 83       	st	Z, r24

/******   Select BuadRate *********/
UBRRL=BUAD_RATE;
     f8a:	e9 e2       	ldi	r30, 0x29	; 41
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	83 e3       	ldi	r24, 0x33	; 51
     f90:	80 83       	st	Z, r24
/******   Enable Rx *********/
SET_BIT(UCSRB,UCSRB_RXEN);
     f92:	aa e2       	ldi	r26, 0x2A	; 42
     f94:	b0 e0       	ldi	r27, 0x00	; 0
     f96:	ea e2       	ldi	r30, 0x2A	; 42
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	80 61       	ori	r24, 0x10	; 16
     f9e:	8c 93       	st	X, r24
/******   Enable Tx *********/
SET_BIT(UCSRB,UCSRB_TXEN);
     fa0:	aa e2       	ldi	r26, 0x2A	; 42
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	ea e2       	ldi	r30, 0x2A	; 42
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	88 60       	ori	r24, 0x08	; 8
     fac:	8c 93       	st	X, r24
}
     fae:	0f 90       	pop	r0
     fb0:	cf 91       	pop	r28
     fb2:	df 91       	pop	r29
     fb4:	08 95       	ret

00000fb6 <UART_voidSendData_Asynch>:
void UART_voidSendData_Asynch(u8 Copy_u8Data)
{
     fb6:	df 93       	push	r29
     fb8:	cf 93       	push	r28
     fba:	0f 92       	push	r0
     fbc:	cd b7       	in	r28, 0x3d	; 61
     fbe:	de b7       	in	r29, 0x3e	; 62
     fc0:	89 83       	std	Y+1, r24	; 0x01
//Global_Var =Copy_u8Data;
UDR =Copy_u8Data;
     fc2:	ec e2       	ldi	r30, 0x2C	; 44
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	89 81       	ldd	r24, Y+1	; 0x01
     fc8:	80 83       	st	Z, r24
}
     fca:	0f 90       	pop	r0
     fcc:	cf 91       	pop	r28
     fce:	df 91       	pop	r29
     fd0:	08 95       	ret

00000fd2 <UART_u8ReceiveData>:
u8  UART_u8ReceiveData(void)
{
     fd2:	df 93       	push	r29
     fd4:	cf 93       	push	r28
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62
//GET_BIT(UCSRA,UCSRA_RXC);
return UDR;
     fda:	ec e2       	ldi	r30, 0x2C	; 44
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
}
     fe0:	cf 91       	pop	r28
     fe2:	df 91       	pop	r29
     fe4:	08 95       	ret

00000fe6 <__vector_13>:


// USART, RXC
void __vector_13 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_13 (void)
{
     fe6:	1f 92       	push	r1
     fe8:	0f 92       	push	r0
     fea:	0f b6       	in	r0, 0x3f	; 63
     fec:	0f 92       	push	r0
     fee:	11 24       	eor	r1, r1
     ff0:	2f 93       	push	r18
     ff2:	3f 93       	push	r19
     ff4:	4f 93       	push	r20
     ff6:	5f 93       	push	r21
     ff8:	6f 93       	push	r22
     ffa:	7f 93       	push	r23
     ffc:	8f 93       	push	r24
     ffe:	9f 93       	push	r25
    1000:	af 93       	push	r26
    1002:	bf 93       	push	r27
    1004:	ef 93       	push	r30
    1006:	ff 93       	push	r31
    1008:	df 93       	push	r29
    100a:	cf 93       	push	r28
    100c:	cd b7       	in	r28, 0x3d	; 61
    100e:	de b7       	in	r29, 0x3e	; 62
	Rx_pf();
    1010:	e0 91 b9 01 	lds	r30, 0x01B9
    1014:	f0 91 ba 01 	lds	r31, 0x01BA
    1018:	09 95       	icall
}
    101a:	cf 91       	pop	r28
    101c:	df 91       	pop	r29
    101e:	ff 91       	pop	r31
    1020:	ef 91       	pop	r30
    1022:	bf 91       	pop	r27
    1024:	af 91       	pop	r26
    1026:	9f 91       	pop	r25
    1028:	8f 91       	pop	r24
    102a:	7f 91       	pop	r23
    102c:	6f 91       	pop	r22
    102e:	5f 91       	pop	r21
    1030:	4f 91       	pop	r20
    1032:	3f 91       	pop	r19
    1034:	2f 91       	pop	r18
    1036:	0f 90       	pop	r0
    1038:	0f be       	out	0x3f, r0	; 63
    103a:	0f 90       	pop	r0
    103c:	1f 90       	pop	r1
    103e:	18 95       	reti

00001040 <__vector_14>:
// USART, UDRE
void __vector_14 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_14 (void)
{
    1040:	1f 92       	push	r1
    1042:	0f 92       	push	r0
    1044:	0f b6       	in	r0, 0x3f	; 63
    1046:	0f 92       	push	r0
    1048:	11 24       	eor	r1, r1
    104a:	2f 93       	push	r18
    104c:	3f 93       	push	r19
    104e:	4f 93       	push	r20
    1050:	5f 93       	push	r21
    1052:	6f 93       	push	r22
    1054:	7f 93       	push	r23
    1056:	8f 93       	push	r24
    1058:	9f 93       	push	r25
    105a:	af 93       	push	r26
    105c:	bf 93       	push	r27
    105e:	ef 93       	push	r30
    1060:	ff 93       	push	r31
    1062:	df 93       	push	r29
    1064:	cf 93       	push	r28
    1066:	cd b7       	in	r28, 0x3d	; 61
    1068:	de b7       	in	r29, 0x3e	; 62
	Tx_pf();
    106a:	e0 91 b7 01 	lds	r30, 0x01B7
    106e:	f0 91 b8 01 	lds	r31, 0x01B8
    1072:	09 95       	icall
	//UART_voidSendData_Asynch();
}
    1074:	cf 91       	pop	r28
    1076:	df 91       	pop	r29
    1078:	ff 91       	pop	r31
    107a:	ef 91       	pop	r30
    107c:	bf 91       	pop	r27
    107e:	af 91       	pop	r26
    1080:	9f 91       	pop	r25
    1082:	8f 91       	pop	r24
    1084:	7f 91       	pop	r23
    1086:	6f 91       	pop	r22
    1088:	5f 91       	pop	r21
    108a:	4f 91       	pop	r20
    108c:	3f 91       	pop	r19
    108e:	2f 91       	pop	r18
    1090:	0f 90       	pop	r0
    1092:	0f be       	out	0x3f, r0	; 63
    1094:	0f 90       	pop	r0
    1096:	1f 90       	pop	r1
    1098:	18 95       	reti

0000109a <__vector_15>:
//USART, TXC
void __vector_15 (void) __attribute__ ((signal,used, externally_visible)) ; \
void __vector_15 (void){
    109a:	1f 92       	push	r1
    109c:	0f 92       	push	r0
    109e:	0f b6       	in	r0, 0x3f	; 63
    10a0:	0f 92       	push	r0
    10a2:	11 24       	eor	r1, r1
    10a4:	df 93       	push	r29
    10a6:	cf 93       	push	r28
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62

}
    10ac:	cf 91       	pop	r28
    10ae:	df 91       	pop	r29
    10b0:	0f 90       	pop	r0
    10b2:	0f be       	out	0x3f, r0	; 63
    10b4:	0f 90       	pop	r0
    10b6:	1f 90       	pop	r1
    10b8:	18 95       	reti

000010ba <UARTTX_vidSetISR>:
void UARTTX_vidSetISR(void (*p)(void))
{
    10ba:	df 93       	push	r29
    10bc:	cf 93       	push	r28
    10be:	00 d0       	rcall	.+0      	; 0x10c0 <UARTTX_vidSetISR+0x6>
    10c0:	cd b7       	in	r28, 0x3d	; 61
    10c2:	de b7       	in	r29, 0x3e	; 62
    10c4:	9a 83       	std	Y+2, r25	; 0x02
    10c6:	89 83       	std	Y+1, r24	; 0x01
	Tx_pf=p;
    10c8:	89 81       	ldd	r24, Y+1	; 0x01
    10ca:	9a 81       	ldd	r25, Y+2	; 0x02
    10cc:	90 93 b8 01 	sts	0x01B8, r25
    10d0:	80 93 b7 01 	sts	0x01B7, r24
	//Data=value;
	}
    10d4:	0f 90       	pop	r0
    10d6:	0f 90       	pop	r0
    10d8:	cf 91       	pop	r28
    10da:	df 91       	pop	r29
    10dc:	08 95       	ret

000010de <UARTRX_vidSetISR>:
void UARTRX_vidSetISR(void (*p)(void))
{
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	00 d0       	rcall	.+0      	; 0x10e4 <UARTRX_vidSetISR+0x6>
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
    10e8:	9a 83       	std	Y+2, r25	; 0x02
    10ea:	89 83       	std	Y+1, r24	; 0x01
	Rx_pf=p;
    10ec:	89 81       	ldd	r24, Y+1	; 0x01
    10ee:	9a 81       	ldd	r25, Y+2	; 0x02
    10f0:	90 93 ba 01 	sts	0x01BA, r25
    10f4:	80 93 b9 01 	sts	0x01B9, r24
	//Data=value;
	}
    10f8:	0f 90       	pop	r0
    10fa:	0f 90       	pop	r0
    10fc:	cf 91       	pop	r28
    10fe:	df 91       	pop	r29
    1100:	08 95       	ret

00001102 <disable_tx>:

void disable_tx(void)
{
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,UCSRB_UDRIE);
    110a:	aa e2       	ldi	r26, 0x2A	; 42
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	ea e2       	ldi	r30, 0x2A	; 42
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	8f 7d       	andi	r24, 0xDF	; 223
    1116:	8c 93       	st	X, r24

	}
    1118:	cf 91       	pop	r28
    111a:	df 91       	pop	r29
    111c:	08 95       	ret

0000111e <enable_tx>:
void enable_tx(void)
{
    111e:	df 93       	push	r29
    1120:	cf 93       	push	r28
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,UCSRB_UDRIE);
    1126:	aa e2       	ldi	r26, 0x2A	; 42
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	ea e2       	ldi	r30, 0x2A	; 42
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	80 62       	ori	r24, 0x20	; 32
    1132:	8c 93       	st	X, r24

	}
    1134:	cf 91       	pop	r28
    1136:	df 91       	pop	r29
    1138:	08 95       	ret

0000113a <TIM_voidIni>:

#include "TIM_private.h"
#include "TIM_config.h"
#include "TIM_interface.h"

void TIM_voidIni(TIM_ID copy_TIM_ID){
    113a:	df 93       	push	r29
    113c:	cf 93       	push	r28
    113e:	00 d0       	rcall	.+0      	; 0x1140 <TIM_voidIni+0x6>
    1140:	0f 92       	push	r0
    1142:	cd b7       	in	r28, 0x3d	; 61
    1144:	de b7       	in	r29, 0x3e	; 62
    1146:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_TIM_ID){
    1148:	89 81       	ldd	r24, Y+1	; 0x01
    114a:	28 2f       	mov	r18, r24
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	3b 83       	std	Y+3, r19	; 0x03
    1150:	2a 83       	std	Y+2, r18	; 0x02
    1152:	8a 81       	ldd	r24, Y+2	; 0x02
    1154:	9b 81       	ldd	r25, Y+3	; 0x03
    1156:	81 30       	cpi	r24, 0x01	; 1
    1158:	91 05       	cpc	r25, r1
    115a:	a9 f1       	breq	.+106    	; 0x11c6 <TIM_voidIni+0x8c>
    115c:	2a 81       	ldd	r18, Y+2	; 0x02
    115e:	3b 81       	ldd	r19, Y+3	; 0x03
    1160:	22 30       	cpi	r18, 0x02	; 2
    1162:	31 05       	cpc	r19, r1
    1164:	09 f4       	brne	.+2      	; 0x1168 <TIM_voidIni+0x2e>
    1166:	71 c0       	rjmp	.+226    	; 0x124a <TIM_voidIni+0x110>
    1168:	8a 81       	ldd	r24, Y+2	; 0x02
    116a:	9b 81       	ldd	r25, Y+3	; 0x03
    116c:	00 97       	sbiw	r24, 0x00	; 0
    116e:	09 f0       	breq	.+2      	; 0x1172 <TIM_voidIni+0x38>
    1170:	8d c0       	rjmp	.+282    	; 0x128c <TIM_voidIni+0x152>
			case (TIM0):
			#if (TIM0_MODE== TIM0_TIM2_NORMAL)
					CLR_BIT(TIMS->TCCR0,WGM00);
    1172:	a3 e4       	ldi	r26, 0x43	; 67
    1174:	b0 e0       	ldi	r27, 0x00	; 0
    1176:	e3 e4       	ldi	r30, 0x43	; 67
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	80 89       	ldd	r24, Z+16	; 0x10
    117c:	8f 7b       	andi	r24, 0xBF	; 191
    117e:	50 96       	adiw	r26, 0x10	; 16
    1180:	8c 93       	st	X, r24
					CLR_BIT(TIMS->TCCR0,WGM01);
    1182:	a3 e4       	ldi	r26, 0x43	; 67
    1184:	b0 e0       	ldi	r27, 0x00	; 0
    1186:	e3 e4       	ldi	r30, 0x43	; 67
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 89       	ldd	r24, Z+16	; 0x10
    118c:	87 7f       	andi	r24, 0xF7	; 247
    118e:	50 96       	adiw	r26, 0x10	; 16
    1190:	8c 93       	st	X, r24
					#if(OC0_FORCE_COMPARE==DISABLE_FORCE_OUTPUT_COMPARE)
						CLR_BIT(TIMS->TCCR0,FOC0);
    1192:	a3 e4       	ldi	r26, 0x43	; 67
    1194:	b0 e0       	ldi	r27, 0x00	; 0
    1196:	e3 e4       	ldi	r30, 0x43	; 67
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	80 89       	ldd	r24, Z+16	; 0x10
    119c:	8f 77       	andi	r24, 0x7F	; 127
    119e:	50 96       	adiw	r26, 0x10	; 16
    11a0:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,FOC0);
					#else
						#error "OC0_FORCE_COMPARE Wrong define"
					#endif
					#if(OC0_MODE==OC_DISCONNECTED)
						CLR_BIT(TIMS->TCCR0,COM00);
    11a2:	a3 e4       	ldi	r26, 0x43	; 67
    11a4:	b0 e0       	ldi	r27, 0x00	; 0
    11a6:	e3 e4       	ldi	r30, 0x43	; 67
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	80 89       	ldd	r24, Z+16	; 0x10
    11ac:	8f 7e       	andi	r24, 0xEF	; 239
    11ae:	50 96       	adiw	r26, 0x10	; 16
    11b0:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,COM01);
    11b2:	a3 e4       	ldi	r26, 0x43	; 67
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	e3 e4       	ldi	r30, 0x43	; 67
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 89       	ldd	r24, Z+16	; 0x10
    11bc:	8f 7d       	andi	r24, 0xDF	; 223
    11be:	50 96       	adiw	r26, 0x10	; 16
    11c0:	8c 93       	st	X, r24
    11c2:	50 97       	sbiw	r26, 0x10	; 16
    11c4:	63 c0       	rjmp	.+198    	; 0x128c <TIM_voidIni+0x152>
					SET_BIT(TIMS->TCCR1A,COM1B1);
				#else
					#error "OC1B_MODE Wrong define"
				#endif
			#elif(TIM1_MODE== TIM1_FAST_TOP_ICR1)
				CLR_BIT(TIMS->TCCR1A,WGM10);
    11c6:	a3 e4       	ldi	r26, 0x43	; 67
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e3 e4       	ldi	r30, 0x43	; 67
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	84 85       	ldd	r24, Z+12	; 0x0c
    11d0:	8e 7f       	andi	r24, 0xFE	; 254
    11d2:	1c 96       	adiw	r26, 0x0c	; 12
    11d4:	8c 93       	st	X, r24
				SET_BIT(TIMS->TCCR1A,WGM11);
    11d6:	a3 e4       	ldi	r26, 0x43	; 67
    11d8:	b0 e0       	ldi	r27, 0x00	; 0
    11da:	e3 e4       	ldi	r30, 0x43	; 67
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	84 85       	ldd	r24, Z+12	; 0x0c
    11e0:	82 60       	ori	r24, 0x02	; 2
    11e2:	1c 96       	adiw	r26, 0x0c	; 12
    11e4:	8c 93       	st	X, r24
				SET_BIT(TIMS->TCCR1B,WGM12);
    11e6:	a3 e4       	ldi	r26, 0x43	; 67
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	e3 e4       	ldi	r30, 0x43	; 67
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	83 85       	ldd	r24, Z+11	; 0x0b
    11f0:	88 60       	ori	r24, 0x08	; 8
    11f2:	1b 96       	adiw	r26, 0x0b	; 11
    11f4:	8c 93       	st	X, r24
				SET_BIT(TIMS->TCCR1B,WGM13);
    11f6:	a3 e4       	ldi	r26, 0x43	; 67
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	e3 e4       	ldi	r30, 0x43	; 67
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	83 85       	ldd	r24, Z+11	; 0x0b
    1200:	80 61       	ori	r24, 0x10	; 16
    1202:	1b 96       	adiw	r26, 0x0b	; 11
    1204:	8c 93       	st	X, r24
				#if(OC1A_MODE==OC_DISCONNECTED)
					CLR_BIT(TIMS->TCCR1A,COM1A0);
    1206:	a3 e4       	ldi	r26, 0x43	; 67
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	e3 e4       	ldi	r30, 0x43	; 67
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	84 85       	ldd	r24, Z+12	; 0x0c
    1210:	8f 7b       	andi	r24, 0xBF	; 191
    1212:	1c 96       	adiw	r26, 0x0c	; 12
    1214:	8c 93       	st	X, r24
					CLR_BIT(TIMS->TCCR1A,COM1A1);
    1216:	a3 e4       	ldi	r26, 0x43	; 67
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	e3 e4       	ldi	r30, 0x43	; 67
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	84 85       	ldd	r24, Z+12	; 0x0c
    1220:	8f 77       	andi	r24, 0x7F	; 127
    1222:	1c 96       	adiw	r26, 0x0c	; 12
    1224:	8c 93       	st	X, r24
					SET_BIT(TIMS->TCCR1A,COM1A1);
				#else
					#error "OC1A_MODE Wrong define"
				#endif
				#if(OC1B_MODE==OC_DISCONNECTED)
					CLR_BIT(TIMS->TCCR1A,COM1B0);
    1226:	a3 e4       	ldi	r26, 0x43	; 67
    1228:	b0 e0       	ldi	r27, 0x00	; 0
    122a:	e3 e4       	ldi	r30, 0x43	; 67
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	84 85       	ldd	r24, Z+12	; 0x0c
    1230:	8f 7e       	andi	r24, 0xEF	; 239
    1232:	1c 96       	adiw	r26, 0x0c	; 12
    1234:	8c 93       	st	X, r24
					CLR_BIT(TIMS->TCCR1A,COM1B1);
    1236:	a3 e4       	ldi	r26, 0x43	; 67
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	e3 e4       	ldi	r30, 0x43	; 67
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	84 85       	ldd	r24, Z+12	; 0x0c
    1240:	8f 7d       	andi	r24, 0xDF	; 223
    1242:	1c 96       	adiw	r26, 0x0c	; 12
    1244:	8c 93       	st	X, r24
    1246:	1c 97       	sbiw	r26, 0x0c	; 12
    1248:	21 c0       	rjmp	.+66     	; 0x128c <TIM_voidIni+0x152>
						SET_BIT(TIMS->TCCR2,COM21);
					#else
						#error "OC2_MODE Wrong define"
					#endif
			#elif(TIM2_MODE== TIM0_TIM2_PWM_PHASECORRECT)
					SET_BIT(TIMS->TCCR2,WGM20);
    124a:	a3 e4       	ldi	r26, 0x43	; 67
    124c:	b0 e0       	ldi	r27, 0x00	; 0
    124e:	e3 e4       	ldi	r30, 0x43	; 67
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	82 81       	ldd	r24, Z+2	; 0x02
    1254:	80 64       	ori	r24, 0x40	; 64
    1256:	12 96       	adiw	r26, 0x02	; 2
    1258:	8c 93       	st	X, r24
					CLR_BIT(TIMS->TCCR2,WGM21);
    125a:	a3 e4       	ldi	r26, 0x43	; 67
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e3 e4       	ldi	r30, 0x43	; 67
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	82 81       	ldd	r24, Z+2	; 0x02
    1264:	87 7f       	andi	r24, 0xF7	; 247
    1266:	12 96       	adiw	r26, 0x02	; 2
    1268:	8c 93       	st	X, r24
					#if(OC2_MODE==OC_DISCONNECTED)
						CLR_BIT(TIMS->TCCR2,COM20);
						CLR_BIT(TIMS->TCCR2,COM21);
					#elif(OC2_MODE==OC_CLEAR_UP_SET_DOWN)
						CLR_BIT(TIMS->TCCR2,COM20);
    126a:	a3 e4       	ldi	r26, 0x43	; 67
    126c:	b0 e0       	ldi	r27, 0x00	; 0
    126e:	e3 e4       	ldi	r30, 0x43	; 67
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	82 81       	ldd	r24, Z+2	; 0x02
    1274:	8f 7e       	andi	r24, 0xEF	; 239
    1276:	12 96       	adiw	r26, 0x02	; 2
    1278:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,COM21);
    127a:	a3 e4       	ldi	r26, 0x43	; 67
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	e3 e4       	ldi	r30, 0x43	; 67
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	82 81       	ldd	r24, Z+2	; 0x02
    1284:	80 62       	ori	r24, 0x20	; 32
    1286:	12 96       	adiw	r26, 0x02	; 2
    1288:	8c 93       	st	X, r24
    128a:	12 97       	sbiw	r26, 0x02	; 2
			default:

				break;

		}
}
    128c:	0f 90       	pop	r0
    128e:	0f 90       	pop	r0
    1290:	0f 90       	pop	r0
    1292:	cf 91       	pop	r28
    1294:	df 91       	pop	r29
    1296:	08 95       	ret

00001298 <TIM_voidStart>:
void TIM_voidStart(TIM_ID copy_TIM_ID,TIMS_CLOCK_T copy_TIMS_CLOCK){
    1298:	df 93       	push	r29
    129a:	cf 93       	push	r28
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	2a 97       	sbiw	r28, 0x0a	; 10
    12a2:	0f b6       	in	r0, 0x3f	; 63
    12a4:	f8 94       	cli
    12a6:	de bf       	out	0x3e, r29	; 62
    12a8:	0f be       	out	0x3f, r0	; 63
    12aa:	cd bf       	out	0x3d, r28	; 61
    12ac:	89 83       	std	Y+1, r24	; 0x01
    12ae:	6a 83       	std	Y+2, r22	; 0x02
	switch(copy_TIM_ID){
    12b0:	89 81       	ldd	r24, Y+1	; 0x01
    12b2:	28 2f       	mov	r18, r24
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	3a 87       	std	Y+10, r19	; 0x0a
    12b8:	29 87       	std	Y+9, r18	; 0x09
    12ba:	89 85       	ldd	r24, Y+9	; 0x09
    12bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    12be:	81 30       	cpi	r24, 0x01	; 1
    12c0:	91 05       	cpc	r25, r1
    12c2:	09 f4       	brne	.+2      	; 0x12c6 <TIM_voidStart+0x2e>
    12c4:	1b c1       	rjmp	.+566    	; 0x14fc <TIM_voidStart+0x264>
    12c6:	29 85       	ldd	r18, Y+9	; 0x09
    12c8:	3a 85       	ldd	r19, Y+10	; 0x0a
    12ca:	22 30       	cpi	r18, 0x02	; 2
    12cc:	31 05       	cpc	r19, r1
    12ce:	09 f4       	brne	.+2      	; 0x12d2 <TIM_voidStart+0x3a>
    12d0:	25 c2       	rjmp	.+1098   	; 0x171c <TIM_voidStart+0x484>
    12d2:	89 85       	ldd	r24, Y+9	; 0x09
    12d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    12d6:	00 97       	sbiw	r24, 0x00	; 0
    12d8:	09 f0       	breq	.+2      	; 0x12dc <TIM_voidStart+0x44>
    12da:	29 c3       	rjmp	.+1618   	; 0x192e <TIM_voidStart+0x696>
			case (TIM0):
				switch(copy_TIMS_CLOCK){
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	38 87       	std	Y+8, r19	; 0x08
    12e4:	2f 83       	std	Y+7, r18	; 0x07
    12e6:	8f 81       	ldd	r24, Y+7	; 0x07
    12e8:	98 85       	ldd	r25, Y+8	; 0x08
    12ea:	84 30       	cpi	r24, 0x04	; 4
    12ec:	91 05       	cpc	r25, r1
    12ee:	09 f4       	brne	.+2      	; 0x12f2 <TIM_voidStart+0x5a>
    12f0:	83 c0       	rjmp	.+262    	; 0x13f8 <TIM_voidStart+0x160>
    12f2:	2f 81       	ldd	r18, Y+7	; 0x07
    12f4:	38 85       	ldd	r19, Y+8	; 0x08
    12f6:	25 30       	cpi	r18, 0x05	; 5
    12f8:	31 05       	cpc	r19, r1
    12fa:	8c f4       	brge	.+34     	; 0x131e <TIM_voidStart+0x86>
    12fc:	8f 81       	ldd	r24, Y+7	; 0x07
    12fe:	98 85       	ldd	r25, Y+8	; 0x08
    1300:	81 30       	cpi	r24, 0x01	; 1
    1302:	91 05       	cpc	r25, r1
    1304:	09 f4       	brne	.+2      	; 0x1308 <TIM_voidStart+0x70>
    1306:	44 c0       	rjmp	.+136    	; 0x1390 <TIM_voidStart+0xf8>
    1308:	2f 81       	ldd	r18, Y+7	; 0x07
    130a:	38 85       	ldd	r19, Y+8	; 0x08
    130c:	22 30       	cpi	r18, 0x02	; 2
    130e:	31 05       	cpc	r19, r1
    1310:	09 f4       	brne	.+2      	; 0x1314 <TIM_voidStart+0x7c>
    1312:	58 c0       	rjmp	.+176    	; 0x13c4 <TIM_voidStart+0x12c>
    1314:	8f 81       	ldd	r24, Y+7	; 0x07
    1316:	98 85       	ldd	r25, Y+8	; 0x08
    1318:	00 97       	sbiw	r24, 0x00	; 0
    131a:	01 f1       	breq	.+64     	; 0x135c <TIM_voidStart+0xc4>
    131c:	08 c3       	rjmp	.+1552   	; 0x192e <TIM_voidStart+0x696>
    131e:	2f 81       	ldd	r18, Y+7	; 0x07
    1320:	38 85       	ldd	r19, Y+8	; 0x08
    1322:	27 30       	cpi	r18, 0x07	; 7
    1324:	31 05       	cpc	r19, r1
    1326:	09 f4       	brne	.+2      	; 0x132a <TIM_voidStart+0x92>
    1328:	9b c0       	rjmp	.+310    	; 0x1460 <TIM_voidStart+0x1c8>
    132a:	8f 81       	ldd	r24, Y+7	; 0x07
    132c:	98 85       	ldd	r25, Y+8	; 0x08
    132e:	88 30       	cpi	r24, 0x08	; 8
    1330:	91 05       	cpc	r25, r1
    1332:	3c f4       	brge	.+14     	; 0x1342 <TIM_voidStart+0xaa>
    1334:	2f 81       	ldd	r18, Y+7	; 0x07
    1336:	38 85       	ldd	r19, Y+8	; 0x08
    1338:	26 30       	cpi	r18, 0x06	; 6
    133a:	31 05       	cpc	r19, r1
    133c:	09 f4       	brne	.+2      	; 0x1340 <TIM_voidStart+0xa8>
    133e:	76 c0       	rjmp	.+236    	; 0x142c <TIM_voidStart+0x194>
    1340:	f6 c2       	rjmp	.+1516   	; 0x192e <TIM_voidStart+0x696>
    1342:	8f 81       	ldd	r24, Y+7	; 0x07
    1344:	98 85       	ldd	r25, Y+8	; 0x08
    1346:	88 30       	cpi	r24, 0x08	; 8
    1348:	91 05       	cpc	r25, r1
    134a:	09 f4       	brne	.+2      	; 0x134e <TIM_voidStart+0xb6>
    134c:	a3 c0       	rjmp	.+326    	; 0x1494 <TIM_voidStart+0x1fc>
    134e:	2f 81       	ldd	r18, Y+7	; 0x07
    1350:	38 85       	ldd	r19, Y+8	; 0x08
    1352:	29 30       	cpi	r18, 0x09	; 9
    1354:	31 05       	cpc	r19, r1
    1356:	09 f4       	brne	.+2      	; 0x135a <TIM_voidStart+0xc2>
    1358:	b7 c0       	rjmp	.+366    	; 0x14c8 <TIM_voidStart+0x230>
    135a:	e9 c2       	rjmp	.+1490   	; 0x192e <TIM_voidStart+0x696>
					case TIMS_STOP:
						CLR_BIT(TIMS->TCCR0,CS00);
    135c:	a3 e4       	ldi	r26, 0x43	; 67
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	e3 e4       	ldi	r30, 0x43	; 67
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 89       	ldd	r24, Z+16	; 0x10
    1366:	8e 7f       	andi	r24, 0xFE	; 254
    1368:	50 96       	adiw	r26, 0x10	; 16
    136a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS01);
    136c:	a3 e4       	ldi	r26, 0x43	; 67
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e3 e4       	ldi	r30, 0x43	; 67
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 89       	ldd	r24, Z+16	; 0x10
    1376:	8d 7f       	andi	r24, 0xFD	; 253
    1378:	50 96       	adiw	r26, 0x10	; 16
    137a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS02);
    137c:	a3 e4       	ldi	r26, 0x43	; 67
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	e3 e4       	ldi	r30, 0x43	; 67
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 89       	ldd	r24, Z+16	; 0x10
    1386:	8b 7f       	andi	r24, 0xFB	; 251
    1388:	50 96       	adiw	r26, 0x10	; 16
    138a:	8c 93       	st	X, r24
    138c:	50 97       	sbiw	r26, 0x10	; 16
    138e:	cf c2       	rjmp	.+1438   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_1:
						SET_BIT(TIMS->TCCR0,CS00);
    1390:	a3 e4       	ldi	r26, 0x43	; 67
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	e3 e4       	ldi	r30, 0x43	; 67
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 89       	ldd	r24, Z+16	; 0x10
    139a:	81 60       	ori	r24, 0x01	; 1
    139c:	50 96       	adiw	r26, 0x10	; 16
    139e:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS01);
    13a0:	a3 e4       	ldi	r26, 0x43	; 67
    13a2:	b0 e0       	ldi	r27, 0x00	; 0
    13a4:	e3 e4       	ldi	r30, 0x43	; 67
    13a6:	f0 e0       	ldi	r31, 0x00	; 0
    13a8:	80 89       	ldd	r24, Z+16	; 0x10
    13aa:	8d 7f       	andi	r24, 0xFD	; 253
    13ac:	50 96       	adiw	r26, 0x10	; 16
    13ae:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS02);
    13b0:	a3 e4       	ldi	r26, 0x43	; 67
    13b2:	b0 e0       	ldi	r27, 0x00	; 0
    13b4:	e3 e4       	ldi	r30, 0x43	; 67
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	80 89       	ldd	r24, Z+16	; 0x10
    13ba:	8b 7f       	andi	r24, 0xFB	; 251
    13bc:	50 96       	adiw	r26, 0x10	; 16
    13be:	8c 93       	st	X, r24
    13c0:	50 97       	sbiw	r26, 0x10	; 16
    13c2:	b5 c2       	rjmp	.+1386   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_8:
						CLR_BIT(TIMS->TCCR0,CS00);
    13c4:	a3 e4       	ldi	r26, 0x43	; 67
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	e3 e4       	ldi	r30, 0x43	; 67
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 89       	ldd	r24, Z+16	; 0x10
    13ce:	8e 7f       	andi	r24, 0xFE	; 254
    13d0:	50 96       	adiw	r26, 0x10	; 16
    13d2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS01);
    13d4:	a3 e4       	ldi	r26, 0x43	; 67
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e3 e4       	ldi	r30, 0x43	; 67
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 89       	ldd	r24, Z+16	; 0x10
    13de:	82 60       	ori	r24, 0x02	; 2
    13e0:	50 96       	adiw	r26, 0x10	; 16
    13e2:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS02);
    13e4:	a3 e4       	ldi	r26, 0x43	; 67
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e3 e4       	ldi	r30, 0x43	; 67
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 89       	ldd	r24, Z+16	; 0x10
    13ee:	8b 7f       	andi	r24, 0xFB	; 251
    13f0:	50 96       	adiw	r26, 0x10	; 16
    13f2:	8c 93       	st	X, r24
    13f4:	50 97       	sbiw	r26, 0x10	; 16
    13f6:	9b c2       	rjmp	.+1334   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_64:
						SET_BIT(TIMS->TCCR0,CS00);
    13f8:	a3 e4       	ldi	r26, 0x43	; 67
    13fa:	b0 e0       	ldi	r27, 0x00	; 0
    13fc:	e3 e4       	ldi	r30, 0x43	; 67
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 89       	ldd	r24, Z+16	; 0x10
    1402:	81 60       	ori	r24, 0x01	; 1
    1404:	50 96       	adiw	r26, 0x10	; 16
    1406:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS01);
    1408:	a3 e4       	ldi	r26, 0x43	; 67
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e3 e4       	ldi	r30, 0x43	; 67
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 89       	ldd	r24, Z+16	; 0x10
    1412:	82 60       	ori	r24, 0x02	; 2
    1414:	50 96       	adiw	r26, 0x10	; 16
    1416:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS02);
    1418:	a3 e4       	ldi	r26, 0x43	; 67
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	e3 e4       	ldi	r30, 0x43	; 67
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 89       	ldd	r24, Z+16	; 0x10
    1422:	8b 7f       	andi	r24, 0xFB	; 251
    1424:	50 96       	adiw	r26, 0x10	; 16
    1426:	8c 93       	st	X, r24
    1428:	50 97       	sbiw	r26, 0x10	; 16
    142a:	81 c2       	rjmp	.+1282   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_256:
						CLR_BIT(TIMS->TCCR0,CS00);
    142c:	a3 e4       	ldi	r26, 0x43	; 67
    142e:	b0 e0       	ldi	r27, 0x00	; 0
    1430:	e3 e4       	ldi	r30, 0x43	; 67
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 89       	ldd	r24, Z+16	; 0x10
    1436:	8e 7f       	andi	r24, 0xFE	; 254
    1438:	50 96       	adiw	r26, 0x10	; 16
    143a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS01);
    143c:	a3 e4       	ldi	r26, 0x43	; 67
    143e:	b0 e0       	ldi	r27, 0x00	; 0
    1440:	e3 e4       	ldi	r30, 0x43	; 67
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	80 89       	ldd	r24, Z+16	; 0x10
    1446:	8d 7f       	andi	r24, 0xFD	; 253
    1448:	50 96       	adiw	r26, 0x10	; 16
    144a:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS02);
    144c:	a3 e4       	ldi	r26, 0x43	; 67
    144e:	b0 e0       	ldi	r27, 0x00	; 0
    1450:	e3 e4       	ldi	r30, 0x43	; 67
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 89       	ldd	r24, Z+16	; 0x10
    1456:	84 60       	ori	r24, 0x04	; 4
    1458:	50 96       	adiw	r26, 0x10	; 16
    145a:	8c 93       	st	X, r24
    145c:	50 97       	sbiw	r26, 0x10	; 16
    145e:	67 c2       	rjmp	.+1230   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_1024:
						SET_BIT(TIMS->TCCR0,CS00);
    1460:	a3 e4       	ldi	r26, 0x43	; 67
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	e3 e4       	ldi	r30, 0x43	; 67
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 89       	ldd	r24, Z+16	; 0x10
    146a:	81 60       	ori	r24, 0x01	; 1
    146c:	50 96       	adiw	r26, 0x10	; 16
    146e:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR0,CS01);
    1470:	a3 e4       	ldi	r26, 0x43	; 67
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	e3 e4       	ldi	r30, 0x43	; 67
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 89       	ldd	r24, Z+16	; 0x10
    147a:	8d 7f       	andi	r24, 0xFD	; 253
    147c:	50 96       	adiw	r26, 0x10	; 16
    147e:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS02);
    1480:	a3 e4       	ldi	r26, 0x43	; 67
    1482:	b0 e0       	ldi	r27, 0x00	; 0
    1484:	e3 e4       	ldi	r30, 0x43	; 67
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	80 89       	ldd	r24, Z+16	; 0x10
    148a:	84 60       	ori	r24, 0x04	; 4
    148c:	50 96       	adiw	r26, 0x10	; 16
    148e:	8c 93       	st	X, r24
    1490:	50 97       	sbiw	r26, 0x10	; 16
    1492:	4d c2       	rjmp	.+1178   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIM0_TIM1_T_PIN_FALLINGEVENT:
						CLR_BIT(TIMS->TCCR0,CS00);
    1494:	a3 e4       	ldi	r26, 0x43	; 67
    1496:	b0 e0       	ldi	r27, 0x00	; 0
    1498:	e3 e4       	ldi	r30, 0x43	; 67
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 89       	ldd	r24, Z+16	; 0x10
    149e:	8e 7f       	andi	r24, 0xFE	; 254
    14a0:	50 96       	adiw	r26, 0x10	; 16
    14a2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS01);
    14a4:	a3 e4       	ldi	r26, 0x43	; 67
    14a6:	b0 e0       	ldi	r27, 0x00	; 0
    14a8:	e3 e4       	ldi	r30, 0x43	; 67
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	80 89       	ldd	r24, Z+16	; 0x10
    14ae:	82 60       	ori	r24, 0x02	; 2
    14b0:	50 96       	adiw	r26, 0x10	; 16
    14b2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS02);
    14b4:	a3 e4       	ldi	r26, 0x43	; 67
    14b6:	b0 e0       	ldi	r27, 0x00	; 0
    14b8:	e3 e4       	ldi	r30, 0x43	; 67
    14ba:	f0 e0       	ldi	r31, 0x00	; 0
    14bc:	80 89       	ldd	r24, Z+16	; 0x10
    14be:	84 60       	ori	r24, 0x04	; 4
    14c0:	50 96       	adiw	r26, 0x10	; 16
    14c2:	8c 93       	st	X, r24
    14c4:	50 97       	sbiw	r26, 0x10	; 16
    14c6:	33 c2       	rjmp	.+1126   	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIM0_TIM1_T_PIN_RISINGEVENT:
						SET_BIT(TIMS->TCCR0,CS00);
    14c8:	a3 e4       	ldi	r26, 0x43	; 67
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e3 e4       	ldi	r30, 0x43	; 67
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 89       	ldd	r24, Z+16	; 0x10
    14d2:	81 60       	ori	r24, 0x01	; 1
    14d4:	50 96       	adiw	r26, 0x10	; 16
    14d6:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS01);
    14d8:	a3 e4       	ldi	r26, 0x43	; 67
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	e3 e4       	ldi	r30, 0x43	; 67
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 89       	ldd	r24, Z+16	; 0x10
    14e2:	82 60       	ori	r24, 0x02	; 2
    14e4:	50 96       	adiw	r26, 0x10	; 16
    14e6:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR0,CS02);
    14e8:	a3 e4       	ldi	r26, 0x43	; 67
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e3 e4       	ldi	r30, 0x43	; 67
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 89       	ldd	r24, Z+16	; 0x10
    14f2:	84 60       	ori	r24, 0x04	; 4
    14f4:	50 96       	adiw	r26, 0x10	; 16
    14f6:	8c 93       	st	X, r24
    14f8:	50 97       	sbiw	r26, 0x10	; 16
    14fa:	19 c2       	rjmp	.+1074   	; 0x192e <TIM_voidStart+0x696>
					default:
						break;
				}
				break;
			case (TIM1):
				switch(copy_TIMS_CLOCK){
    14fc:	8a 81       	ldd	r24, Y+2	; 0x02
    14fe:	28 2f       	mov	r18, r24
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	3e 83       	std	Y+6, r19	; 0x06
    1504:	2d 83       	std	Y+5, r18	; 0x05
    1506:	8d 81       	ldd	r24, Y+5	; 0x05
    1508:	9e 81       	ldd	r25, Y+6	; 0x06
    150a:	84 30       	cpi	r24, 0x04	; 4
    150c:	91 05       	cpc	r25, r1
    150e:	09 f4       	brne	.+2      	; 0x1512 <TIM_voidStart+0x27a>
    1510:	83 c0       	rjmp	.+262    	; 0x1618 <TIM_voidStart+0x380>
    1512:	2d 81       	ldd	r18, Y+5	; 0x05
    1514:	3e 81       	ldd	r19, Y+6	; 0x06
    1516:	25 30       	cpi	r18, 0x05	; 5
    1518:	31 05       	cpc	r19, r1
    151a:	8c f4       	brge	.+34     	; 0x153e <TIM_voidStart+0x2a6>
    151c:	8d 81       	ldd	r24, Y+5	; 0x05
    151e:	9e 81       	ldd	r25, Y+6	; 0x06
    1520:	81 30       	cpi	r24, 0x01	; 1
    1522:	91 05       	cpc	r25, r1
    1524:	09 f4       	brne	.+2      	; 0x1528 <TIM_voidStart+0x290>
    1526:	44 c0       	rjmp	.+136    	; 0x15b0 <TIM_voidStart+0x318>
    1528:	2d 81       	ldd	r18, Y+5	; 0x05
    152a:	3e 81       	ldd	r19, Y+6	; 0x06
    152c:	22 30       	cpi	r18, 0x02	; 2
    152e:	31 05       	cpc	r19, r1
    1530:	09 f4       	brne	.+2      	; 0x1534 <TIM_voidStart+0x29c>
    1532:	58 c0       	rjmp	.+176    	; 0x15e4 <TIM_voidStart+0x34c>
    1534:	8d 81       	ldd	r24, Y+5	; 0x05
    1536:	9e 81       	ldd	r25, Y+6	; 0x06
    1538:	00 97       	sbiw	r24, 0x00	; 0
    153a:	01 f1       	breq	.+64     	; 0x157c <TIM_voidStart+0x2e4>
    153c:	f8 c1       	rjmp	.+1008   	; 0x192e <TIM_voidStart+0x696>
    153e:	2d 81       	ldd	r18, Y+5	; 0x05
    1540:	3e 81       	ldd	r19, Y+6	; 0x06
    1542:	27 30       	cpi	r18, 0x07	; 7
    1544:	31 05       	cpc	r19, r1
    1546:	09 f4       	brne	.+2      	; 0x154a <TIM_voidStart+0x2b2>
    1548:	9b c0       	rjmp	.+310    	; 0x1680 <TIM_voidStart+0x3e8>
    154a:	8d 81       	ldd	r24, Y+5	; 0x05
    154c:	9e 81       	ldd	r25, Y+6	; 0x06
    154e:	88 30       	cpi	r24, 0x08	; 8
    1550:	91 05       	cpc	r25, r1
    1552:	3c f4       	brge	.+14     	; 0x1562 <TIM_voidStart+0x2ca>
    1554:	2d 81       	ldd	r18, Y+5	; 0x05
    1556:	3e 81       	ldd	r19, Y+6	; 0x06
    1558:	26 30       	cpi	r18, 0x06	; 6
    155a:	31 05       	cpc	r19, r1
    155c:	09 f4       	brne	.+2      	; 0x1560 <TIM_voidStart+0x2c8>
    155e:	76 c0       	rjmp	.+236    	; 0x164c <TIM_voidStart+0x3b4>
    1560:	e6 c1       	rjmp	.+972    	; 0x192e <TIM_voidStart+0x696>
    1562:	8d 81       	ldd	r24, Y+5	; 0x05
    1564:	9e 81       	ldd	r25, Y+6	; 0x06
    1566:	88 30       	cpi	r24, 0x08	; 8
    1568:	91 05       	cpc	r25, r1
    156a:	09 f4       	brne	.+2      	; 0x156e <TIM_voidStart+0x2d6>
    156c:	a3 c0       	rjmp	.+326    	; 0x16b4 <TIM_voidStart+0x41c>
    156e:	2d 81       	ldd	r18, Y+5	; 0x05
    1570:	3e 81       	ldd	r19, Y+6	; 0x06
    1572:	29 30       	cpi	r18, 0x09	; 9
    1574:	31 05       	cpc	r19, r1
    1576:	09 f4       	brne	.+2      	; 0x157a <TIM_voidStart+0x2e2>
    1578:	b7 c0       	rjmp	.+366    	; 0x16e8 <TIM_voidStart+0x450>
    157a:	d9 c1       	rjmp	.+946    	; 0x192e <TIM_voidStart+0x696>
					case TIMS_STOP:
						CLR_BIT(TIMS->TCCR1B,CS10);
    157c:	a3 e4       	ldi	r26, 0x43	; 67
    157e:	b0 e0       	ldi	r27, 0x00	; 0
    1580:	e3 e4       	ldi	r30, 0x43	; 67
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	83 85       	ldd	r24, Z+11	; 0x0b
    1586:	8e 7f       	andi	r24, 0xFE	; 254
    1588:	1b 96       	adiw	r26, 0x0b	; 11
    158a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS11);
    158c:	a3 e4       	ldi	r26, 0x43	; 67
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	e3 e4       	ldi	r30, 0x43	; 67
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	83 85       	ldd	r24, Z+11	; 0x0b
    1596:	8d 7f       	andi	r24, 0xFD	; 253
    1598:	1b 96       	adiw	r26, 0x0b	; 11
    159a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS12);
    159c:	a3 e4       	ldi	r26, 0x43	; 67
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	e3 e4       	ldi	r30, 0x43	; 67
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	83 85       	ldd	r24, Z+11	; 0x0b
    15a6:	8b 7f       	andi	r24, 0xFB	; 251
    15a8:	1b 96       	adiw	r26, 0x0b	; 11
    15aa:	8c 93       	st	X, r24
    15ac:	1b 97       	sbiw	r26, 0x0b	; 11
    15ae:	bf c1       	rjmp	.+894    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_1:
						SET_BIT(TIMS->TCCR1B,CS10);
    15b0:	a3 e4       	ldi	r26, 0x43	; 67
    15b2:	b0 e0       	ldi	r27, 0x00	; 0
    15b4:	e3 e4       	ldi	r30, 0x43	; 67
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	83 85       	ldd	r24, Z+11	; 0x0b
    15ba:	81 60       	ori	r24, 0x01	; 1
    15bc:	1b 96       	adiw	r26, 0x0b	; 11
    15be:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS11);
    15c0:	a3 e4       	ldi	r26, 0x43	; 67
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	e3 e4       	ldi	r30, 0x43	; 67
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	83 85       	ldd	r24, Z+11	; 0x0b
    15ca:	8d 7f       	andi	r24, 0xFD	; 253
    15cc:	1b 96       	adiw	r26, 0x0b	; 11
    15ce:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS12);
    15d0:	a3 e4       	ldi	r26, 0x43	; 67
    15d2:	b0 e0       	ldi	r27, 0x00	; 0
    15d4:	e3 e4       	ldi	r30, 0x43	; 67
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	83 85       	ldd	r24, Z+11	; 0x0b
    15da:	8b 7f       	andi	r24, 0xFB	; 251
    15dc:	1b 96       	adiw	r26, 0x0b	; 11
    15de:	8c 93       	st	X, r24
    15e0:	1b 97       	sbiw	r26, 0x0b	; 11
    15e2:	a5 c1       	rjmp	.+842    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_8:
						CLR_BIT(TIMS->TCCR1B,CS10);
    15e4:	a3 e4       	ldi	r26, 0x43	; 67
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	e3 e4       	ldi	r30, 0x43	; 67
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	83 85       	ldd	r24, Z+11	; 0x0b
    15ee:	8e 7f       	andi	r24, 0xFE	; 254
    15f0:	1b 96       	adiw	r26, 0x0b	; 11
    15f2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS11);
    15f4:	a3 e4       	ldi	r26, 0x43	; 67
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e3 e4       	ldi	r30, 0x43	; 67
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	83 85       	ldd	r24, Z+11	; 0x0b
    15fe:	82 60       	ori	r24, 0x02	; 2
    1600:	1b 96       	adiw	r26, 0x0b	; 11
    1602:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS12);
    1604:	a3 e4       	ldi	r26, 0x43	; 67
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	e3 e4       	ldi	r30, 0x43	; 67
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	83 85       	ldd	r24, Z+11	; 0x0b
    160e:	8b 7f       	andi	r24, 0xFB	; 251
    1610:	1b 96       	adiw	r26, 0x0b	; 11
    1612:	8c 93       	st	X, r24
    1614:	1b 97       	sbiw	r26, 0x0b	; 11
    1616:	8b c1       	rjmp	.+790    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_64:
						SET_BIT(TIMS->TCCR1B,CS10);
    1618:	a3 e4       	ldi	r26, 0x43	; 67
    161a:	b0 e0       	ldi	r27, 0x00	; 0
    161c:	e3 e4       	ldi	r30, 0x43	; 67
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	83 85       	ldd	r24, Z+11	; 0x0b
    1622:	81 60       	ori	r24, 0x01	; 1
    1624:	1b 96       	adiw	r26, 0x0b	; 11
    1626:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS11);
    1628:	a3 e4       	ldi	r26, 0x43	; 67
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e3 e4       	ldi	r30, 0x43	; 67
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	83 85       	ldd	r24, Z+11	; 0x0b
    1632:	82 60       	ori	r24, 0x02	; 2
    1634:	1b 96       	adiw	r26, 0x0b	; 11
    1636:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS12);
    1638:	a3 e4       	ldi	r26, 0x43	; 67
    163a:	b0 e0       	ldi	r27, 0x00	; 0
    163c:	e3 e4       	ldi	r30, 0x43	; 67
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	83 85       	ldd	r24, Z+11	; 0x0b
    1642:	8b 7f       	andi	r24, 0xFB	; 251
    1644:	1b 96       	adiw	r26, 0x0b	; 11
    1646:	8c 93       	st	X, r24
    1648:	1b 97       	sbiw	r26, 0x0b	; 11
    164a:	71 c1       	rjmp	.+738    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_256:
						CLR_BIT(TIMS->TCCR1B,CS10);
    164c:	a3 e4       	ldi	r26, 0x43	; 67
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	e3 e4       	ldi	r30, 0x43	; 67
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	83 85       	ldd	r24, Z+11	; 0x0b
    1656:	8e 7f       	andi	r24, 0xFE	; 254
    1658:	1b 96       	adiw	r26, 0x0b	; 11
    165a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS11);
    165c:	a3 e4       	ldi	r26, 0x43	; 67
    165e:	b0 e0       	ldi	r27, 0x00	; 0
    1660:	e3 e4       	ldi	r30, 0x43	; 67
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	83 85       	ldd	r24, Z+11	; 0x0b
    1666:	8d 7f       	andi	r24, 0xFD	; 253
    1668:	1b 96       	adiw	r26, 0x0b	; 11
    166a:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS12);
    166c:	a3 e4       	ldi	r26, 0x43	; 67
    166e:	b0 e0       	ldi	r27, 0x00	; 0
    1670:	e3 e4       	ldi	r30, 0x43	; 67
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	83 85       	ldd	r24, Z+11	; 0x0b
    1676:	84 60       	ori	r24, 0x04	; 4
    1678:	1b 96       	adiw	r26, 0x0b	; 11
    167a:	8c 93       	st	X, r24
    167c:	1b 97       	sbiw	r26, 0x0b	; 11
    167e:	57 c1       	rjmp	.+686    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_1024:
						SET_BIT(TIMS->TCCR1B,CS10);
    1680:	a3 e4       	ldi	r26, 0x43	; 67
    1682:	b0 e0       	ldi	r27, 0x00	; 0
    1684:	e3 e4       	ldi	r30, 0x43	; 67
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	83 85       	ldd	r24, Z+11	; 0x0b
    168a:	81 60       	ori	r24, 0x01	; 1
    168c:	1b 96       	adiw	r26, 0x0b	; 11
    168e:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR1B,CS11);
    1690:	a3 e4       	ldi	r26, 0x43	; 67
    1692:	b0 e0       	ldi	r27, 0x00	; 0
    1694:	e3 e4       	ldi	r30, 0x43	; 67
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	83 85       	ldd	r24, Z+11	; 0x0b
    169a:	8d 7f       	andi	r24, 0xFD	; 253
    169c:	1b 96       	adiw	r26, 0x0b	; 11
    169e:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS12);
    16a0:	a3 e4       	ldi	r26, 0x43	; 67
    16a2:	b0 e0       	ldi	r27, 0x00	; 0
    16a4:	e3 e4       	ldi	r30, 0x43	; 67
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	83 85       	ldd	r24, Z+11	; 0x0b
    16aa:	84 60       	ori	r24, 0x04	; 4
    16ac:	1b 96       	adiw	r26, 0x0b	; 11
    16ae:	8c 93       	st	X, r24
    16b0:	1b 97       	sbiw	r26, 0x0b	; 11
    16b2:	3d c1       	rjmp	.+634    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIM0_TIM1_T_PIN_FALLINGEVENT:
						CLR_BIT(TIMS->TCCR1B,CS10);
    16b4:	a3 e4       	ldi	r26, 0x43	; 67
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	e3 e4       	ldi	r30, 0x43	; 67
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	83 85       	ldd	r24, Z+11	; 0x0b
    16be:	8e 7f       	andi	r24, 0xFE	; 254
    16c0:	1b 96       	adiw	r26, 0x0b	; 11
    16c2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS11);
    16c4:	a3 e4       	ldi	r26, 0x43	; 67
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	e3 e4       	ldi	r30, 0x43	; 67
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	83 85       	ldd	r24, Z+11	; 0x0b
    16ce:	82 60       	ori	r24, 0x02	; 2
    16d0:	1b 96       	adiw	r26, 0x0b	; 11
    16d2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS12);
    16d4:	a3 e4       	ldi	r26, 0x43	; 67
    16d6:	b0 e0       	ldi	r27, 0x00	; 0
    16d8:	e3 e4       	ldi	r30, 0x43	; 67
    16da:	f0 e0       	ldi	r31, 0x00	; 0
    16dc:	83 85       	ldd	r24, Z+11	; 0x0b
    16de:	84 60       	ori	r24, 0x04	; 4
    16e0:	1b 96       	adiw	r26, 0x0b	; 11
    16e2:	8c 93       	st	X, r24
    16e4:	1b 97       	sbiw	r26, 0x0b	; 11
    16e6:	23 c1       	rjmp	.+582    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIM0_TIM1_T_PIN_RISINGEVENT:
						SET_BIT(TIMS->TCCR1B,CS10);
    16e8:	a3 e4       	ldi	r26, 0x43	; 67
    16ea:	b0 e0       	ldi	r27, 0x00	; 0
    16ec:	e3 e4       	ldi	r30, 0x43	; 67
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	83 85       	ldd	r24, Z+11	; 0x0b
    16f2:	81 60       	ori	r24, 0x01	; 1
    16f4:	1b 96       	adiw	r26, 0x0b	; 11
    16f6:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS11);
    16f8:	a3 e4       	ldi	r26, 0x43	; 67
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e3 e4       	ldi	r30, 0x43	; 67
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	83 85       	ldd	r24, Z+11	; 0x0b
    1702:	82 60       	ori	r24, 0x02	; 2
    1704:	1b 96       	adiw	r26, 0x0b	; 11
    1706:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR1B,CS12);
    1708:	a3 e4       	ldi	r26, 0x43	; 67
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e3 e4       	ldi	r30, 0x43	; 67
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	83 85       	ldd	r24, Z+11	; 0x0b
    1712:	84 60       	ori	r24, 0x04	; 4
    1714:	1b 96       	adiw	r26, 0x0b	; 11
    1716:	8c 93       	st	X, r24
    1718:	1b 97       	sbiw	r26, 0x0b	; 11
    171a:	09 c1       	rjmp	.+530    	; 0x192e <TIM_voidStart+0x696>
					default:
						break;
						}
				break;
			case (TIM2):
				switch(copy_TIMS_CLOCK){
    171c:	8a 81       	ldd	r24, Y+2	; 0x02
    171e:	28 2f       	mov	r18, r24
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	3c 83       	std	Y+4, r19	; 0x04
    1724:	2b 83       	std	Y+3, r18	; 0x03
    1726:	8b 81       	ldd	r24, Y+3	; 0x03
    1728:	9c 81       	ldd	r25, Y+4	; 0x04
    172a:	83 30       	cpi	r24, 0x03	; 3
    172c:	91 05       	cpc	r25, r1
    172e:	09 f4       	brne	.+2      	; 0x1732 <TIM_voidStart+0x49a>
    1730:	7d c0       	rjmp	.+250    	; 0x182c <TIM_voidStart+0x594>
    1732:	2b 81       	ldd	r18, Y+3	; 0x03
    1734:	3c 81       	ldd	r19, Y+4	; 0x04
    1736:	24 30       	cpi	r18, 0x04	; 4
    1738:	31 05       	cpc	r19, r1
    173a:	8c f4       	brge	.+34     	; 0x175e <TIM_voidStart+0x4c6>
    173c:	8b 81       	ldd	r24, Y+3	; 0x03
    173e:	9c 81       	ldd	r25, Y+4	; 0x04
    1740:	81 30       	cpi	r24, 0x01	; 1
    1742:	91 05       	cpc	r25, r1
    1744:	09 f4       	brne	.+2      	; 0x1748 <TIM_voidStart+0x4b0>
    1746:	3e c0       	rjmp	.+124    	; 0x17c4 <TIM_voidStart+0x52c>
    1748:	2b 81       	ldd	r18, Y+3	; 0x03
    174a:	3c 81       	ldd	r19, Y+4	; 0x04
    174c:	22 30       	cpi	r18, 0x02	; 2
    174e:	31 05       	cpc	r19, r1
    1750:	0c f0       	brlt	.+2      	; 0x1754 <TIM_voidStart+0x4bc>
    1752:	52 c0       	rjmp	.+164    	; 0x17f8 <TIM_voidStart+0x560>
    1754:	8b 81       	ldd	r24, Y+3	; 0x03
    1756:	9c 81       	ldd	r25, Y+4	; 0x04
    1758:	00 97       	sbiw	r24, 0x00	; 0
    175a:	d1 f0       	breq	.+52     	; 0x1790 <TIM_voidStart+0x4f8>
    175c:	e8 c0       	rjmp	.+464    	; 0x192e <TIM_voidStart+0x696>
    175e:	2b 81       	ldd	r18, Y+3	; 0x03
    1760:	3c 81       	ldd	r19, Y+4	; 0x04
    1762:	25 30       	cpi	r18, 0x05	; 5
    1764:	31 05       	cpc	r19, r1
    1766:	09 f4       	brne	.+2      	; 0x176a <TIM_voidStart+0x4d2>
    1768:	95 c0       	rjmp	.+298    	; 0x1894 <TIM_voidStart+0x5fc>
    176a:	8b 81       	ldd	r24, Y+3	; 0x03
    176c:	9c 81       	ldd	r25, Y+4	; 0x04
    176e:	85 30       	cpi	r24, 0x05	; 5
    1770:	91 05       	cpc	r25, r1
    1772:	0c f4       	brge	.+2      	; 0x1776 <TIM_voidStart+0x4de>
    1774:	75 c0       	rjmp	.+234    	; 0x1860 <TIM_voidStart+0x5c8>
    1776:	2b 81       	ldd	r18, Y+3	; 0x03
    1778:	3c 81       	ldd	r19, Y+4	; 0x04
    177a:	26 30       	cpi	r18, 0x06	; 6
    177c:	31 05       	cpc	r19, r1
    177e:	09 f4       	brne	.+2      	; 0x1782 <TIM_voidStart+0x4ea>
    1780:	a3 c0       	rjmp	.+326    	; 0x18c8 <TIM_voidStart+0x630>
    1782:	8b 81       	ldd	r24, Y+3	; 0x03
    1784:	9c 81       	ldd	r25, Y+4	; 0x04
    1786:	87 30       	cpi	r24, 0x07	; 7
    1788:	91 05       	cpc	r25, r1
    178a:	09 f4       	brne	.+2      	; 0x178e <TIM_voidStart+0x4f6>
    178c:	b7 c0       	rjmp	.+366    	; 0x18fc <TIM_voidStart+0x664>
    178e:	cf c0       	rjmp	.+414    	; 0x192e <TIM_voidStart+0x696>
					case TIMS_STOP:
						CLR_BIT(TIMS->TCCR2,CS20);
    1790:	a3 e4       	ldi	r26, 0x43	; 67
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	e3 e4       	ldi	r30, 0x43	; 67
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	82 81       	ldd	r24, Z+2	; 0x02
    179a:	8e 7f       	andi	r24, 0xFE	; 254
    179c:	12 96       	adiw	r26, 0x02	; 2
    179e:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS21);
    17a0:	a3 e4       	ldi	r26, 0x43	; 67
    17a2:	b0 e0       	ldi	r27, 0x00	; 0
    17a4:	e3 e4       	ldi	r30, 0x43	; 67
    17a6:	f0 e0       	ldi	r31, 0x00	; 0
    17a8:	82 81       	ldd	r24, Z+2	; 0x02
    17aa:	8d 7f       	andi	r24, 0xFD	; 253
    17ac:	12 96       	adiw	r26, 0x02	; 2
    17ae:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS22);
    17b0:	a3 e4       	ldi	r26, 0x43	; 67
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e3 e4       	ldi	r30, 0x43	; 67
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	82 81       	ldd	r24, Z+2	; 0x02
    17ba:	8b 7f       	andi	r24, 0xFB	; 251
    17bc:	12 96       	adiw	r26, 0x02	; 2
    17be:	8c 93       	st	X, r24
    17c0:	12 97       	sbiw	r26, 0x02	; 2
    17c2:	b5 c0       	rjmp	.+362    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_1:
						SET_BIT(TIMS->TCCR2,CS20);
    17c4:	a3 e4       	ldi	r26, 0x43	; 67
    17c6:	b0 e0       	ldi	r27, 0x00	; 0
    17c8:	e3 e4       	ldi	r30, 0x43	; 67
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	82 81       	ldd	r24, Z+2	; 0x02
    17ce:	81 60       	ori	r24, 0x01	; 1
    17d0:	12 96       	adiw	r26, 0x02	; 2
    17d2:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS21);
    17d4:	a3 e4       	ldi	r26, 0x43	; 67
    17d6:	b0 e0       	ldi	r27, 0x00	; 0
    17d8:	e3 e4       	ldi	r30, 0x43	; 67
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	82 81       	ldd	r24, Z+2	; 0x02
    17de:	8d 7f       	andi	r24, 0xFD	; 253
    17e0:	12 96       	adiw	r26, 0x02	; 2
    17e2:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS22);
    17e4:	a3 e4       	ldi	r26, 0x43	; 67
    17e6:	b0 e0       	ldi	r27, 0x00	; 0
    17e8:	e3 e4       	ldi	r30, 0x43	; 67
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	82 81       	ldd	r24, Z+2	; 0x02
    17ee:	8b 7f       	andi	r24, 0xFB	; 251
    17f0:	12 96       	adiw	r26, 0x02	; 2
    17f2:	8c 93       	st	X, r24
    17f4:	12 97       	sbiw	r26, 0x02	; 2
    17f6:	9b c0       	rjmp	.+310    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_8:
						CLR_BIT(TIMS->TCCR2,CS20);
    17f8:	a3 e4       	ldi	r26, 0x43	; 67
    17fa:	b0 e0       	ldi	r27, 0x00	; 0
    17fc:	e3 e4       	ldi	r30, 0x43	; 67
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	82 81       	ldd	r24, Z+2	; 0x02
    1802:	8e 7f       	andi	r24, 0xFE	; 254
    1804:	12 96       	adiw	r26, 0x02	; 2
    1806:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS21);
    1808:	a3 e4       	ldi	r26, 0x43	; 67
    180a:	b0 e0       	ldi	r27, 0x00	; 0
    180c:	e3 e4       	ldi	r30, 0x43	; 67
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	82 81       	ldd	r24, Z+2	; 0x02
    1812:	82 60       	ori	r24, 0x02	; 2
    1814:	12 96       	adiw	r26, 0x02	; 2
    1816:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS22);
    1818:	a3 e4       	ldi	r26, 0x43	; 67
    181a:	b0 e0       	ldi	r27, 0x00	; 0
    181c:	e3 e4       	ldi	r30, 0x43	; 67
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	82 81       	ldd	r24, Z+2	; 0x02
    1822:	8b 7f       	andi	r24, 0xFB	; 251
    1824:	12 96       	adiw	r26, 0x02	; 2
    1826:	8c 93       	st	X, r24
    1828:	12 97       	sbiw	r26, 0x02	; 2
    182a:	81 c0       	rjmp	.+258    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIM2_DIVISION_32:
						SET_BIT(TIMS->TCCR2,CS20);
    182c:	a3 e4       	ldi	r26, 0x43	; 67
    182e:	b0 e0       	ldi	r27, 0x00	; 0
    1830:	e3 e4       	ldi	r30, 0x43	; 67
    1832:	f0 e0       	ldi	r31, 0x00	; 0
    1834:	82 81       	ldd	r24, Z+2	; 0x02
    1836:	81 60       	ori	r24, 0x01	; 1
    1838:	12 96       	adiw	r26, 0x02	; 2
    183a:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS21);
    183c:	a3 e4       	ldi	r26, 0x43	; 67
    183e:	b0 e0       	ldi	r27, 0x00	; 0
    1840:	e3 e4       	ldi	r30, 0x43	; 67
    1842:	f0 e0       	ldi	r31, 0x00	; 0
    1844:	82 81       	ldd	r24, Z+2	; 0x02
    1846:	82 60       	ori	r24, 0x02	; 2
    1848:	12 96       	adiw	r26, 0x02	; 2
    184a:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS22);
    184c:	a3 e4       	ldi	r26, 0x43	; 67
    184e:	b0 e0       	ldi	r27, 0x00	; 0
    1850:	e3 e4       	ldi	r30, 0x43	; 67
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	82 81       	ldd	r24, Z+2	; 0x02
    1856:	8b 7f       	andi	r24, 0xFB	; 251
    1858:	12 96       	adiw	r26, 0x02	; 2
    185a:	8c 93       	st	X, r24
    185c:	12 97       	sbiw	r26, 0x02	; 2
    185e:	67 c0       	rjmp	.+206    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_64:
						CLR_BIT(TIMS->TCCR2,CS20);
    1860:	a3 e4       	ldi	r26, 0x43	; 67
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e3 e4       	ldi	r30, 0x43	; 67
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	82 81       	ldd	r24, Z+2	; 0x02
    186a:	8e 7f       	andi	r24, 0xFE	; 254
    186c:	12 96       	adiw	r26, 0x02	; 2
    186e:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS21);
    1870:	a3 e4       	ldi	r26, 0x43	; 67
    1872:	b0 e0       	ldi	r27, 0x00	; 0
    1874:	e3 e4       	ldi	r30, 0x43	; 67
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	82 81       	ldd	r24, Z+2	; 0x02
    187a:	8d 7f       	andi	r24, 0xFD	; 253
    187c:	12 96       	adiw	r26, 0x02	; 2
    187e:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS22);
    1880:	a3 e4       	ldi	r26, 0x43	; 67
    1882:	b0 e0       	ldi	r27, 0x00	; 0
    1884:	e3 e4       	ldi	r30, 0x43	; 67
    1886:	f0 e0       	ldi	r31, 0x00	; 0
    1888:	82 81       	ldd	r24, Z+2	; 0x02
    188a:	84 60       	ori	r24, 0x04	; 4
    188c:	12 96       	adiw	r26, 0x02	; 2
    188e:	8c 93       	st	X, r24
    1890:	12 97       	sbiw	r26, 0x02	; 2
    1892:	4d c0       	rjmp	.+154    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIM2_DIVISION_128:
						SET_BIT(TIMS->TCCR2,CS20);
    1894:	a3 e4       	ldi	r26, 0x43	; 67
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	e3 e4       	ldi	r30, 0x43	; 67
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	82 81       	ldd	r24, Z+2	; 0x02
    189e:	81 60       	ori	r24, 0x01	; 1
    18a0:	12 96       	adiw	r26, 0x02	; 2
    18a2:	8c 93       	st	X, r24
						CLR_BIT(TIMS->TCCR2,CS21);
    18a4:	a3 e4       	ldi	r26, 0x43	; 67
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	e3 e4       	ldi	r30, 0x43	; 67
    18aa:	f0 e0       	ldi	r31, 0x00	; 0
    18ac:	82 81       	ldd	r24, Z+2	; 0x02
    18ae:	8d 7f       	andi	r24, 0xFD	; 253
    18b0:	12 96       	adiw	r26, 0x02	; 2
    18b2:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS22);
    18b4:	a3 e4       	ldi	r26, 0x43	; 67
    18b6:	b0 e0       	ldi	r27, 0x00	; 0
    18b8:	e3 e4       	ldi	r30, 0x43	; 67
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	82 81       	ldd	r24, Z+2	; 0x02
    18be:	84 60       	ori	r24, 0x04	; 4
    18c0:	12 96       	adiw	r26, 0x02	; 2
    18c2:	8c 93       	st	X, r24
    18c4:	12 97       	sbiw	r26, 0x02	; 2
    18c6:	33 c0       	rjmp	.+102    	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_256:
						CLR_BIT(TIMS->TCCR2,CS20);
    18c8:	a3 e4       	ldi	r26, 0x43	; 67
    18ca:	b0 e0       	ldi	r27, 0x00	; 0
    18cc:	e3 e4       	ldi	r30, 0x43	; 67
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	82 81       	ldd	r24, Z+2	; 0x02
    18d2:	8e 7f       	andi	r24, 0xFE	; 254
    18d4:	12 96       	adiw	r26, 0x02	; 2
    18d6:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS21);
    18d8:	a3 e4       	ldi	r26, 0x43	; 67
    18da:	b0 e0       	ldi	r27, 0x00	; 0
    18dc:	e3 e4       	ldi	r30, 0x43	; 67
    18de:	f0 e0       	ldi	r31, 0x00	; 0
    18e0:	82 81       	ldd	r24, Z+2	; 0x02
    18e2:	82 60       	ori	r24, 0x02	; 2
    18e4:	12 96       	adiw	r26, 0x02	; 2
    18e6:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS22);
    18e8:	a3 e4       	ldi	r26, 0x43	; 67
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	e3 e4       	ldi	r30, 0x43	; 67
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	82 81       	ldd	r24, Z+2	; 0x02
    18f2:	84 60       	ori	r24, 0x04	; 4
    18f4:	12 96       	adiw	r26, 0x02	; 2
    18f6:	8c 93       	st	X, r24
    18f8:	12 97       	sbiw	r26, 0x02	; 2
    18fa:	19 c0       	rjmp	.+50     	; 0x192e <TIM_voidStart+0x696>
						break;
					case TIMS_DIVISION_1024:
						SET_BIT(TIMS->TCCR2,CS20);
    18fc:	a3 e4       	ldi	r26, 0x43	; 67
    18fe:	b0 e0       	ldi	r27, 0x00	; 0
    1900:	e3 e4       	ldi	r30, 0x43	; 67
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	82 81       	ldd	r24, Z+2	; 0x02
    1906:	81 60       	ori	r24, 0x01	; 1
    1908:	12 96       	adiw	r26, 0x02	; 2
    190a:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS21);
    190c:	a3 e4       	ldi	r26, 0x43	; 67
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	e3 e4       	ldi	r30, 0x43	; 67
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	82 81       	ldd	r24, Z+2	; 0x02
    1916:	82 60       	ori	r24, 0x02	; 2
    1918:	12 96       	adiw	r26, 0x02	; 2
    191a:	8c 93       	st	X, r24
						SET_BIT(TIMS->TCCR2,CS22);
    191c:	a3 e4       	ldi	r26, 0x43	; 67
    191e:	b0 e0       	ldi	r27, 0x00	; 0
    1920:	e3 e4       	ldi	r30, 0x43	; 67
    1922:	f0 e0       	ldi	r31, 0x00	; 0
    1924:	82 81       	ldd	r24, Z+2	; 0x02
    1926:	84 60       	ori	r24, 0x04	; 4
    1928:	12 96       	adiw	r26, 0x02	; 2
    192a:	8c 93       	st	X, r24
    192c:	12 97       	sbiw	r26, 0x02	; 2
			default:
				break;

		}

}
    192e:	2a 96       	adiw	r28, 0x0a	; 10
    1930:	0f b6       	in	r0, 0x3f	; 63
    1932:	f8 94       	cli
    1934:	de bf       	out	0x3e, r29	; 62
    1936:	0f be       	out	0x3f, r0	; 63
    1938:	cd bf       	out	0x3d, r28	; 61
    193a:	cf 91       	pop	r28
    193c:	df 91       	pop	r29
    193e:	08 95       	ret

00001940 <TIM_voidStop>:
void TIM_voidStop(TIM_ID copy_TIM_ID){
    1940:	df 93       	push	r29
    1942:	cf 93       	push	r28
    1944:	00 d0       	rcall	.+0      	; 0x1946 <TIM_voidStop+0x6>
    1946:	0f 92       	push	r0
    1948:	cd b7       	in	r28, 0x3d	; 61
    194a:	de b7       	in	r29, 0x3e	; 62
    194c:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_TIM_ID){
    194e:	89 81       	ldd	r24, Y+1	; 0x01
    1950:	28 2f       	mov	r18, r24
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	3b 83       	std	Y+3, r19	; 0x03
    1956:	2a 83       	std	Y+2, r18	; 0x02
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	9b 81       	ldd	r25, Y+3	; 0x03
    195c:	81 30       	cpi	r24, 0x01	; 1
    195e:	91 05       	cpc	r25, r1
    1960:	21 f1       	breq	.+72     	; 0x19aa <TIM_voidStop+0x6a>
    1962:	2a 81       	ldd	r18, Y+2	; 0x02
    1964:	3b 81       	ldd	r19, Y+3	; 0x03
    1966:	22 30       	cpi	r18, 0x02	; 2
    1968:	31 05       	cpc	r19, r1
    196a:	c9 f1       	breq	.+114    	; 0x19de <TIM_voidStop+0x9e>
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	9b 81       	ldd	r25, Y+3	; 0x03
    1970:	00 97       	sbiw	r24, 0x00	; 0
    1972:	09 f0       	breq	.+2      	; 0x1976 <TIM_voidStop+0x36>
    1974:	4d c0       	rjmp	.+154    	; 0x1a10 <TIM_voidStop+0xd0>
			case (TIM0):
				CLR_BIT(TIMS->TCCR0,CS00);
    1976:	a3 e4       	ldi	r26, 0x43	; 67
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	e3 e4       	ldi	r30, 0x43	; 67
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 89       	ldd	r24, Z+16	; 0x10
    1980:	8e 7f       	andi	r24, 0xFE	; 254
    1982:	50 96       	adiw	r26, 0x10	; 16
    1984:	8c 93       	st	X, r24
				CLR_BIT(TIMS->TCCR0,CS01);
    1986:	a3 e4       	ldi	r26, 0x43	; 67
    1988:	b0 e0       	ldi	r27, 0x00	; 0
    198a:	e3 e4       	ldi	r30, 0x43	; 67
    198c:	f0 e0       	ldi	r31, 0x00	; 0
    198e:	80 89       	ldd	r24, Z+16	; 0x10
    1990:	8d 7f       	andi	r24, 0xFD	; 253
    1992:	50 96       	adiw	r26, 0x10	; 16
    1994:	8c 93       	st	X, r24
				CLR_BIT(TIMS->TCCR0,CS02);
    1996:	a3 e4       	ldi	r26, 0x43	; 67
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	e3 e4       	ldi	r30, 0x43	; 67
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 89       	ldd	r24, Z+16	; 0x10
    19a0:	8b 7f       	andi	r24, 0xFB	; 251
    19a2:	50 96       	adiw	r26, 0x10	; 16
    19a4:	8c 93       	st	X, r24
    19a6:	50 97       	sbiw	r26, 0x10	; 16
    19a8:	33 c0       	rjmp	.+102    	; 0x1a10 <TIM_voidStop+0xd0>
				break;
			case (TIM1):
				CLR_BIT(TIMS->TCCR1B,CS10);
    19aa:	a3 e4       	ldi	r26, 0x43	; 67
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	e3 e4       	ldi	r30, 0x43	; 67
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	83 85       	ldd	r24, Z+11	; 0x0b
    19b4:	8e 7f       	andi	r24, 0xFE	; 254
    19b6:	1b 96       	adiw	r26, 0x0b	; 11
    19b8:	8c 93       	st	X, r24
				CLR_BIT(TIMS->TCCR1B,CS11);
    19ba:	a3 e4       	ldi	r26, 0x43	; 67
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	e3 e4       	ldi	r30, 0x43	; 67
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	83 85       	ldd	r24, Z+11	; 0x0b
    19c4:	8d 7f       	andi	r24, 0xFD	; 253
    19c6:	1b 96       	adiw	r26, 0x0b	; 11
    19c8:	8c 93       	st	X, r24
				CLR_BIT(TIMS->TCCR1B,CS12);
    19ca:	a3 e4       	ldi	r26, 0x43	; 67
    19cc:	b0 e0       	ldi	r27, 0x00	; 0
    19ce:	e3 e4       	ldi	r30, 0x43	; 67
    19d0:	f0 e0       	ldi	r31, 0x00	; 0
    19d2:	83 85       	ldd	r24, Z+11	; 0x0b
    19d4:	8b 7f       	andi	r24, 0xFB	; 251
    19d6:	1b 96       	adiw	r26, 0x0b	; 11
    19d8:	8c 93       	st	X, r24
    19da:	1b 97       	sbiw	r26, 0x0b	; 11
    19dc:	19 c0       	rjmp	.+50     	; 0x1a10 <TIM_voidStop+0xd0>
				break;
			case (TIM2):
				CLR_BIT(TIMS->TCCR2,CS20);
    19de:	a3 e4       	ldi	r26, 0x43	; 67
    19e0:	b0 e0       	ldi	r27, 0x00	; 0
    19e2:	e3 e4       	ldi	r30, 0x43	; 67
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	82 81       	ldd	r24, Z+2	; 0x02
    19e8:	8e 7f       	andi	r24, 0xFE	; 254
    19ea:	12 96       	adiw	r26, 0x02	; 2
    19ec:	8c 93       	st	X, r24
				CLR_BIT(TIMS->TCCR2,CS21);
    19ee:	a3 e4       	ldi	r26, 0x43	; 67
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	e3 e4       	ldi	r30, 0x43	; 67
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	82 81       	ldd	r24, Z+2	; 0x02
    19f8:	8d 7f       	andi	r24, 0xFD	; 253
    19fa:	12 96       	adiw	r26, 0x02	; 2
    19fc:	8c 93       	st	X, r24
				CLR_BIT(TIMS->TCCR2,CS22);
    19fe:	a3 e4       	ldi	r26, 0x43	; 67
    1a00:	b0 e0       	ldi	r27, 0x00	; 0
    1a02:	e3 e4       	ldi	r30, 0x43	; 67
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	82 81       	ldd	r24, Z+2	; 0x02
    1a08:	8b 7f       	andi	r24, 0xFB	; 251
    1a0a:	12 96       	adiw	r26, 0x02	; 2
    1a0c:	8c 93       	st	X, r24
    1a0e:	12 97       	sbiw	r26, 0x02	; 2
				break;
			default:
				break;
		}
}
    1a10:	0f 90       	pop	r0
    1a12:	0f 90       	pop	r0
    1a14:	0f 90       	pop	r0
    1a16:	cf 91       	pop	r28
    1a18:	df 91       	pop	r29
    1a1a:	08 95       	ret

00001a1c <TIM_voidEnableIntterput>:
void TIM_voidEnableIntterput(TIM_INTERRUPT_ID copy_TIM_INTERRUPT_ID){
    1a1c:	df 93       	push	r29
    1a1e:	cf 93       	push	r28
    1a20:	00 d0       	rcall	.+0      	; 0x1a22 <TIM_voidEnableIntterput+0x6>
    1a22:	0f 92       	push	r0
    1a24:	cd b7       	in	r28, 0x3d	; 61
    1a26:	de b7       	in	r29, 0x3e	; 62
    1a28:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_TIM_INTERRUPT_ID){
    1a2a:	89 81       	ldd	r24, Y+1	; 0x01
    1a2c:	28 2f       	mov	r18, r24
    1a2e:	30 e0       	ldi	r19, 0x00	; 0
    1a30:	3b 83       	std	Y+3, r19	; 0x03
    1a32:	2a 83       	std	Y+2, r18	; 0x02
    1a34:	8a 81       	ldd	r24, Y+2	; 0x02
    1a36:	9b 81       	ldd	r25, Y+3	; 0x03
    1a38:	83 30       	cpi	r24, 0x03	; 3
    1a3a:	91 05       	cpc	r25, r1
    1a3c:	09 f4       	brne	.+2      	; 0x1a40 <TIM_voidEnableIntterput+0x24>
    1a3e:	4a c0       	rjmp	.+148    	; 0x1ad4 <TIM_voidEnableIntterput+0xb8>
    1a40:	2a 81       	ldd	r18, Y+2	; 0x02
    1a42:	3b 81       	ldd	r19, Y+3	; 0x03
    1a44:	24 30       	cpi	r18, 0x04	; 4
    1a46:	31 05       	cpc	r19, r1
    1a48:	7c f4       	brge	.+30     	; 0x1a68 <TIM_voidEnableIntterput+0x4c>
    1a4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a4e:	81 30       	cpi	r24, 0x01	; 1
    1a50:	91 05       	cpc	r25, r1
    1a52:	61 f1       	breq	.+88     	; 0x1aac <TIM_voidEnableIntterput+0x90>
    1a54:	2a 81       	ldd	r18, Y+2	; 0x02
    1a56:	3b 81       	ldd	r19, Y+3	; 0x03
    1a58:	22 30       	cpi	r18, 0x02	; 2
    1a5a:	31 05       	cpc	r19, r1
    1a5c:	8c f5       	brge	.+98     	; 0x1ac0 <TIM_voidEnableIntterput+0xa4>
    1a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a60:	9b 81       	ldd	r25, Y+3	; 0x03
    1a62:	00 97       	sbiw	r24, 0x00	; 0
    1a64:	c9 f0       	breq	.+50     	; 0x1a98 <TIM_voidEnableIntterput+0x7c>
    1a66:	66 c0       	rjmp	.+204    	; 0x1b34 <TIM_voidEnableIntterput+0x118>
    1a68:	2a 81       	ldd	r18, Y+2	; 0x02
    1a6a:	3b 81       	ldd	r19, Y+3	; 0x03
    1a6c:	25 30       	cpi	r18, 0x05	; 5
    1a6e:	31 05       	cpc	r19, r1
    1a70:	09 f4       	brne	.+2      	; 0x1a74 <TIM_voidEnableIntterput+0x58>
    1a72:	44 c0       	rjmp	.+136    	; 0x1afc <TIM_voidEnableIntterput+0xe0>
    1a74:	8a 81       	ldd	r24, Y+2	; 0x02
    1a76:	9b 81       	ldd	r25, Y+3	; 0x03
    1a78:	85 30       	cpi	r24, 0x05	; 5
    1a7a:	91 05       	cpc	r25, r1
    1a7c:	ac f1       	brlt	.+106    	; 0x1ae8 <TIM_voidEnableIntterput+0xcc>
    1a7e:	2a 81       	ldd	r18, Y+2	; 0x02
    1a80:	3b 81       	ldd	r19, Y+3	; 0x03
    1a82:	26 30       	cpi	r18, 0x06	; 6
    1a84:	31 05       	cpc	r19, r1
    1a86:	09 f4       	brne	.+2      	; 0x1a8a <TIM_voidEnableIntterput+0x6e>
    1a88:	43 c0       	rjmp	.+134    	; 0x1b10 <TIM_voidEnableIntterput+0xf4>
    1a8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a8c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a8e:	87 30       	cpi	r24, 0x07	; 7
    1a90:	91 05       	cpc	r25, r1
    1a92:	09 f4       	brne	.+2      	; 0x1a96 <TIM_voidEnableIntterput+0x7a>
    1a94:	47 c0       	rjmp	.+142    	; 0x1b24 <TIM_voidEnableIntterput+0x108>
    1a96:	4e c0       	rjmp	.+156    	; 0x1b34 <TIM_voidEnableIntterput+0x118>
		case(TOI0):
			SET_BIT(TIMS->TIMSK,TOIE0);
    1a98:	a3 e4       	ldi	r26, 0x43	; 67
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	e3 e4       	ldi	r30, 0x43	; 67
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	86 89       	ldd	r24, Z+22	; 0x16
    1aa2:	81 60       	ori	r24, 0x01	; 1
    1aa4:	56 96       	adiw	r26, 0x16	; 22
    1aa6:	8c 93       	st	X, r24
    1aa8:	56 97       	sbiw	r26, 0x16	; 22
    1aaa:	44 c0       	rjmp	.+136    	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(OCI0):
			SET_BIT(TIMS->TIMSK,OCIE0);
    1aac:	a3 e4       	ldi	r26, 0x43	; 67
    1aae:	b0 e0       	ldi	r27, 0x00	; 0
    1ab0:	e3 e4       	ldi	r30, 0x43	; 67
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	86 89       	ldd	r24, Z+22	; 0x16
    1ab6:	82 60       	ori	r24, 0x02	; 2
    1ab8:	56 96       	adiw	r26, 0x16	; 22
    1aba:	8c 93       	st	X, r24
    1abc:	56 97       	sbiw	r26, 0x16	; 22
    1abe:	3a c0       	rjmp	.+116    	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(TOI1):
			SET_BIT(TIMS->TIMSK,TOIE1);
    1ac0:	a3 e4       	ldi	r26, 0x43	; 67
    1ac2:	b0 e0       	ldi	r27, 0x00	; 0
    1ac4:	e3 e4       	ldi	r30, 0x43	; 67
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	86 89       	ldd	r24, Z+22	; 0x16
    1aca:	84 60       	ori	r24, 0x04	; 4
    1acc:	56 96       	adiw	r26, 0x16	; 22
    1ace:	8c 93       	st	X, r24
    1ad0:	56 97       	sbiw	r26, 0x16	; 22
    1ad2:	30 c0       	rjmp	.+96     	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(OCI1B):
			SET_BIT(TIMS->TIMSK,OCIE1B);
    1ad4:	a3 e4       	ldi	r26, 0x43	; 67
    1ad6:	b0 e0       	ldi	r27, 0x00	; 0
    1ad8:	e3 e4       	ldi	r30, 0x43	; 67
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	86 89       	ldd	r24, Z+22	; 0x16
    1ade:	88 60       	ori	r24, 0x08	; 8
    1ae0:	56 96       	adiw	r26, 0x16	; 22
    1ae2:	8c 93       	st	X, r24
    1ae4:	56 97       	sbiw	r26, 0x16	; 22
    1ae6:	26 c0       	rjmp	.+76     	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(OCI1A):
			SET_BIT(TIMS->TIMSK,OCI1A);
    1ae8:	a3 e4       	ldi	r26, 0x43	; 67
    1aea:	b0 e0       	ldi	r27, 0x00	; 0
    1aec:	e3 e4       	ldi	r30, 0x43	; 67
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	86 89       	ldd	r24, Z+22	; 0x16
    1af2:	80 61       	ori	r24, 0x10	; 16
    1af4:	56 96       	adiw	r26, 0x16	; 22
    1af6:	8c 93       	st	X, r24
    1af8:	56 97       	sbiw	r26, 0x16	; 22
    1afa:	1c c0       	rjmp	.+56     	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(TICI1):
			SET_BIT(TIMS->TIMSK,TICIE1);
    1afc:	a3 e4       	ldi	r26, 0x43	; 67
    1afe:	b0 e0       	ldi	r27, 0x00	; 0
    1b00:	e3 e4       	ldi	r30, 0x43	; 67
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	86 89       	ldd	r24, Z+22	; 0x16
    1b06:	80 62       	ori	r24, 0x20	; 32
    1b08:	56 96       	adiw	r26, 0x16	; 22
    1b0a:	8c 93       	st	X, r24
    1b0c:	56 97       	sbiw	r26, 0x16	; 22
    1b0e:	12 c0       	rjmp	.+36     	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(TOI2):
			SET_BIT(TIMS->TIMSK,TOIE2);
    1b10:	a3 e4       	ldi	r26, 0x43	; 67
    1b12:	b0 e0       	ldi	r27, 0x00	; 0
    1b14:	e3 e4       	ldi	r30, 0x43	; 67
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	86 89       	ldd	r24, Z+22	; 0x16
    1b1a:	80 64       	ori	r24, 0x40	; 64
    1b1c:	56 96       	adiw	r26, 0x16	; 22
    1b1e:	8c 93       	st	X, r24
    1b20:	56 97       	sbiw	r26, 0x16	; 22
    1b22:	08 c0       	rjmp	.+16     	; 0x1b34 <TIM_voidEnableIntterput+0x118>
			break;
		case(OCI2):
			SET_BIT(TIMS->TIMSK,OCIE2);
    1b24:	a3 e4       	ldi	r26, 0x43	; 67
    1b26:	b0 e0       	ldi	r27, 0x00	; 0
    1b28:	e3 e4       	ldi	r30, 0x43	; 67
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	86 89       	ldd	r24, Z+22	; 0x16
    1b2e:	80 68       	ori	r24, 0x80	; 128
    1b30:	56 96       	adiw	r26, 0x16	; 22
    1b32:	8c 93       	st	X, r24
			break;
		default:
			break;
	}
	SET_BIT(TIMS->SREG,GIE);
    1b34:	a3 e4       	ldi	r26, 0x43	; 67
    1b36:	b0 e0       	ldi	r27, 0x00	; 0
    1b38:	e3 e4       	ldi	r30, 0x43	; 67
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	84 8d       	ldd	r24, Z+28	; 0x1c
    1b3e:	80 68       	ori	r24, 0x80	; 128
    1b40:	5c 96       	adiw	r26, 0x1c	; 28
    1b42:	8c 93       	st	X, r24
    1b44:	5c 97       	sbiw	r26, 0x1c	; 28
}
    1b46:	0f 90       	pop	r0
    1b48:	0f 90       	pop	r0
    1b4a:	0f 90       	pop	r0
    1b4c:	cf 91       	pop	r28
    1b4e:	df 91       	pop	r29
    1b50:	08 95       	ret

00001b52 <TIM_voidDisableIntterput>:
void TIM_voidDisableIntterput(TIM_INTERRUPT_ID copy_TIM_INTERRUPT_ID){
    1b52:	df 93       	push	r29
    1b54:	cf 93       	push	r28
    1b56:	00 d0       	rcall	.+0      	; 0x1b58 <TIM_voidDisableIntterput+0x6>
    1b58:	0f 92       	push	r0
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
    1b5e:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_TIM_INTERRUPT_ID){
    1b60:	89 81       	ldd	r24, Y+1	; 0x01
    1b62:	28 2f       	mov	r18, r24
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	3b 83       	std	Y+3, r19	; 0x03
    1b68:	2a 83       	std	Y+2, r18	; 0x02
    1b6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b6c:	9b 81       	ldd	r25, Y+3	; 0x03
    1b6e:	83 30       	cpi	r24, 0x03	; 3
    1b70:	91 05       	cpc	r25, r1
    1b72:	09 f4       	brne	.+2      	; 0x1b76 <TIM_voidDisableIntterput+0x24>
    1b74:	4a c0       	rjmp	.+148    	; 0x1c0a <TIM_voidDisableIntterput+0xb8>
    1b76:	2a 81       	ldd	r18, Y+2	; 0x02
    1b78:	3b 81       	ldd	r19, Y+3	; 0x03
    1b7a:	24 30       	cpi	r18, 0x04	; 4
    1b7c:	31 05       	cpc	r19, r1
    1b7e:	7c f4       	brge	.+30     	; 0x1b9e <TIM_voidDisableIntterput+0x4c>
    1b80:	8a 81       	ldd	r24, Y+2	; 0x02
    1b82:	9b 81       	ldd	r25, Y+3	; 0x03
    1b84:	81 30       	cpi	r24, 0x01	; 1
    1b86:	91 05       	cpc	r25, r1
    1b88:	61 f1       	breq	.+88     	; 0x1be2 <TIM_voidDisableIntterput+0x90>
    1b8a:	2a 81       	ldd	r18, Y+2	; 0x02
    1b8c:	3b 81       	ldd	r19, Y+3	; 0x03
    1b8e:	22 30       	cpi	r18, 0x02	; 2
    1b90:	31 05       	cpc	r19, r1
    1b92:	8c f5       	brge	.+98     	; 0x1bf6 <TIM_voidDisableIntterput+0xa4>
    1b94:	8a 81       	ldd	r24, Y+2	; 0x02
    1b96:	9b 81       	ldd	r25, Y+3	; 0x03
    1b98:	00 97       	sbiw	r24, 0x00	; 0
    1b9a:	c9 f0       	breq	.+50     	; 0x1bce <TIM_voidDisableIntterput+0x7c>
    1b9c:	67 c0       	rjmp	.+206    	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
    1b9e:	2a 81       	ldd	r18, Y+2	; 0x02
    1ba0:	3b 81       	ldd	r19, Y+3	; 0x03
    1ba2:	25 30       	cpi	r18, 0x05	; 5
    1ba4:	31 05       	cpc	r19, r1
    1ba6:	09 f4       	brne	.+2      	; 0x1baa <TIM_voidDisableIntterput+0x58>
    1ba8:	44 c0       	rjmp	.+136    	; 0x1c32 <TIM_voidDisableIntterput+0xe0>
    1baa:	8a 81       	ldd	r24, Y+2	; 0x02
    1bac:	9b 81       	ldd	r25, Y+3	; 0x03
    1bae:	85 30       	cpi	r24, 0x05	; 5
    1bb0:	91 05       	cpc	r25, r1
    1bb2:	ac f1       	brlt	.+106    	; 0x1c1e <TIM_voidDisableIntterput+0xcc>
    1bb4:	2a 81       	ldd	r18, Y+2	; 0x02
    1bb6:	3b 81       	ldd	r19, Y+3	; 0x03
    1bb8:	26 30       	cpi	r18, 0x06	; 6
    1bba:	31 05       	cpc	r19, r1
    1bbc:	09 f4       	brne	.+2      	; 0x1bc0 <TIM_voidDisableIntterput+0x6e>
    1bbe:	43 c0       	rjmp	.+134    	; 0x1c46 <TIM_voidDisableIntterput+0xf4>
    1bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc2:	9b 81       	ldd	r25, Y+3	; 0x03
    1bc4:	87 30       	cpi	r24, 0x07	; 7
    1bc6:	91 05       	cpc	r25, r1
    1bc8:	09 f4       	brne	.+2      	; 0x1bcc <TIM_voidDisableIntterput+0x7a>
    1bca:	47 c0       	rjmp	.+142    	; 0x1c5a <TIM_voidDisableIntterput+0x108>
    1bcc:	4f c0       	rjmp	.+158    	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
		case(TOI0):
			CLR_BIT(TIMS->TIMSK,TOIE0);
    1bce:	a3 e4       	ldi	r26, 0x43	; 67
    1bd0:	b0 e0       	ldi	r27, 0x00	; 0
    1bd2:	e3 e4       	ldi	r30, 0x43	; 67
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	86 89       	ldd	r24, Z+22	; 0x16
    1bd8:	8e 7f       	andi	r24, 0xFE	; 254
    1bda:	56 96       	adiw	r26, 0x16	; 22
    1bdc:	8c 93       	st	X, r24
    1bde:	56 97       	sbiw	r26, 0x16	; 22
    1be0:	45 c0       	rjmp	.+138    	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(OCI0):
			CLR_BIT(TIMS->TIMSK,OCIE0);
    1be2:	a3 e4       	ldi	r26, 0x43	; 67
    1be4:	b0 e0       	ldi	r27, 0x00	; 0
    1be6:	e3 e4       	ldi	r30, 0x43	; 67
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	86 89       	ldd	r24, Z+22	; 0x16
    1bec:	8d 7f       	andi	r24, 0xFD	; 253
    1bee:	56 96       	adiw	r26, 0x16	; 22
    1bf0:	8c 93       	st	X, r24
    1bf2:	56 97       	sbiw	r26, 0x16	; 22
    1bf4:	3b c0       	rjmp	.+118    	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(TOI1):
			CLR_BIT(TIMS->TIMSK,TOIE1);
    1bf6:	a3 e4       	ldi	r26, 0x43	; 67
    1bf8:	b0 e0       	ldi	r27, 0x00	; 0
    1bfa:	e3 e4       	ldi	r30, 0x43	; 67
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	86 89       	ldd	r24, Z+22	; 0x16
    1c00:	8b 7f       	andi	r24, 0xFB	; 251
    1c02:	56 96       	adiw	r26, 0x16	; 22
    1c04:	8c 93       	st	X, r24
    1c06:	56 97       	sbiw	r26, 0x16	; 22
    1c08:	31 c0       	rjmp	.+98     	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(OCI1B):
			CLR_BIT(TIMS->TIMSK,OCIE1B);
    1c0a:	a3 e4       	ldi	r26, 0x43	; 67
    1c0c:	b0 e0       	ldi	r27, 0x00	; 0
    1c0e:	e3 e4       	ldi	r30, 0x43	; 67
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	86 89       	ldd	r24, Z+22	; 0x16
    1c14:	87 7f       	andi	r24, 0xF7	; 247
    1c16:	56 96       	adiw	r26, 0x16	; 22
    1c18:	8c 93       	st	X, r24
    1c1a:	56 97       	sbiw	r26, 0x16	; 22
    1c1c:	27 c0       	rjmp	.+78     	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(OCI1A):
			CLR_BIT(TIMS->TIMSK,OCI1A);
    1c1e:	a3 e4       	ldi	r26, 0x43	; 67
    1c20:	b0 e0       	ldi	r27, 0x00	; 0
    1c22:	e3 e4       	ldi	r30, 0x43	; 67
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	86 89       	ldd	r24, Z+22	; 0x16
    1c28:	8f 7e       	andi	r24, 0xEF	; 239
    1c2a:	56 96       	adiw	r26, 0x16	; 22
    1c2c:	8c 93       	st	X, r24
    1c2e:	56 97       	sbiw	r26, 0x16	; 22
    1c30:	1d c0       	rjmp	.+58     	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(TICI1):
			CLR_BIT(TIMS->TIMSK,TICIE1);
    1c32:	a3 e4       	ldi	r26, 0x43	; 67
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e3 e4       	ldi	r30, 0x43	; 67
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	86 89       	ldd	r24, Z+22	; 0x16
    1c3c:	8f 7d       	andi	r24, 0xDF	; 223
    1c3e:	56 96       	adiw	r26, 0x16	; 22
    1c40:	8c 93       	st	X, r24
    1c42:	56 97       	sbiw	r26, 0x16	; 22
    1c44:	13 c0       	rjmp	.+38     	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(TOI2):
			CLR_BIT(TIMS->TIMSK,TOIE2);
    1c46:	a3 e4       	ldi	r26, 0x43	; 67
    1c48:	b0 e0       	ldi	r27, 0x00	; 0
    1c4a:	e3 e4       	ldi	r30, 0x43	; 67
    1c4c:	f0 e0       	ldi	r31, 0x00	; 0
    1c4e:	86 89       	ldd	r24, Z+22	; 0x16
    1c50:	8f 7b       	andi	r24, 0xBF	; 191
    1c52:	56 96       	adiw	r26, 0x16	; 22
    1c54:	8c 93       	st	X, r24
    1c56:	56 97       	sbiw	r26, 0x16	; 22
    1c58:	09 c0       	rjmp	.+18     	; 0x1c6c <TIM_voidDisableIntterput+0x11a>
			break;
		case(OCI2):
			CLR_BIT(TIMS->TIMSK,OCIE2);
    1c5a:	a3 e4       	ldi	r26, 0x43	; 67
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e3 e4       	ldi	r30, 0x43	; 67
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	86 89       	ldd	r24, Z+22	; 0x16
    1c64:	8f 77       	andi	r24, 0x7F	; 127
    1c66:	56 96       	adiw	r26, 0x16	; 22
    1c68:	8c 93       	st	X, r24
    1c6a:	56 97       	sbiw	r26, 0x16	; 22
			break;
		default:
			break;
		}
}
    1c6c:	0f 90       	pop	r0
    1c6e:	0f 90       	pop	r0
    1c70:	0f 90       	pop	r0
    1c72:	cf 91       	pop	r28
    1c74:	df 91       	pop	r29
    1c76:	08 95       	ret

00001c78 <TIM_voidGetISR>:
void TIM_voidGetISR(TIM_INTERRUPT_ID copy_TIM_INTERRUPT_ID,void (*pf)(void)){
    1c78:	df 93       	push	r29
    1c7a:	cf 93       	push	r28
    1c7c:	00 d0       	rcall	.+0      	; 0x1c7e <TIM_voidGetISR+0x6>
    1c7e:	00 d0       	rcall	.+0      	; 0x1c80 <TIM_voidGetISR+0x8>
    1c80:	0f 92       	push	r0
    1c82:	cd b7       	in	r28, 0x3d	; 61
    1c84:	de b7       	in	r29, 0x3e	; 62
    1c86:	89 83       	std	Y+1, r24	; 0x01
    1c88:	7b 83       	std	Y+3, r23	; 0x03
    1c8a:	6a 83       	std	Y+2, r22	; 0x02
	switch(copy_TIM_INTERRUPT_ID){
    1c8c:	89 81       	ldd	r24, Y+1	; 0x01
    1c8e:	28 2f       	mov	r18, r24
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	3d 83       	std	Y+5, r19	; 0x05
    1c94:	2c 83       	std	Y+4, r18	; 0x04
    1c96:	8c 81       	ldd	r24, Y+4	; 0x04
    1c98:	9d 81       	ldd	r25, Y+5	; 0x05
    1c9a:	83 30       	cpi	r24, 0x03	; 3
    1c9c:	91 05       	cpc	r25, r1
    1c9e:	09 f4       	brne	.+2      	; 0x1ca2 <TIM_voidGetISR+0x2a>
    1ca0:	3e c0       	rjmp	.+124    	; 0x1d1e <TIM_voidGetISR+0xa6>
    1ca2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ca4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ca6:	24 30       	cpi	r18, 0x04	; 4
    1ca8:	31 05       	cpc	r19, r1
    1caa:	7c f4       	brge	.+30     	; 0x1cca <TIM_voidGetISR+0x52>
    1cac:	8c 81       	ldd	r24, Y+4	; 0x04
    1cae:	9d 81       	ldd	r25, Y+5	; 0x05
    1cb0:	81 30       	cpi	r24, 0x01	; 1
    1cb2:	91 05       	cpc	r25, r1
    1cb4:	31 f1       	breq	.+76     	; 0x1d02 <TIM_voidGetISR+0x8a>
    1cb6:	2c 81       	ldd	r18, Y+4	; 0x04
    1cb8:	3d 81       	ldd	r19, Y+5	; 0x05
    1cba:	22 30       	cpi	r18, 0x02	; 2
    1cbc:	31 05       	cpc	r19, r1
    1cbe:	44 f5       	brge	.+80     	; 0x1d10 <TIM_voidGetISR+0x98>
    1cc0:	8c 81       	ldd	r24, Y+4	; 0x04
    1cc2:	9d 81       	ldd	r25, Y+5	; 0x05
    1cc4:	00 97       	sbiw	r24, 0x00	; 0
    1cc6:	b1 f0       	breq	.+44     	; 0x1cf4 <TIM_voidGetISR+0x7c>
    1cc8:	4c c0       	rjmp	.+152    	; 0x1d62 <TIM_voidGetISR+0xea>
    1cca:	2c 81       	ldd	r18, Y+4	; 0x04
    1ccc:	3d 81       	ldd	r19, Y+5	; 0x05
    1cce:	25 30       	cpi	r18, 0x05	; 5
    1cd0:	31 05       	cpc	r19, r1
    1cd2:	99 f1       	breq	.+102    	; 0x1d3a <TIM_voidGetISR+0xc2>
    1cd4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cd6:	9d 81       	ldd	r25, Y+5	; 0x05
    1cd8:	85 30       	cpi	r24, 0x05	; 5
    1cda:	91 05       	cpc	r25, r1
    1cdc:	3c f1       	brlt	.+78     	; 0x1d2c <TIM_voidGetISR+0xb4>
    1cde:	2c 81       	ldd	r18, Y+4	; 0x04
    1ce0:	3d 81       	ldd	r19, Y+5	; 0x05
    1ce2:	26 30       	cpi	r18, 0x06	; 6
    1ce4:	31 05       	cpc	r19, r1
    1ce6:	81 f1       	breq	.+96     	; 0x1d48 <TIM_voidGetISR+0xd0>
    1ce8:	8c 81       	ldd	r24, Y+4	; 0x04
    1cea:	9d 81       	ldd	r25, Y+5	; 0x05
    1cec:	87 30       	cpi	r24, 0x07	; 7
    1cee:	91 05       	cpc	r25, r1
    1cf0:	91 f1       	breq	.+100    	; 0x1d56 <TIM_voidGetISR+0xde>
    1cf2:	37 c0       	rjmp	.+110    	; 0x1d62 <TIM_voidGetISR+0xea>
		case(TOI0):
			TIMER0_OVF_pf=pf;
    1cf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf6:	9b 81       	ldd	r25, Y+3	; 0x03
    1cf8:	90 93 cb 01 	sts	0x01CB, r25
    1cfc:	80 93 ca 01 	sts	0x01CA, r24
    1d00:	30 c0       	rjmp	.+96     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(OCI0):
			TIMER0_COMP_pf=pf;
    1d02:	8a 81       	ldd	r24, Y+2	; 0x02
    1d04:	9b 81       	ldd	r25, Y+3	; 0x03
    1d06:	90 93 c9 01 	sts	0x01C9, r25
    1d0a:	80 93 c8 01 	sts	0x01C8, r24
    1d0e:	29 c0       	rjmp	.+82     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(TOI1):
			TIMER1_OVF_pf=pf;
    1d10:	8a 81       	ldd	r24, Y+2	; 0x02
    1d12:	9b 81       	ldd	r25, Y+3	; 0x03
    1d14:	90 93 c7 01 	sts	0x01C7, r25
    1d18:	80 93 c6 01 	sts	0x01C6, r24
    1d1c:	22 c0       	rjmp	.+68     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(OCI1B):
			TIMER1_COMPB_pf=pf;
    1d1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d20:	9b 81       	ldd	r25, Y+3	; 0x03
    1d22:	90 93 c5 01 	sts	0x01C5, r25
    1d26:	80 93 c4 01 	sts	0x01C4, r24
    1d2a:	1b c0       	rjmp	.+54     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(OCI1A):
			TIMER1_COMPA_pf=pf;
    1d2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d2e:	9b 81       	ldd	r25, Y+3	; 0x03
    1d30:	90 93 c3 01 	sts	0x01C3, r25
    1d34:	80 93 c2 01 	sts	0x01C2, r24
    1d38:	14 c0       	rjmp	.+40     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(TICI1):
			TIMER1_CAPT_pf=pf;
    1d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1d3e:	90 93 c1 01 	sts	0x01C1, r25
    1d42:	80 93 c0 01 	sts	0x01C0, r24
    1d46:	0d c0       	rjmp	.+26     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(TOI2):
			TIMER2_OVF_pf=pf;
    1d48:	8a 81       	ldd	r24, Y+2	; 0x02
    1d4a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d4c:	90 93 bf 01 	sts	0x01BF, r25
    1d50:	80 93 be 01 	sts	0x01BE, r24
    1d54:	06 c0       	rjmp	.+12     	; 0x1d62 <TIM_voidGetISR+0xea>
			break;
		case(OCI2):
			TIMER2_COMP_pf=pf;
    1d56:	8a 81       	ldd	r24, Y+2	; 0x02
    1d58:	9b 81       	ldd	r25, Y+3	; 0x03
    1d5a:	90 93 bd 01 	sts	0x01BD, r25
    1d5e:	80 93 bc 01 	sts	0x01BC, r24
			break;
		default:
			break;
			}
}
    1d62:	0f 90       	pop	r0
    1d64:	0f 90       	pop	r0
    1d66:	0f 90       	pop	r0
    1d68:	0f 90       	pop	r0
    1d6a:	0f 90       	pop	r0
    1d6c:	cf 91       	pop	r28
    1d6e:	df 91       	pop	r29
    1d70:	08 95       	ret

00001d72 <TIM_u16GetTimerCount>:
u16  TIM_u16GetTimerCount(TIM_ID copy_TIM_ID){
    1d72:	df 93       	push	r29
    1d74:	cf 93       	push	r28
    1d76:	00 d0       	rcall	.+0      	; 0x1d78 <TIM_u16GetTimerCount+0x6>
    1d78:	00 d0       	rcall	.+0      	; 0x1d7a <TIM_u16GetTimerCount+0x8>
    1d7a:	0f 92       	push	r0
    1d7c:	cd b7       	in	r28, 0x3d	; 61
    1d7e:	de b7       	in	r29, 0x3e	; 62
    1d80:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_TIM_ID){
    1d82:	89 81       	ldd	r24, Y+1	; 0x01
    1d84:	28 2f       	mov	r18, r24
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	3d 83       	std	Y+5, r19	; 0x05
    1d8a:	2c 83       	std	Y+4, r18	; 0x04
    1d8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d8e:	9d 81       	ldd	r25, Y+5	; 0x05
    1d90:	81 30       	cpi	r24, 0x01	; 1
    1d92:	91 05       	cpc	r25, r1
    1d94:	89 f0       	breq	.+34     	; 0x1db8 <TIM_u16GetTimerCount+0x46>
    1d96:	2c 81       	ldd	r18, Y+4	; 0x04
    1d98:	3d 81       	ldd	r19, Y+5	; 0x05
    1d9a:	22 30       	cpi	r18, 0x02	; 2
    1d9c:	31 05       	cpc	r19, r1
    1d9e:	99 f0       	breq	.+38     	; 0x1dc6 <TIM_u16GetTimerCount+0x54>
    1da0:	8c 81       	ldd	r24, Y+4	; 0x04
    1da2:	9d 81       	ldd	r25, Y+5	; 0x05
    1da4:	00 97       	sbiw	r24, 0x00	; 0
    1da6:	b9 f4       	brne	.+46     	; 0x1dd6 <TIM_u16GetTimerCount+0x64>
		case (TIM0):
				return (u16) TIMS->TCNT0;
    1da8:	e3 e4       	ldi	r30, 0x43	; 67
    1daa:	f0 e0       	ldi	r31, 0x00	; 0
    1dac:	87 85       	ldd	r24, Z+15	; 0x0f
    1dae:	28 2f       	mov	r18, r24
    1db0:	30 e0       	ldi	r19, 0x00	; 0
    1db2:	3b 83       	std	Y+3, r19	; 0x03
    1db4:	2a 83       	std	Y+2, r18	; 0x02
    1db6:	11 c0       	rjmp	.+34     	; 0x1dda <TIM_u16GetTimerCount+0x68>
			break;
		case (TIM1):
				return (u16) TIMS->TCNT1;
    1db8:	e3 e4       	ldi	r30, 0x43	; 67
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	81 85       	ldd	r24, Z+9	; 0x09
    1dbe:	92 85       	ldd	r25, Z+10	; 0x0a
    1dc0:	9b 83       	std	Y+3, r25	; 0x03
    1dc2:	8a 83       	std	Y+2, r24	; 0x02
    1dc4:	0a c0       	rjmp	.+20     	; 0x1dda <TIM_u16GetTimerCount+0x68>
			break;
		case (TIM2):
				return (u16) TIMS->TCNT2;
    1dc6:	e3 e4       	ldi	r30, 0x43	; 67
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	81 81       	ldd	r24, Z+1	; 0x01
    1dcc:	28 2f       	mov	r18, r24
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	3b 83       	std	Y+3, r19	; 0x03
    1dd2:	2a 83       	std	Y+2, r18	; 0x02
    1dd4:	02 c0       	rjmp	.+4      	; 0x1dda <TIM_u16GetTimerCount+0x68>
			break;
		default:
				return (u16) 0;
    1dd6:	1b 82       	std	Y+3, r1	; 0x03
    1dd8:	1a 82       	std	Y+2, r1	; 0x02
    1dda:	8a 81       	ldd	r24, Y+2	; 0x02
    1ddc:	9b 81       	ldd	r25, Y+3	; 0x03
			break;

	}
}
    1dde:	0f 90       	pop	r0
    1de0:	0f 90       	pop	r0
    1de2:	0f 90       	pop	r0
    1de4:	0f 90       	pop	r0
    1de6:	0f 90       	pop	r0
    1de8:	cf 91       	pop	r28
    1dea:	df 91       	pop	r29
    1dec:	08 95       	ret

00001dee <TIM_voidSetComperMatch>:
void TIM_voidSetComperMatch(TIMS_COMPERMATCH_T copy_TIMS_COMPERMATCH_T,u16 copy_u16ComperMatchValue){
    1dee:	df 93       	push	r29
    1df0:	cf 93       	push	r28
    1df2:	00 d0       	rcall	.+0      	; 0x1df4 <TIM_voidSetComperMatch+0x6>
    1df4:	00 d0       	rcall	.+0      	; 0x1df6 <TIM_voidSetComperMatch+0x8>
    1df6:	0f 92       	push	r0
    1df8:	cd b7       	in	r28, 0x3d	; 61
    1dfa:	de b7       	in	r29, 0x3e	; 62
    1dfc:	89 83       	std	Y+1, r24	; 0x01
    1dfe:	7b 83       	std	Y+3, r23	; 0x03
    1e00:	6a 83       	std	Y+2, r22	; 0x02
	switch(copy_TIMS_COMPERMATCH_T){
    1e02:	89 81       	ldd	r24, Y+1	; 0x01
    1e04:	28 2f       	mov	r18, r24
    1e06:	30 e0       	ldi	r19, 0x00	; 0
    1e08:	3d 83       	std	Y+5, r19	; 0x05
    1e0a:	2c 83       	std	Y+4, r18	; 0x04
    1e0c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e0e:	9d 81       	ldd	r25, Y+5	; 0x05
    1e10:	82 30       	cpi	r24, 0x02	; 2
    1e12:	91 05       	cpc	r25, r1
    1e14:	31 f1       	breq	.+76     	; 0x1e62 <TIM_voidSetComperMatch+0x74>
    1e16:	2c 81       	ldd	r18, Y+4	; 0x04
    1e18:	3d 81       	ldd	r19, Y+5	; 0x05
    1e1a:	23 30       	cpi	r18, 0x03	; 3
    1e1c:	31 05       	cpc	r19, r1
    1e1e:	54 f4       	brge	.+20     	; 0x1e34 <TIM_voidSetComperMatch+0x46>
    1e20:	8c 81       	ldd	r24, Y+4	; 0x04
    1e22:	9d 81       	ldd	r25, Y+5	; 0x05
    1e24:	00 97       	sbiw	r24, 0x00	; 0
    1e26:	89 f0       	breq	.+34     	; 0x1e4a <TIM_voidSetComperMatch+0x5c>
    1e28:	2c 81       	ldd	r18, Y+4	; 0x04
    1e2a:	3d 81       	ldd	r19, Y+5	; 0x05
    1e2c:	21 30       	cpi	r18, 0x01	; 1
    1e2e:	31 05       	cpc	r19, r1
    1e30:	89 f0       	breq	.+34     	; 0x1e54 <TIM_voidSetComperMatch+0x66>
    1e32:	29 c0       	rjmp	.+82     	; 0x1e86 <TIM_voidSetComperMatch+0x98>
    1e34:	8c 81       	ldd	r24, Y+4	; 0x04
    1e36:	9d 81       	ldd	r25, Y+5	; 0x05
    1e38:	83 30       	cpi	r24, 0x03	; 3
    1e3a:	91 05       	cpc	r25, r1
    1e3c:	01 f1       	breq	.+64     	; 0x1e7e <TIM_voidSetComperMatch+0x90>
    1e3e:	2c 81       	ldd	r18, Y+4	; 0x04
    1e40:	3d 81       	ldd	r19, Y+5	; 0x05
    1e42:	24 30       	cpi	r18, 0x04	; 4
    1e44:	31 05       	cpc	r19, r1
    1e46:	a1 f0       	breq	.+40     	; 0x1e70 <TIM_voidSetComperMatch+0x82>
    1e48:	1e c0       	rjmp	.+60     	; 0x1e86 <TIM_voidSetComperMatch+0x98>
	case(OC0):
		TIMS->OCR0 =	(u8)copy_u16ComperMatchValue;
    1e4a:	e3 e4       	ldi	r30, 0x43	; 67
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e50:	81 8f       	std	Z+25, r24	; 0x19
    1e52:	19 c0       	rjmp	.+50     	; 0x1e86 <TIM_voidSetComperMatch+0x98>
	break;
	case(OC1B):
		TIMS->OCR1B =	(u16)copy_u16ComperMatchValue;
    1e54:	e3 e4       	ldi	r30, 0x43	; 67
    1e56:	f0 e0       	ldi	r31, 0x00	; 0
    1e58:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e5c:	96 83       	std	Z+6, r25	; 0x06
    1e5e:	85 83       	std	Z+5, r24	; 0x05
    1e60:	12 c0       	rjmp	.+36     	; 0x1e86 <TIM_voidSetComperMatch+0x98>
		break;
	case(OC1A):
		TIMS->OCR1A =	(u16)copy_u16ComperMatchValue;
    1e62:	e3 e4       	ldi	r30, 0x43	; 67
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	8a 81       	ldd	r24, Y+2	; 0x02
    1e68:	9b 81       	ldd	r25, Y+3	; 0x03
    1e6a:	90 87       	std	Z+8, r25	; 0x08
    1e6c:	87 83       	std	Z+7, r24	; 0x07
    1e6e:	0b c0       	rjmp	.+22     	; 0x1e86 <TIM_voidSetComperMatch+0x98>
		break;
	case(ICR):
		TIMS->ICR1 =	(u16)copy_u16ComperMatchValue;
    1e70:	e3 e4       	ldi	r30, 0x43	; 67
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	8a 81       	ldd	r24, Y+2	; 0x02
    1e76:	9b 81       	ldd	r25, Y+3	; 0x03
    1e78:	94 83       	std	Z+4, r25	; 0x04
    1e7a:	83 83       	std	Z+3, r24	; 0x03
    1e7c:	04 c0       	rjmp	.+8      	; 0x1e86 <TIM_voidSetComperMatch+0x98>
		break;
	case(OC2):
		TIMS->OCR2 = 	(u8)copy_u16ComperMatchValue;
    1e7e:	e3 e4       	ldi	r30, 0x43	; 67
    1e80:	f0 e0       	ldi	r31, 0x00	; 0
    1e82:	8a 81       	ldd	r24, Y+2	; 0x02
    1e84:	80 83       	st	Z, r24
		break;
	default:
		break;
	}
}
    1e86:	0f 90       	pop	r0
    1e88:	0f 90       	pop	r0
    1e8a:	0f 90       	pop	r0
    1e8c:	0f 90       	pop	r0
    1e8e:	0f 90       	pop	r0
    1e90:	cf 91       	pop	r28
    1e92:	df 91       	pop	r29
    1e94:	08 95       	ret

00001e96 <TIM_voidSetCountRegister>:
void TIM_voidSetCountRegister(TIM_ID copy_TIM_ID, u16 copy_u16CountValue){
    1e96:	df 93       	push	r29
    1e98:	cf 93       	push	r28
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <TIM_voidSetCountRegister+0x6>
    1e9c:	00 d0       	rcall	.+0      	; 0x1e9e <TIM_voidSetCountRegister+0x8>
    1e9e:	0f 92       	push	r0
    1ea0:	cd b7       	in	r28, 0x3d	; 61
    1ea2:	de b7       	in	r29, 0x3e	; 62
    1ea4:	89 83       	std	Y+1, r24	; 0x01
    1ea6:	7b 83       	std	Y+3, r23	; 0x03
    1ea8:	6a 83       	std	Y+2, r22	; 0x02
	switch(copy_TIM_ID){
    1eaa:	89 81       	ldd	r24, Y+1	; 0x01
    1eac:	28 2f       	mov	r18, r24
    1eae:	30 e0       	ldi	r19, 0x00	; 0
    1eb0:	3d 83       	std	Y+5, r19	; 0x05
    1eb2:	2c 83       	std	Y+4, r18	; 0x04
    1eb4:	8c 81       	ldd	r24, Y+4	; 0x04
    1eb6:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb8:	81 30       	cpi	r24, 0x01	; 1
    1eba:	91 05       	cpc	r25, r1
    1ebc:	71 f0       	breq	.+28     	; 0x1eda <TIM_voidSetCountRegister+0x44>
    1ebe:	2c 81       	ldd	r18, Y+4	; 0x04
    1ec0:	3d 81       	ldd	r19, Y+5	; 0x05
    1ec2:	22 30       	cpi	r18, 0x02	; 2
    1ec4:	31 05       	cpc	r19, r1
    1ec6:	81 f0       	breq	.+32     	; 0x1ee8 <TIM_voidSetCountRegister+0x52>
    1ec8:	8c 81       	ldd	r24, Y+4	; 0x04
    1eca:	9d 81       	ldd	r25, Y+5	; 0x05
    1ecc:	00 97       	sbiw	r24, 0x00	; 0
    1ece:	81 f4       	brne	.+32     	; 0x1ef0 <TIM_voidSetCountRegister+0x5a>
		case (TIM0):
			TIMS->TCNT0=	(u8)copy_u16CountValue;
    1ed0:	e3 e4       	ldi	r30, 0x43	; 67
    1ed2:	f0 e0       	ldi	r31, 0x00	; 0
    1ed4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed6:	87 87       	std	Z+15, r24	; 0x0f
    1ed8:	0b c0       	rjmp	.+22     	; 0x1ef0 <TIM_voidSetCountRegister+0x5a>
			break;
		case (TIM1):
			TIMS->TCNT1=	(u16)copy_u16CountValue;
    1eda:	e3 e4       	ldi	r30, 0x43	; 67
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ee2:	92 87       	std	Z+10, r25	; 0x0a
    1ee4:	81 87       	std	Z+9, r24	; 0x09
    1ee6:	04 c0       	rjmp	.+8      	; 0x1ef0 <TIM_voidSetCountRegister+0x5a>
			break;
		case (TIM2):
			TIMS->TCNT2=	(u8)copy_u16CountValue;
    1ee8:	e3 e4       	ldi	r30, 0x43	; 67
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	8a 81       	ldd	r24, Y+2	; 0x02
    1eee:	81 83       	std	Z+1, r24	; 0x01
			break;
		default:
			break;

		}
}
    1ef0:	0f 90       	pop	r0
    1ef2:	0f 90       	pop	r0
    1ef4:	0f 90       	pop	r0
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <TIM_voidMakeActionAsynchronous>:
void TIM_voidMakeActionAsynchronous(TIM_ID copy_TIM_ID,u32 copy_Delay_ms,void (*pf)(void)){
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	cd b7       	in	r28, 0x3d	; 61
    1f06:	de b7       	in	r29, 0x3e	; 62
    1f08:	63 97       	sbiw	r28, 0x13	; 19
    1f0a:	0f b6       	in	r0, 0x3f	; 63
    1f0c:	f8 94       	cli
    1f0e:	de bf       	out	0x3e, r29	; 62
    1f10:	0f be       	out	0x3f, r0	; 63
    1f12:	cd bf       	out	0x3d, r28	; 61
    1f14:	8b 87       	std	Y+11, r24	; 0x0b
    1f16:	4c 87       	std	Y+12, r20	; 0x0c
    1f18:	5d 87       	std	Y+13, r21	; 0x0d
    1f1a:	6e 87       	std	Y+14, r22	; 0x0e
    1f1c:	7f 87       	std	Y+15, r23	; 0x0f
    1f1e:	39 8b       	std	Y+17, r19	; 0x11
    1f20:	28 8b       	std	Y+16, r18	; 0x10
	u32 TickTime=1024/TIM_CPU_F;
    1f22:	80 e8       	ldi	r24, 0x80	; 128
    1f24:	90 e0       	ldi	r25, 0x00	; 0
    1f26:	a0 e0       	ldi	r26, 0x00	; 0
    1f28:	b0 e0       	ldi	r27, 0x00	; 0
    1f2a:	8f 83       	std	Y+7, r24	; 0x07
    1f2c:	98 87       	std	Y+8, r25	; 0x08
    1f2e:	a9 87       	std	Y+9, r26	; 0x09
    1f30:	ba 87       	std	Y+10, r27	; 0x0a
	u16 Drisredcounts=0;
    1f32:	1e 82       	std	Y+6, r1	; 0x06
    1f34:	1d 82       	std	Y+5, r1	; 0x05
	u32 OverFlowTime=0;
    1f36:	19 82       	std	Y+1, r1	; 0x01
    1f38:	1a 82       	std	Y+2, r1	; 0x02
    1f3a:	1b 82       	std	Y+3, r1	; 0x03
    1f3c:	1c 82       	std	Y+4, r1	; 0x04
	switch(copy_TIM_ID){
    1f3e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f40:	28 2f       	mov	r18, r24
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	3b 8b       	std	Y+19, r19	; 0x13
    1f46:	2a 8b       	std	Y+18, r18	; 0x12
    1f48:	8a 89       	ldd	r24, Y+18	; 0x12
    1f4a:	9b 89       	ldd	r25, Y+19	; 0x13
    1f4c:	81 30       	cpi	r24, 0x01	; 1
    1f4e:	91 05       	cpc	r25, r1
    1f50:	09 f4       	brne	.+2      	; 0x1f54 <TIM_voidMakeActionAsynchronous+0x54>
    1f52:	82 c0       	rjmp	.+260    	; 0x2058 <TIM_voidMakeActionAsynchronous+0x158>
    1f54:	2a 89       	ldd	r18, Y+18	; 0x12
    1f56:	3b 89       	ldd	r19, Y+19	; 0x13
    1f58:	22 30       	cpi	r18, 0x02	; 2
    1f5a:	31 05       	cpc	r19, r1
    1f5c:	09 f4       	brne	.+2      	; 0x1f60 <TIM_voidMakeActionAsynchronous+0x60>
    1f5e:	fe c0       	rjmp	.+508    	; 0x215c <TIM_voidMakeActionAsynchronous+0x25c>
    1f60:	8a 89       	ldd	r24, Y+18	; 0x12
    1f62:	9b 89       	ldd	r25, Y+19	; 0x13
    1f64:	00 97       	sbiw	r24, 0x00	; 0
    1f66:	09 f0       	breq	.+2      	; 0x1f6a <TIM_voidMakeActionAsynchronous+0x6a>
    1f68:	6f c1       	rjmp	.+734    	; 0x2248 <TIM_voidMakeActionAsynchronous+0x348>
			case (TIM0):
				OverFlowTime=TickTime*TIM0_OVERFLOW_COUNTS;
    1f6a:	8f 81       	ldd	r24, Y+7	; 0x07
    1f6c:	98 85       	ldd	r25, Y+8	; 0x08
    1f6e:	a9 85       	ldd	r26, Y+9	; 0x09
    1f70:	ba 85       	ldd	r27, Y+10	; 0x0a
    1f72:	ba 2f       	mov	r27, r26
    1f74:	a9 2f       	mov	r26, r25
    1f76:	98 2f       	mov	r25, r24
    1f78:	88 27       	eor	r24, r24
    1f7a:	89 83       	std	Y+1, r24	; 0x01
    1f7c:	9a 83       	std	Y+2, r25	; 0x02
    1f7e:	ab 83       	std	Y+3, r26	; 0x03
    1f80:	bc 83       	std	Y+4, r27	; 0x04
				TIM0_OverFlowTimes=(copy_Delay_ms*1000)/OverFlowTime;
    1f82:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f84:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f86:	ae 85       	ldd	r26, Y+14	; 0x0e
    1f88:	bf 85       	ldd	r27, Y+15	; 0x0f
    1f8a:	28 ee       	ldi	r18, 0xE8	; 232
    1f8c:	33 e0       	ldi	r19, 0x03	; 3
    1f8e:	40 e0       	ldi	r20, 0x00	; 0
    1f90:	50 e0       	ldi	r21, 0x00	; 0
    1f92:	bc 01       	movw	r22, r24
    1f94:	cd 01       	movw	r24, r26
    1f96:	0e 94 ce 23 	call	0x479c	; 0x479c <__mulsi3>
    1f9a:	dc 01       	movw	r26, r24
    1f9c:	cb 01       	movw	r24, r22
    1f9e:	29 81       	ldd	r18, Y+1	; 0x01
    1fa0:	3a 81       	ldd	r19, Y+2	; 0x02
    1fa2:	4b 81       	ldd	r20, Y+3	; 0x03
    1fa4:	5c 81       	ldd	r21, Y+4	; 0x04
    1fa6:	bc 01       	movw	r22, r24
    1fa8:	cd 01       	movw	r24, r26
    1faa:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    1fae:	da 01       	movw	r26, r20
    1fb0:	c9 01       	movw	r24, r18
    1fb2:	80 93 d6 01 	sts	0x01D6, r24
    1fb6:	90 93 d7 01 	sts	0x01D7, r25
    1fba:	a0 93 d8 01 	sts	0x01D8, r26
    1fbe:	b0 93 d9 01 	sts	0x01D9, r27
				Drisredcounts=(copy_Delay_ms*1000)%OverFlowTime;
    1fc2:	8c 85       	ldd	r24, Y+12	; 0x0c
    1fc4:	9d 85       	ldd	r25, Y+13	; 0x0d
    1fc6:	ae 85       	ldd	r26, Y+14	; 0x0e
    1fc8:	bf 85       	ldd	r27, Y+15	; 0x0f
    1fca:	28 ee       	ldi	r18, 0xE8	; 232
    1fcc:	33 e0       	ldi	r19, 0x03	; 3
    1fce:	40 e0       	ldi	r20, 0x00	; 0
    1fd0:	50 e0       	ldi	r21, 0x00	; 0
    1fd2:	bc 01       	movw	r22, r24
    1fd4:	cd 01       	movw	r24, r26
    1fd6:	0e 94 ce 23 	call	0x479c	; 0x479c <__mulsi3>
    1fda:	dc 01       	movw	r26, r24
    1fdc:	cb 01       	movw	r24, r22
    1fde:	29 81       	ldd	r18, Y+1	; 0x01
    1fe0:	3a 81       	ldd	r19, Y+2	; 0x02
    1fe2:	4b 81       	ldd	r20, Y+3	; 0x03
    1fe4:	5c 81       	ldd	r21, Y+4	; 0x04
    1fe6:	bc 01       	movw	r22, r24
    1fe8:	cd 01       	movw	r24, r26
    1fea:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    1fee:	dc 01       	movw	r26, r24
    1ff0:	cb 01       	movw	r24, r22
    1ff2:	9e 83       	std	Y+6, r25	; 0x06
    1ff4:	8d 83       	std	Y+5, r24	; 0x05
				TIM0_PreLoadCunts=TIM0_OVERFLOW_COUNTS-(Drisredcounts/TickTime);
    1ff6:	8d 81       	ldd	r24, Y+5	; 0x05
    1ff8:	9e 81       	ldd	r25, Y+6	; 0x06
    1ffa:	cc 01       	movw	r24, r24
    1ffc:	a0 e0       	ldi	r26, 0x00	; 0
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	2f 81       	ldd	r18, Y+7	; 0x07
    2002:	38 85       	ldd	r19, Y+8	; 0x08
    2004:	49 85       	ldd	r20, Y+9	; 0x09
    2006:	5a 85       	ldd	r21, Y+10	; 0x0a
    2008:	bc 01       	movw	r22, r24
    200a:	cd 01       	movw	r24, r26
    200c:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    2010:	da 01       	movw	r26, r20
    2012:	c9 01       	movw	r24, r18
    2014:	81 95       	neg	r24
    2016:	80 93 d2 01 	sts	0x01D2, r24
				TIM_voidIni(TIM0);
    201a:	80 e0       	ldi	r24, 0x00	; 0
    201c:	0e 94 9d 08 	call	0x113a	; 0x113a <TIM_voidIni>
				TIM_voidSetCountRegister(TIM0,TIM0_PreLoadCunts);
    2020:	80 91 d2 01 	lds	r24, 0x01D2
    2024:	28 2f       	mov	r18, r24
    2026:	30 e0       	ldi	r19, 0x00	; 0
    2028:	80 e0       	ldi	r24, 0x00	; 0
    202a:	b9 01       	movw	r22, r18
    202c:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <TIM_voidSetCountRegister>
				TIM_voidEnableIntterput(TOI0);
    2030:	80 e0       	ldi	r24, 0x00	; 0
    2032:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <TIM_voidEnableIntterput>
				TIM0_ActionAsynchronou_ptr=pf;
    2036:	88 89       	ldd	r24, Y+16	; 0x10
    2038:	99 89       	ldd	r25, Y+17	; 0x11
    203a:	90 93 cd 01 	sts	0x01CD, r25
    203e:	80 93 cc 01 	sts	0x01CC, r24
				TIM_voidGetISR(TOI0,TIM0_ActionAsynchronou);
    2042:	2f e7       	ldi	r18, 0x7F	; 127
    2044:	31 e1       	ldi	r19, 0x11	; 17
    2046:	80 e0       	ldi	r24, 0x00	; 0
    2048:	b9 01       	movw	r22, r18
    204a:	0e 94 3c 0e 	call	0x1c78	; 0x1c78 <TIM_voidGetISR>
				TIM_voidStart(TIM0,TIMS_DIVISION_1024);
    204e:	80 e0       	ldi	r24, 0x00	; 0
    2050:	67 e0       	ldi	r22, 0x07	; 7
    2052:	0e 94 4c 09 	call	0x1298	; 0x1298 <TIM_voidStart>
    2056:	f8 c0       	rjmp	.+496    	; 0x2248 <TIM_voidMakeActionAsynchronous+0x348>
				break;
			case (TIM1):
				TickTime=8/TIM_CPU_F;
    2058:	81 e0       	ldi	r24, 0x01	; 1
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e0       	ldi	r26, 0x00	; 0
    205e:	b0 e0       	ldi	r27, 0x00	; 0
    2060:	8f 83       	std	Y+7, r24	; 0x07
    2062:	98 87       	std	Y+8, r25	; 0x08
    2064:	a9 87       	std	Y+9, r26	; 0x09
    2066:	ba 87       	std	Y+10, r27	; 0x0a
				OverFlowTime=TickTime*TIM1_OVERFLOW_COUNTS;
    2068:	8f 81       	ldd	r24, Y+7	; 0x07
    206a:	98 85       	ldd	r25, Y+8	; 0x08
    206c:	a9 85       	ldd	r26, Y+9	; 0x09
    206e:	ba 85       	ldd	r27, Y+10	; 0x0a
    2070:	dc 01       	movw	r26, r24
    2072:	99 27       	eor	r25, r25
    2074:	88 27       	eor	r24, r24
    2076:	89 83       	std	Y+1, r24	; 0x01
    2078:	9a 83       	std	Y+2, r25	; 0x02
    207a:	ab 83       	std	Y+3, r26	; 0x03
    207c:	bc 83       	std	Y+4, r27	; 0x04
				TIM1_OverFlowTimes=(copy_Delay_ms*1000)/OverFlowTime;
    207e:	8c 85       	ldd	r24, Y+12	; 0x0c
    2080:	9d 85       	ldd	r25, Y+13	; 0x0d
    2082:	ae 85       	ldd	r26, Y+14	; 0x0e
    2084:	bf 85       	ldd	r27, Y+15	; 0x0f
    2086:	28 ee       	ldi	r18, 0xE8	; 232
    2088:	33 e0       	ldi	r19, 0x03	; 3
    208a:	40 e0       	ldi	r20, 0x00	; 0
    208c:	50 e0       	ldi	r21, 0x00	; 0
    208e:	bc 01       	movw	r22, r24
    2090:	cd 01       	movw	r24, r26
    2092:	0e 94 ce 23 	call	0x479c	; 0x479c <__mulsi3>
    2096:	dc 01       	movw	r26, r24
    2098:	cb 01       	movw	r24, r22
    209a:	29 81       	ldd	r18, Y+1	; 0x01
    209c:	3a 81       	ldd	r19, Y+2	; 0x02
    209e:	4b 81       	ldd	r20, Y+3	; 0x03
    20a0:	5c 81       	ldd	r21, Y+4	; 0x04
    20a2:	bc 01       	movw	r22, r24
    20a4:	cd 01       	movw	r24, r26
    20a6:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    20aa:	da 01       	movw	r26, r20
    20ac:	c9 01       	movw	r24, r18
    20ae:	80 93 da 01 	sts	0x01DA, r24
    20b2:	90 93 db 01 	sts	0x01DB, r25
    20b6:	a0 93 dc 01 	sts	0x01DC, r26
    20ba:	b0 93 dd 01 	sts	0x01DD, r27
				Drisredcounts=(copy_Delay_ms*1000)%OverFlowTime;
    20be:	8c 85       	ldd	r24, Y+12	; 0x0c
    20c0:	9d 85       	ldd	r25, Y+13	; 0x0d
    20c2:	ae 85       	ldd	r26, Y+14	; 0x0e
    20c4:	bf 85       	ldd	r27, Y+15	; 0x0f
    20c6:	28 ee       	ldi	r18, 0xE8	; 232
    20c8:	33 e0       	ldi	r19, 0x03	; 3
    20ca:	40 e0       	ldi	r20, 0x00	; 0
    20cc:	50 e0       	ldi	r21, 0x00	; 0
    20ce:	bc 01       	movw	r22, r24
    20d0:	cd 01       	movw	r24, r26
    20d2:	0e 94 ce 23 	call	0x479c	; 0x479c <__mulsi3>
    20d6:	dc 01       	movw	r26, r24
    20d8:	cb 01       	movw	r24, r22
    20da:	29 81       	ldd	r18, Y+1	; 0x01
    20dc:	3a 81       	ldd	r19, Y+2	; 0x02
    20de:	4b 81       	ldd	r20, Y+3	; 0x03
    20e0:	5c 81       	ldd	r21, Y+4	; 0x04
    20e2:	bc 01       	movw	r22, r24
    20e4:	cd 01       	movw	r24, r26
    20e6:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    20ea:	dc 01       	movw	r26, r24
    20ec:	cb 01       	movw	r24, r22
    20ee:	9e 83       	std	Y+6, r25	; 0x06
    20f0:	8d 83       	std	Y+5, r24	; 0x05
				TIM1_PreLoadCunts=TIM1_OVERFLOW_COUNTS-(Drisredcounts/TickTime);
    20f2:	8d 81       	ldd	r24, Y+5	; 0x05
    20f4:	9e 81       	ldd	r25, Y+6	; 0x06
    20f6:	cc 01       	movw	r24, r24
    20f8:	a0 e0       	ldi	r26, 0x00	; 0
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	2f 81       	ldd	r18, Y+7	; 0x07
    20fe:	38 85       	ldd	r19, Y+8	; 0x08
    2100:	49 85       	ldd	r20, Y+9	; 0x09
    2102:	5a 85       	ldd	r21, Y+10	; 0x0a
    2104:	bc 01       	movw	r22, r24
    2106:	cd 01       	movw	r24, r26
    2108:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    210c:	da 01       	movw	r26, r20
    210e:	c9 01       	movw	r24, r18
    2110:	90 95       	com	r25
    2112:	81 95       	neg	r24
    2114:	9f 4f       	sbci	r25, 0xFF	; 255
    2116:	90 93 d4 01 	sts	0x01D4, r25
    211a:	80 93 d3 01 	sts	0x01D3, r24
				TIM_voidIni(TIM1);
    211e:	81 e0       	ldi	r24, 0x01	; 1
    2120:	0e 94 9d 08 	call	0x113a	; 0x113a <TIM_voidIni>
				TIM_voidSetCountRegister(TIM1,TIM1_PreLoadCunts);
    2124:	20 91 d3 01 	lds	r18, 0x01D3
    2128:	30 91 d4 01 	lds	r19, 0x01D4
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	b9 01       	movw	r22, r18
    2130:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <TIM_voidSetCountRegister>
				TIM_voidEnableIntterput(TOI1);
    2134:	82 e0       	ldi	r24, 0x02	; 2
    2136:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <TIM_voidEnableIntterput>
				TIM1_ActionAsynchronou_ptr=pf;
    213a:	88 89       	ldd	r24, Y+16	; 0x10
    213c:	99 89       	ldd	r25, Y+17	; 0x11
    213e:	90 93 cf 01 	sts	0x01CF, r25
    2142:	80 93 ce 01 	sts	0x01CE, r24
				TIM_voidGetISR(TOI1,TIM1_ActionAsynchronou);
    2146:	20 ed       	ldi	r18, 0xD0	; 208
    2148:	31 e1       	ldi	r19, 0x11	; 17
    214a:	82 e0       	ldi	r24, 0x02	; 2
    214c:	b9 01       	movw	r22, r18
    214e:	0e 94 3c 0e 	call	0x1c78	; 0x1c78 <TIM_voidGetISR>
				TIM_voidStart(TIM1,TIMS_DIVISION_8);
    2152:	81 e0       	ldi	r24, 0x01	; 1
    2154:	62 e0       	ldi	r22, 0x02	; 2
    2156:	0e 94 4c 09 	call	0x1298	; 0x1298 <TIM_voidStart>
    215a:	76 c0       	rjmp	.+236    	; 0x2248 <TIM_voidMakeActionAsynchronous+0x348>
				break;
			case (TIM2):
				OverFlowTime=TickTime*TIM2_OVERFLOW_COUNTS;
    215c:	8f 81       	ldd	r24, Y+7	; 0x07
    215e:	98 85       	ldd	r25, Y+8	; 0x08
    2160:	a9 85       	ldd	r26, Y+9	; 0x09
    2162:	ba 85       	ldd	r27, Y+10	; 0x0a
    2164:	ba 2f       	mov	r27, r26
    2166:	a9 2f       	mov	r26, r25
    2168:	98 2f       	mov	r25, r24
    216a:	88 27       	eor	r24, r24
    216c:	89 83       	std	Y+1, r24	; 0x01
    216e:	9a 83       	std	Y+2, r25	; 0x02
    2170:	ab 83       	std	Y+3, r26	; 0x03
    2172:	bc 83       	std	Y+4, r27	; 0x04
				TIM2_OverFlowTimes=(copy_Delay_ms*1000)/OverFlowTime;
    2174:	8c 85       	ldd	r24, Y+12	; 0x0c
    2176:	9d 85       	ldd	r25, Y+13	; 0x0d
    2178:	ae 85       	ldd	r26, Y+14	; 0x0e
    217a:	bf 85       	ldd	r27, Y+15	; 0x0f
    217c:	28 ee       	ldi	r18, 0xE8	; 232
    217e:	33 e0       	ldi	r19, 0x03	; 3
    2180:	40 e0       	ldi	r20, 0x00	; 0
    2182:	50 e0       	ldi	r21, 0x00	; 0
    2184:	bc 01       	movw	r22, r24
    2186:	cd 01       	movw	r24, r26
    2188:	0e 94 ce 23 	call	0x479c	; 0x479c <__mulsi3>
    218c:	dc 01       	movw	r26, r24
    218e:	cb 01       	movw	r24, r22
    2190:	29 81       	ldd	r18, Y+1	; 0x01
    2192:	3a 81       	ldd	r19, Y+2	; 0x02
    2194:	4b 81       	ldd	r20, Y+3	; 0x03
    2196:	5c 81       	ldd	r21, Y+4	; 0x04
    2198:	bc 01       	movw	r22, r24
    219a:	cd 01       	movw	r24, r26
    219c:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    21a0:	da 01       	movw	r26, r20
    21a2:	c9 01       	movw	r24, r18
    21a4:	80 93 de 01 	sts	0x01DE, r24
    21a8:	90 93 df 01 	sts	0x01DF, r25
    21ac:	a0 93 e0 01 	sts	0x01E0, r26
    21b0:	b0 93 e1 01 	sts	0x01E1, r27
				Drisredcounts=(copy_Delay_ms*1000)%OverFlowTime;
    21b4:	8c 85       	ldd	r24, Y+12	; 0x0c
    21b6:	9d 85       	ldd	r25, Y+13	; 0x0d
    21b8:	ae 85       	ldd	r26, Y+14	; 0x0e
    21ba:	bf 85       	ldd	r27, Y+15	; 0x0f
    21bc:	28 ee       	ldi	r18, 0xE8	; 232
    21be:	33 e0       	ldi	r19, 0x03	; 3
    21c0:	40 e0       	ldi	r20, 0x00	; 0
    21c2:	50 e0       	ldi	r21, 0x00	; 0
    21c4:	bc 01       	movw	r22, r24
    21c6:	cd 01       	movw	r24, r26
    21c8:	0e 94 ce 23 	call	0x479c	; 0x479c <__mulsi3>
    21cc:	dc 01       	movw	r26, r24
    21ce:	cb 01       	movw	r24, r22
    21d0:	29 81       	ldd	r18, Y+1	; 0x01
    21d2:	3a 81       	ldd	r19, Y+2	; 0x02
    21d4:	4b 81       	ldd	r20, Y+3	; 0x03
    21d6:	5c 81       	ldd	r21, Y+4	; 0x04
    21d8:	bc 01       	movw	r22, r24
    21da:	cd 01       	movw	r24, r26
    21dc:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    21e0:	dc 01       	movw	r26, r24
    21e2:	cb 01       	movw	r24, r22
    21e4:	9e 83       	std	Y+6, r25	; 0x06
    21e6:	8d 83       	std	Y+5, r24	; 0x05
				TIM2_PreLoadCunts=TIM2_OVERFLOW_COUNTS-(Drisredcounts/TickTime);
    21e8:	8d 81       	ldd	r24, Y+5	; 0x05
    21ea:	9e 81       	ldd	r25, Y+6	; 0x06
    21ec:	cc 01       	movw	r24, r24
    21ee:	a0 e0       	ldi	r26, 0x00	; 0
    21f0:	b0 e0       	ldi	r27, 0x00	; 0
    21f2:	2f 81       	ldd	r18, Y+7	; 0x07
    21f4:	38 85       	ldd	r19, Y+8	; 0x08
    21f6:	49 85       	ldd	r20, Y+9	; 0x09
    21f8:	5a 85       	ldd	r21, Y+10	; 0x0a
    21fa:	bc 01       	movw	r22, r24
    21fc:	cd 01       	movw	r24, r26
    21fe:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    2202:	da 01       	movw	r26, r20
    2204:	c9 01       	movw	r24, r18
    2206:	81 95       	neg	r24
    2208:	80 93 d5 01 	sts	0x01D5, r24
				TIM_voidIni(TIM2);
    220c:	82 e0       	ldi	r24, 0x02	; 2
    220e:	0e 94 9d 08 	call	0x113a	; 0x113a <TIM_voidIni>
				TIM_voidSetCountRegister(TIM2,TIM2_PreLoadCunts);
    2212:	80 91 d5 01 	lds	r24, 0x01D5
    2216:	28 2f       	mov	r18, r24
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	82 e0       	ldi	r24, 0x02	; 2
    221c:	b9 01       	movw	r22, r18
    221e:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <TIM_voidSetCountRegister>
				TIM_voidEnableIntterput(TOI2);
    2222:	86 e0       	ldi	r24, 0x06	; 6
    2224:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <TIM_voidEnableIntterput>
				TIM2_ActionAsynchronou_ptr=pf;
    2228:	88 89       	ldd	r24, Y+16	; 0x10
    222a:	99 89       	ldd	r25, Y+17	; 0x11
    222c:	90 93 d1 01 	sts	0x01D1, r25
    2230:	80 93 d0 01 	sts	0x01D0, r24
				TIM_voidGetISR(TOI2,TIM2_ActionAsynchronou);
    2234:	21 e2       	ldi	r18, 0x21	; 33
    2236:	32 e1       	ldi	r19, 0x12	; 18
    2238:	86 e0       	ldi	r24, 0x06	; 6
    223a:	b9 01       	movw	r22, r18
    223c:	0e 94 3c 0e 	call	0x1c78	; 0x1c78 <TIM_voidGetISR>
				TIM_voidStart(TIM2,TIMS_DIVISION_1024);
    2240:	82 e0       	ldi	r24, 0x02	; 2
    2242:	67 e0       	ldi	r22, 0x07	; 7
    2244:	0e 94 4c 09 	call	0x1298	; 0x1298 <TIM_voidStart>
				break;
			default:
				break;

			}
}
    2248:	63 96       	adiw	r28, 0x13	; 19
    224a:	0f b6       	in	r0, 0x3f	; 63
    224c:	f8 94       	cli
    224e:	de bf       	out	0x3e, r29	; 62
    2250:	0f be       	out	0x3f, r0	; 63
    2252:	cd bf       	out	0x3d, r28	; 61
    2254:	cf 91       	pop	r28
    2256:	df 91       	pop	r29
    2258:	08 95       	ret

0000225a <TIM_voidSetPWMDC>:
void TIM_voidSetPWMDC(TIMS_COMPERMATCH_T copy_TIMS_COMPERMATCH_T,f32 copy_DC){
    225a:	df 93       	push	r29
    225c:	cf 93       	push	r28
    225e:	cd b7       	in	r28, 0x3d	; 61
    2260:	de b7       	in	r29, 0x3e	; 62
    2262:	27 97       	sbiw	r28, 0x07	; 7
    2264:	0f b6       	in	r0, 0x3f	; 63
    2266:	f8 94       	cli
    2268:	de bf       	out	0x3e, r29	; 62
    226a:	0f be       	out	0x3f, r0	; 63
    226c:	cd bf       	out	0x3d, r28	; 61
    226e:	89 83       	std	Y+1, r24	; 0x01
    2270:	4a 83       	std	Y+2, r20	; 0x02
    2272:	5b 83       	std	Y+3, r21	; 0x03
    2274:	6c 83       	std	Y+4, r22	; 0x04
    2276:	7d 83       	std	Y+5, r23	; 0x05

	switch(copy_TIMS_COMPERMATCH_T){
    2278:	89 81       	ldd	r24, Y+1	; 0x01
    227a:	28 2f       	mov	r18, r24
    227c:	30 e0       	ldi	r19, 0x00	; 0
    227e:	3f 83       	std	Y+7, r19	; 0x07
    2280:	2e 83       	std	Y+6, r18	; 0x06
    2282:	8e 81       	ldd	r24, Y+6	; 0x06
    2284:	9f 81       	ldd	r25, Y+7	; 0x07
    2286:	81 30       	cpi	r24, 0x01	; 1
    2288:	91 05       	cpc	r25, r1
    228a:	81 f1       	breq	.+96     	; 0x22ec <TIM_voidSetPWMDC+0x92>
    228c:	2e 81       	ldd	r18, Y+6	; 0x06
    228e:	3f 81       	ldd	r19, Y+7	; 0x07
    2290:	22 30       	cpi	r18, 0x02	; 2
    2292:	31 05       	cpc	r19, r1
    2294:	5c f1       	brlt	.+86     	; 0x22ec <TIM_voidSetPWMDC+0x92>
    2296:	8e 81       	ldd	r24, Y+6	; 0x06
    2298:	9f 81       	ldd	r25, Y+7	; 0x07
    229a:	82 30       	cpi	r24, 0x02	; 2
    229c:	91 05       	cpc	r25, r1
    229e:	31 f1       	breq	.+76     	; 0x22ec <TIM_voidSetPWMDC+0x92>
    22a0:	2e 81       	ldd	r18, Y+6	; 0x06
    22a2:	3f 81       	ldd	r19, Y+7	; 0x07
    22a4:	23 30       	cpi	r18, 0x03	; 3
    22a6:	31 05       	cpc	r19, r1
    22a8:	09 f5       	brne	.+66     	; 0x22ec <TIM_voidSetPWMDC+0x92>
				TIM_voidSetComperMatch(OC1B,(TIMS_TOP_TIM1-((copy_DC*TIMS_TOP_TIM1)/100)));
			#endif
				break;
			case (OC2):
			#if((OC2_MODE==OC_CLEAR_COMPARE_SET_ON_BOTTOM)||(OC2_MODE==OC_CLEAR_UP_SET_DOWN))
				TIM_voidSetComperMatch(OC2,((copy_DC*TIM2_OVERFLOW_COUNTS)/100));
    22aa:	6a 81       	ldd	r22, Y+2	; 0x02
    22ac:	7b 81       	ldd	r23, Y+3	; 0x03
    22ae:	8c 81       	ldd	r24, Y+4	; 0x04
    22b0:	9d 81       	ldd	r25, Y+5	; 0x05
    22b2:	20 e0       	ldi	r18, 0x00	; 0
    22b4:	30 e0       	ldi	r19, 0x00	; 0
    22b6:	40 e8       	ldi	r20, 0x80	; 128
    22b8:	53 e4       	ldi	r21, 0x43	; 67
    22ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22be:	dc 01       	movw	r26, r24
    22c0:	cb 01       	movw	r24, r22
    22c2:	bc 01       	movw	r22, r24
    22c4:	cd 01       	movw	r24, r26
    22c6:	20 e0       	ldi	r18, 0x00	; 0
    22c8:	30 e0       	ldi	r19, 0x00	; 0
    22ca:	48 ec       	ldi	r20, 0xC8	; 200
    22cc:	52 e4       	ldi	r21, 0x42	; 66
    22ce:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    22d2:	dc 01       	movw	r26, r24
    22d4:	cb 01       	movw	r24, r22
    22d6:	bc 01       	movw	r22, r24
    22d8:	cd 01       	movw	r24, r26
    22da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22de:	dc 01       	movw	r26, r24
    22e0:	cb 01       	movw	r24, r22
    22e2:	9c 01       	movw	r18, r24
    22e4:	83 e0       	ldi	r24, 0x03	; 3
    22e6:	b9 01       	movw	r22, r18
    22e8:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <TIM_voidSetComperMatch>
			default:
				break;

			}

}
    22ec:	27 96       	adiw	r28, 0x07	; 7
    22ee:	0f b6       	in	r0, 0x3f	; 63
    22f0:	f8 94       	cli
    22f2:	de bf       	out	0x3e, r29	; 62
    22f4:	0f be       	out	0x3f, r0	; 63
    22f6:	cd bf       	out	0x3d, r28	; 61
    22f8:	cf 91       	pop	r28
    22fa:	df 91       	pop	r29
    22fc:	08 95       	ret

000022fe <TIM0_ActionAsynchronou>:
static void TIM0_ActionAsynchronou(void){
    22fe:	df 93       	push	r29
    2300:	cf 93       	push	r28
    2302:	cd b7       	in	r28, 0x3d	; 61
    2304:	de b7       	in	r29, 0x3e	; 62
	u32 static counter=0;
	if (counter==TIM0_OverFlowTimes+1){
    2306:	80 91 d6 01 	lds	r24, 0x01D6
    230a:	90 91 d7 01 	lds	r25, 0x01D7
    230e:	a0 91 d8 01 	lds	r26, 0x01D8
    2312:	b0 91 d9 01 	lds	r27, 0x01D9
    2316:	9c 01       	movw	r18, r24
    2318:	ad 01       	movw	r20, r26
    231a:	2f 5f       	subi	r18, 0xFF	; 255
    231c:	3f 4f       	sbci	r19, 0xFF	; 255
    231e:	4f 4f       	sbci	r20, 0xFF	; 255
    2320:	5f 4f       	sbci	r21, 0xFF	; 255
    2322:	80 91 e2 01 	lds	r24, 0x01E2
    2326:	90 91 e3 01 	lds	r25, 0x01E3
    232a:	a0 91 e4 01 	lds	r26, 0x01E4
    232e:	b0 91 e5 01 	lds	r27, 0x01E5
    2332:	28 17       	cp	r18, r24
    2334:	39 07       	cpc	r19, r25
    2336:	4a 07       	cpc	r20, r26
    2338:	5b 07       	cpc	r21, r27
    233a:	e1 f4       	brne	.+56     	; 0x2374 <TIM0_ActionAsynchronou+0x76>
		if(TIM0_ActionAsynchronou_ptr!=NULL){
    233c:	80 91 cc 01 	lds	r24, 0x01CC
    2340:	90 91 cd 01 	lds	r25, 0x01CD
    2344:	00 97       	sbiw	r24, 0x00	; 0
    2346:	69 f0       	breq	.+26     	; 0x2362 <TIM0_ActionAsynchronou+0x64>
			TIM_voidSetCountRegister(TIM0,TIM0_PreLoadCunts);
    2348:	80 91 d2 01 	lds	r24, 0x01D2
    234c:	28 2f       	mov	r18, r24
    234e:	30 e0       	ldi	r19, 0x00	; 0
    2350:	80 e0       	ldi	r24, 0x00	; 0
    2352:	b9 01       	movw	r22, r18
    2354:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <TIM_voidSetCountRegister>
			TIM0_ActionAsynchronou_ptr();
    2358:	e0 91 cc 01 	lds	r30, 0x01CC
    235c:	f0 91 cd 01 	lds	r31, 0x01CD
    2360:	09 95       	icall
		}
		counter=0;
    2362:	10 92 e2 01 	sts	0x01E2, r1
    2366:	10 92 e3 01 	sts	0x01E3, r1
    236a:	10 92 e4 01 	sts	0x01E4, r1
    236e:	10 92 e5 01 	sts	0x01E5, r1
    2372:	13 c0       	rjmp	.+38     	; 0x239a <TIM0_ActionAsynchronou+0x9c>
	}
	else{
	counter++;
    2374:	80 91 e2 01 	lds	r24, 0x01E2
    2378:	90 91 e3 01 	lds	r25, 0x01E3
    237c:	a0 91 e4 01 	lds	r26, 0x01E4
    2380:	b0 91 e5 01 	lds	r27, 0x01E5
    2384:	01 96       	adiw	r24, 0x01	; 1
    2386:	a1 1d       	adc	r26, r1
    2388:	b1 1d       	adc	r27, r1
    238a:	80 93 e2 01 	sts	0x01E2, r24
    238e:	90 93 e3 01 	sts	0x01E3, r25
    2392:	a0 93 e4 01 	sts	0x01E4, r26
    2396:	b0 93 e5 01 	sts	0x01E5, r27
	}
}
    239a:	cf 91       	pop	r28
    239c:	df 91       	pop	r29
    239e:	08 95       	ret

000023a0 <TIM1_ActionAsynchronou>:
static void TIM1_ActionAsynchronou(void){
    23a0:	df 93       	push	r29
    23a2:	cf 93       	push	r28
    23a4:	cd b7       	in	r28, 0x3d	; 61
    23a6:	de b7       	in	r29, 0x3e	; 62
	u32 static counter=0;
	if (counter==TIM1_OverFlowTimes+1){
    23a8:	80 91 da 01 	lds	r24, 0x01DA
    23ac:	90 91 db 01 	lds	r25, 0x01DB
    23b0:	a0 91 dc 01 	lds	r26, 0x01DC
    23b4:	b0 91 dd 01 	lds	r27, 0x01DD
    23b8:	9c 01       	movw	r18, r24
    23ba:	ad 01       	movw	r20, r26
    23bc:	2f 5f       	subi	r18, 0xFF	; 255
    23be:	3f 4f       	sbci	r19, 0xFF	; 255
    23c0:	4f 4f       	sbci	r20, 0xFF	; 255
    23c2:	5f 4f       	sbci	r21, 0xFF	; 255
    23c4:	80 91 e6 01 	lds	r24, 0x01E6
    23c8:	90 91 e7 01 	lds	r25, 0x01E7
    23cc:	a0 91 e8 01 	lds	r26, 0x01E8
    23d0:	b0 91 e9 01 	lds	r27, 0x01E9
    23d4:	28 17       	cp	r18, r24
    23d6:	39 07       	cpc	r19, r25
    23d8:	4a 07       	cpc	r20, r26
    23da:	5b 07       	cpc	r21, r27
    23dc:	e1 f4       	brne	.+56     	; 0x2416 <TIM1_ActionAsynchronou+0x76>
		if(TIM1_ActionAsynchronou_ptr!=NULL){
    23de:	80 91 ce 01 	lds	r24, 0x01CE
    23e2:	90 91 cf 01 	lds	r25, 0x01CF
    23e6:	00 97       	sbiw	r24, 0x00	; 0
    23e8:	69 f0       	breq	.+26     	; 0x2404 <TIM1_ActionAsynchronou+0x64>
			TIM_voidSetCountRegister(TIM1,TIM1_PreLoadCunts);
    23ea:	20 91 d3 01 	lds	r18, 0x01D3
    23ee:	30 91 d4 01 	lds	r19, 0x01D4
    23f2:	81 e0       	ldi	r24, 0x01	; 1
    23f4:	b9 01       	movw	r22, r18
    23f6:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <TIM_voidSetCountRegister>
			TIM1_ActionAsynchronou_ptr();
    23fa:	e0 91 ce 01 	lds	r30, 0x01CE
    23fe:	f0 91 cf 01 	lds	r31, 0x01CF
    2402:	09 95       	icall

		}
		counter=0;
    2404:	10 92 e6 01 	sts	0x01E6, r1
    2408:	10 92 e7 01 	sts	0x01E7, r1
    240c:	10 92 e8 01 	sts	0x01E8, r1
    2410:	10 92 e9 01 	sts	0x01E9, r1
    2414:	13 c0       	rjmp	.+38     	; 0x243c <TIM1_ActionAsynchronou+0x9c>
	}
	else{
		counter++;
    2416:	80 91 e6 01 	lds	r24, 0x01E6
    241a:	90 91 e7 01 	lds	r25, 0x01E7
    241e:	a0 91 e8 01 	lds	r26, 0x01E8
    2422:	b0 91 e9 01 	lds	r27, 0x01E9
    2426:	01 96       	adiw	r24, 0x01	; 1
    2428:	a1 1d       	adc	r26, r1
    242a:	b1 1d       	adc	r27, r1
    242c:	80 93 e6 01 	sts	0x01E6, r24
    2430:	90 93 e7 01 	sts	0x01E7, r25
    2434:	a0 93 e8 01 	sts	0x01E8, r26
    2438:	b0 93 e9 01 	sts	0x01E9, r27
		}
}
    243c:	cf 91       	pop	r28
    243e:	df 91       	pop	r29
    2440:	08 95       	ret

00002442 <TIM2_ActionAsynchronou>:
static void TIM2_ActionAsynchronou(void){
    2442:	df 93       	push	r29
    2444:	cf 93       	push	r28
    2446:	cd b7       	in	r28, 0x3d	; 61
    2448:	de b7       	in	r29, 0x3e	; 62
	u32 static counter=0;
	if (counter==TIM2_OverFlowTimes+1){
    244a:	80 91 de 01 	lds	r24, 0x01DE
    244e:	90 91 df 01 	lds	r25, 0x01DF
    2452:	a0 91 e0 01 	lds	r26, 0x01E0
    2456:	b0 91 e1 01 	lds	r27, 0x01E1
    245a:	9c 01       	movw	r18, r24
    245c:	ad 01       	movw	r20, r26
    245e:	2f 5f       	subi	r18, 0xFF	; 255
    2460:	3f 4f       	sbci	r19, 0xFF	; 255
    2462:	4f 4f       	sbci	r20, 0xFF	; 255
    2464:	5f 4f       	sbci	r21, 0xFF	; 255
    2466:	80 91 ea 01 	lds	r24, 0x01EA
    246a:	90 91 eb 01 	lds	r25, 0x01EB
    246e:	a0 91 ec 01 	lds	r26, 0x01EC
    2472:	b0 91 ed 01 	lds	r27, 0x01ED
    2476:	28 17       	cp	r18, r24
    2478:	39 07       	cpc	r19, r25
    247a:	4a 07       	cpc	r20, r26
    247c:	5b 07       	cpc	r21, r27
    247e:	e1 f4       	brne	.+56     	; 0x24b8 <TIM2_ActionAsynchronou+0x76>
		if(TIM2_ActionAsynchronou_ptr!=NULL){
    2480:	80 91 d0 01 	lds	r24, 0x01D0
    2484:	90 91 d1 01 	lds	r25, 0x01D1
    2488:	00 97       	sbiw	r24, 0x00	; 0
    248a:	69 f0       	breq	.+26     	; 0x24a6 <TIM2_ActionAsynchronou+0x64>
			TIM_voidSetCountRegister(TIM2,TIM2_PreLoadCunts);
    248c:	80 91 d5 01 	lds	r24, 0x01D5
    2490:	28 2f       	mov	r18, r24
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	82 e0       	ldi	r24, 0x02	; 2
    2496:	b9 01       	movw	r22, r18
    2498:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <TIM_voidSetCountRegister>
			TIM2_ActionAsynchronou_ptr();
    249c:	e0 91 d0 01 	lds	r30, 0x01D0
    24a0:	f0 91 d1 01 	lds	r31, 0x01D1
    24a4:	09 95       	icall
		}
	counter=0;
    24a6:	10 92 ea 01 	sts	0x01EA, r1
    24aa:	10 92 eb 01 	sts	0x01EB, r1
    24ae:	10 92 ec 01 	sts	0x01EC, r1
    24b2:	10 92 ed 01 	sts	0x01ED, r1
    24b6:	13 c0       	rjmp	.+38     	; 0x24de <TIM2_ActionAsynchronou+0x9c>
	}
	else{
		counter++;
    24b8:	80 91 ea 01 	lds	r24, 0x01EA
    24bc:	90 91 eb 01 	lds	r25, 0x01EB
    24c0:	a0 91 ec 01 	lds	r26, 0x01EC
    24c4:	b0 91 ed 01 	lds	r27, 0x01ED
    24c8:	01 96       	adiw	r24, 0x01	; 1
    24ca:	a1 1d       	adc	r26, r1
    24cc:	b1 1d       	adc	r27, r1
    24ce:	80 93 ea 01 	sts	0x01EA, r24
    24d2:	90 93 eb 01 	sts	0x01EB, r25
    24d6:	a0 93 ec 01 	sts	0x01EC, r26
    24da:	b0 93 ed 01 	sts	0x01ED, r27
		}
}
    24de:	cf 91       	pop	r28
    24e0:	df 91       	pop	r29
    24e2:	08 95       	ret

000024e4 <__vector_4>:

void __vector_4(void) __attribute__((signal));
void __vector_4(void){
    24e4:	1f 92       	push	r1
    24e6:	0f 92       	push	r0
    24e8:	0f b6       	in	r0, 0x3f	; 63
    24ea:	0f 92       	push	r0
    24ec:	11 24       	eor	r1, r1
    24ee:	2f 93       	push	r18
    24f0:	3f 93       	push	r19
    24f2:	4f 93       	push	r20
    24f4:	5f 93       	push	r21
    24f6:	6f 93       	push	r22
    24f8:	7f 93       	push	r23
    24fa:	8f 93       	push	r24
    24fc:	9f 93       	push	r25
    24fe:	af 93       	push	r26
    2500:	bf 93       	push	r27
    2502:	ef 93       	push	r30
    2504:	ff 93       	push	r31
    2506:	df 93       	push	r29
    2508:	cf 93       	push	r28
    250a:	cd b7       	in	r28, 0x3d	; 61
    250c:	de b7       	in	r29, 0x3e	; 62
if(TIMER2_COMP_pf!=NULL){
    250e:	80 91 bc 01 	lds	r24, 0x01BC
    2512:	90 91 bd 01 	lds	r25, 0x01BD
    2516:	00 97       	sbiw	r24, 0x00	; 0
    2518:	29 f0       	breq	.+10     	; 0x2524 <__vector_4+0x40>
	TIMER2_COMP_pf();
    251a:	e0 91 bc 01 	lds	r30, 0x01BC
    251e:	f0 91 bd 01 	lds	r31, 0x01BD
    2522:	09 95       	icall
}
}
    2524:	cf 91       	pop	r28
    2526:	df 91       	pop	r29
    2528:	ff 91       	pop	r31
    252a:	ef 91       	pop	r30
    252c:	bf 91       	pop	r27
    252e:	af 91       	pop	r26
    2530:	9f 91       	pop	r25
    2532:	8f 91       	pop	r24
    2534:	7f 91       	pop	r23
    2536:	6f 91       	pop	r22
    2538:	5f 91       	pop	r21
    253a:	4f 91       	pop	r20
    253c:	3f 91       	pop	r19
    253e:	2f 91       	pop	r18
    2540:	0f 90       	pop	r0
    2542:	0f be       	out	0x3f, r0	; 63
    2544:	0f 90       	pop	r0
    2546:	1f 90       	pop	r1
    2548:	18 95       	reti

0000254a <__vector_5>:


void __vector_5(void) __attribute__((signal));
void __vector_5(void){
    254a:	1f 92       	push	r1
    254c:	0f 92       	push	r0
    254e:	0f b6       	in	r0, 0x3f	; 63
    2550:	0f 92       	push	r0
    2552:	11 24       	eor	r1, r1
    2554:	2f 93       	push	r18
    2556:	3f 93       	push	r19
    2558:	4f 93       	push	r20
    255a:	5f 93       	push	r21
    255c:	6f 93       	push	r22
    255e:	7f 93       	push	r23
    2560:	8f 93       	push	r24
    2562:	9f 93       	push	r25
    2564:	af 93       	push	r26
    2566:	bf 93       	push	r27
    2568:	ef 93       	push	r30
    256a:	ff 93       	push	r31
    256c:	df 93       	push	r29
    256e:	cf 93       	push	r28
    2570:	cd b7       	in	r28, 0x3d	; 61
    2572:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_OVF_pf!=NULL){
    2574:	80 91 be 01 	lds	r24, 0x01BE
    2578:	90 91 bf 01 	lds	r25, 0x01BF
    257c:	00 97       	sbiw	r24, 0x00	; 0
    257e:	29 f0       	breq	.+10     	; 0x258a <__vector_5+0x40>
		TIMER2_OVF_pf();
    2580:	e0 91 be 01 	lds	r30, 0x01BE
    2584:	f0 91 bf 01 	lds	r31, 0x01BF
    2588:	09 95       	icall
	}
}
    258a:	cf 91       	pop	r28
    258c:	df 91       	pop	r29
    258e:	ff 91       	pop	r31
    2590:	ef 91       	pop	r30
    2592:	bf 91       	pop	r27
    2594:	af 91       	pop	r26
    2596:	9f 91       	pop	r25
    2598:	8f 91       	pop	r24
    259a:	7f 91       	pop	r23
    259c:	6f 91       	pop	r22
    259e:	5f 91       	pop	r21
    25a0:	4f 91       	pop	r20
    25a2:	3f 91       	pop	r19
    25a4:	2f 91       	pop	r18
    25a6:	0f 90       	pop	r0
    25a8:	0f be       	out	0x3f, r0	; 63
    25aa:	0f 90       	pop	r0
    25ac:	1f 90       	pop	r1
    25ae:	18 95       	reti

000025b0 <__vector_6>:
void __vector_6(void) __attribute__((signal));
void __vector_6(void){
    25b0:	1f 92       	push	r1
    25b2:	0f 92       	push	r0
    25b4:	0f b6       	in	r0, 0x3f	; 63
    25b6:	0f 92       	push	r0
    25b8:	11 24       	eor	r1, r1
    25ba:	2f 93       	push	r18
    25bc:	3f 93       	push	r19
    25be:	4f 93       	push	r20
    25c0:	5f 93       	push	r21
    25c2:	6f 93       	push	r22
    25c4:	7f 93       	push	r23
    25c6:	8f 93       	push	r24
    25c8:	9f 93       	push	r25
    25ca:	af 93       	push	r26
    25cc:	bf 93       	push	r27
    25ce:	ef 93       	push	r30
    25d0:	ff 93       	push	r31
    25d2:	df 93       	push	r29
    25d4:	cf 93       	push	r28
    25d6:	cd b7       	in	r28, 0x3d	; 61
    25d8:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_CAPT_pf!=NULL){
    25da:	80 91 c0 01 	lds	r24, 0x01C0
    25de:	90 91 c1 01 	lds	r25, 0x01C1
    25e2:	00 97       	sbiw	r24, 0x00	; 0
    25e4:	29 f0       	breq	.+10     	; 0x25f0 <__vector_6+0x40>
		TIMER1_CAPT_pf();
    25e6:	e0 91 c0 01 	lds	r30, 0x01C0
    25ea:	f0 91 c1 01 	lds	r31, 0x01C1
    25ee:	09 95       	icall
	}
}
    25f0:	cf 91       	pop	r28
    25f2:	df 91       	pop	r29
    25f4:	ff 91       	pop	r31
    25f6:	ef 91       	pop	r30
    25f8:	bf 91       	pop	r27
    25fa:	af 91       	pop	r26
    25fc:	9f 91       	pop	r25
    25fe:	8f 91       	pop	r24
    2600:	7f 91       	pop	r23
    2602:	6f 91       	pop	r22
    2604:	5f 91       	pop	r21
    2606:	4f 91       	pop	r20
    2608:	3f 91       	pop	r19
    260a:	2f 91       	pop	r18
    260c:	0f 90       	pop	r0
    260e:	0f be       	out	0x3f, r0	; 63
    2610:	0f 90       	pop	r0
    2612:	1f 90       	pop	r1
    2614:	18 95       	reti

00002616 <__vector_7>:
void __vector_7(void) __attribute__((signal));
void __vector_7(void){
    2616:	1f 92       	push	r1
    2618:	0f 92       	push	r0
    261a:	0f b6       	in	r0, 0x3f	; 63
    261c:	0f 92       	push	r0
    261e:	11 24       	eor	r1, r1
    2620:	2f 93       	push	r18
    2622:	3f 93       	push	r19
    2624:	4f 93       	push	r20
    2626:	5f 93       	push	r21
    2628:	6f 93       	push	r22
    262a:	7f 93       	push	r23
    262c:	8f 93       	push	r24
    262e:	9f 93       	push	r25
    2630:	af 93       	push	r26
    2632:	bf 93       	push	r27
    2634:	ef 93       	push	r30
    2636:	ff 93       	push	r31
    2638:	df 93       	push	r29
    263a:	cf 93       	push	r28
    263c:	cd b7       	in	r28, 0x3d	; 61
    263e:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_COMPA_pf!=NULL){
    2640:	80 91 c2 01 	lds	r24, 0x01C2
    2644:	90 91 c3 01 	lds	r25, 0x01C3
    2648:	00 97       	sbiw	r24, 0x00	; 0
    264a:	29 f0       	breq	.+10     	; 0x2656 <__vector_7+0x40>
		TIMER1_COMPA_pf();
    264c:	e0 91 c2 01 	lds	r30, 0x01C2
    2650:	f0 91 c3 01 	lds	r31, 0x01C3
    2654:	09 95       	icall
	}
}
    2656:	cf 91       	pop	r28
    2658:	df 91       	pop	r29
    265a:	ff 91       	pop	r31
    265c:	ef 91       	pop	r30
    265e:	bf 91       	pop	r27
    2660:	af 91       	pop	r26
    2662:	9f 91       	pop	r25
    2664:	8f 91       	pop	r24
    2666:	7f 91       	pop	r23
    2668:	6f 91       	pop	r22
    266a:	5f 91       	pop	r21
    266c:	4f 91       	pop	r20
    266e:	3f 91       	pop	r19
    2670:	2f 91       	pop	r18
    2672:	0f 90       	pop	r0
    2674:	0f be       	out	0x3f, r0	; 63
    2676:	0f 90       	pop	r0
    2678:	1f 90       	pop	r1
    267a:	18 95       	reti

0000267c <__vector_8>:
void __vector_8(void) __attribute__((signal));
void __vector_8(void){
    267c:	1f 92       	push	r1
    267e:	0f 92       	push	r0
    2680:	0f b6       	in	r0, 0x3f	; 63
    2682:	0f 92       	push	r0
    2684:	11 24       	eor	r1, r1
    2686:	2f 93       	push	r18
    2688:	3f 93       	push	r19
    268a:	4f 93       	push	r20
    268c:	5f 93       	push	r21
    268e:	6f 93       	push	r22
    2690:	7f 93       	push	r23
    2692:	8f 93       	push	r24
    2694:	9f 93       	push	r25
    2696:	af 93       	push	r26
    2698:	bf 93       	push	r27
    269a:	ef 93       	push	r30
    269c:	ff 93       	push	r31
    269e:	df 93       	push	r29
    26a0:	cf 93       	push	r28
    26a2:	cd b7       	in	r28, 0x3d	; 61
    26a4:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_COMPB_pf!=NULL){
    26a6:	80 91 c4 01 	lds	r24, 0x01C4
    26aa:	90 91 c5 01 	lds	r25, 0x01C5
    26ae:	00 97       	sbiw	r24, 0x00	; 0
    26b0:	29 f0       	breq	.+10     	; 0x26bc <__vector_8+0x40>
		TIMER1_COMPB_pf();
    26b2:	e0 91 c4 01 	lds	r30, 0x01C4
    26b6:	f0 91 c5 01 	lds	r31, 0x01C5
    26ba:	09 95       	icall
	}
}
    26bc:	cf 91       	pop	r28
    26be:	df 91       	pop	r29
    26c0:	ff 91       	pop	r31
    26c2:	ef 91       	pop	r30
    26c4:	bf 91       	pop	r27
    26c6:	af 91       	pop	r26
    26c8:	9f 91       	pop	r25
    26ca:	8f 91       	pop	r24
    26cc:	7f 91       	pop	r23
    26ce:	6f 91       	pop	r22
    26d0:	5f 91       	pop	r21
    26d2:	4f 91       	pop	r20
    26d4:	3f 91       	pop	r19
    26d6:	2f 91       	pop	r18
    26d8:	0f 90       	pop	r0
    26da:	0f be       	out	0x3f, r0	; 63
    26dc:	0f 90       	pop	r0
    26de:	1f 90       	pop	r1
    26e0:	18 95       	reti

000026e2 <__vector_9>:
void __vector_9(void) __attribute__((signal));
void __vector_9(void){
    26e2:	1f 92       	push	r1
    26e4:	0f 92       	push	r0
    26e6:	0f b6       	in	r0, 0x3f	; 63
    26e8:	0f 92       	push	r0
    26ea:	11 24       	eor	r1, r1
    26ec:	2f 93       	push	r18
    26ee:	3f 93       	push	r19
    26f0:	4f 93       	push	r20
    26f2:	5f 93       	push	r21
    26f4:	6f 93       	push	r22
    26f6:	7f 93       	push	r23
    26f8:	8f 93       	push	r24
    26fa:	9f 93       	push	r25
    26fc:	af 93       	push	r26
    26fe:	bf 93       	push	r27
    2700:	ef 93       	push	r30
    2702:	ff 93       	push	r31
    2704:	df 93       	push	r29
    2706:	cf 93       	push	r28
    2708:	cd b7       	in	r28, 0x3d	; 61
    270a:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_OVF_pf!=NULL){
    270c:	80 91 c6 01 	lds	r24, 0x01C6
    2710:	90 91 c7 01 	lds	r25, 0x01C7
    2714:	00 97       	sbiw	r24, 0x00	; 0
    2716:	29 f0       	breq	.+10     	; 0x2722 <__vector_9+0x40>
		TIMER1_OVF_pf();
    2718:	e0 91 c6 01 	lds	r30, 0x01C6
    271c:	f0 91 c7 01 	lds	r31, 0x01C7
    2720:	09 95       	icall
	}
}
    2722:	cf 91       	pop	r28
    2724:	df 91       	pop	r29
    2726:	ff 91       	pop	r31
    2728:	ef 91       	pop	r30
    272a:	bf 91       	pop	r27
    272c:	af 91       	pop	r26
    272e:	9f 91       	pop	r25
    2730:	8f 91       	pop	r24
    2732:	7f 91       	pop	r23
    2734:	6f 91       	pop	r22
    2736:	5f 91       	pop	r21
    2738:	4f 91       	pop	r20
    273a:	3f 91       	pop	r19
    273c:	2f 91       	pop	r18
    273e:	0f 90       	pop	r0
    2740:	0f be       	out	0x3f, r0	; 63
    2742:	0f 90       	pop	r0
    2744:	1f 90       	pop	r1
    2746:	18 95       	reti

00002748 <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void){
    2748:	1f 92       	push	r1
    274a:	0f 92       	push	r0
    274c:	0f b6       	in	r0, 0x3f	; 63
    274e:	0f 92       	push	r0
    2750:	11 24       	eor	r1, r1
    2752:	2f 93       	push	r18
    2754:	3f 93       	push	r19
    2756:	4f 93       	push	r20
    2758:	5f 93       	push	r21
    275a:	6f 93       	push	r22
    275c:	7f 93       	push	r23
    275e:	8f 93       	push	r24
    2760:	9f 93       	push	r25
    2762:	af 93       	push	r26
    2764:	bf 93       	push	r27
    2766:	ef 93       	push	r30
    2768:	ff 93       	push	r31
    276a:	df 93       	push	r29
    276c:	cf 93       	push	r28
    276e:	cd b7       	in	r28, 0x3d	; 61
    2770:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_COMP_pf!=NULL){
    2772:	80 91 c8 01 	lds	r24, 0x01C8
    2776:	90 91 c9 01 	lds	r25, 0x01C9
    277a:	00 97       	sbiw	r24, 0x00	; 0
    277c:	29 f0       	breq	.+10     	; 0x2788 <__vector_10+0x40>
		TIMER0_COMP_pf();
    277e:	e0 91 c8 01 	lds	r30, 0x01C8
    2782:	f0 91 c9 01 	lds	r31, 0x01C9
    2786:	09 95       	icall
	}
}
    2788:	cf 91       	pop	r28
    278a:	df 91       	pop	r29
    278c:	ff 91       	pop	r31
    278e:	ef 91       	pop	r30
    2790:	bf 91       	pop	r27
    2792:	af 91       	pop	r26
    2794:	9f 91       	pop	r25
    2796:	8f 91       	pop	r24
    2798:	7f 91       	pop	r23
    279a:	6f 91       	pop	r22
    279c:	5f 91       	pop	r21
    279e:	4f 91       	pop	r20
    27a0:	3f 91       	pop	r19
    27a2:	2f 91       	pop	r18
    27a4:	0f 90       	pop	r0
    27a6:	0f be       	out	0x3f, r0	; 63
    27a8:	0f 90       	pop	r0
    27aa:	1f 90       	pop	r1
    27ac:	18 95       	reti

000027ae <__vector_11>:
void __vector_11(void) __attribute__((signal));
void __vector_11(void){
    27ae:	1f 92       	push	r1
    27b0:	0f 92       	push	r0
    27b2:	0f b6       	in	r0, 0x3f	; 63
    27b4:	0f 92       	push	r0
    27b6:	11 24       	eor	r1, r1
    27b8:	2f 93       	push	r18
    27ba:	3f 93       	push	r19
    27bc:	4f 93       	push	r20
    27be:	5f 93       	push	r21
    27c0:	6f 93       	push	r22
    27c2:	7f 93       	push	r23
    27c4:	8f 93       	push	r24
    27c6:	9f 93       	push	r25
    27c8:	af 93       	push	r26
    27ca:	bf 93       	push	r27
    27cc:	ef 93       	push	r30
    27ce:	ff 93       	push	r31
    27d0:	df 93       	push	r29
    27d2:	cf 93       	push	r28
    27d4:	cd b7       	in	r28, 0x3d	; 61
    27d6:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_OVF_pf!=NULL){
    27d8:	80 91 ca 01 	lds	r24, 0x01CA
    27dc:	90 91 cb 01 	lds	r25, 0x01CB
    27e0:	00 97       	sbiw	r24, 0x00	; 0
    27e2:	29 f0       	breq	.+10     	; 0x27ee <__vector_11+0x40>
		TIMER0_OVF_pf();
    27e4:	e0 91 ca 01 	lds	r30, 0x01CA
    27e8:	f0 91 cb 01 	lds	r31, 0x01CB
    27ec:	09 95       	icall
	}
}
    27ee:	cf 91       	pop	r28
    27f0:	df 91       	pop	r29
    27f2:	ff 91       	pop	r31
    27f4:	ef 91       	pop	r30
    27f6:	bf 91       	pop	r27
    27f8:	af 91       	pop	r26
    27fa:	9f 91       	pop	r25
    27fc:	8f 91       	pop	r24
    27fe:	7f 91       	pop	r23
    2800:	6f 91       	pop	r22
    2802:	5f 91       	pop	r21
    2804:	4f 91       	pop	r20
    2806:	3f 91       	pop	r19
    2808:	2f 91       	pop	r18
    280a:	0f 90       	pop	r0
    280c:	0f be       	out	0x3f, r0	; 63
    280e:	0f 90       	pop	r0
    2810:	1f 90       	pop	r1
    2812:	18 95       	reti

00002814 <DIO_voidIniPins>:

#include	"../../00-LIB/LSTD_types.h"
#include	"DIO_interface.h"

void 	DIO_voidIniPins			(DIO_T * DIOx,u8 copy_u8PinsID,u8 copy_u8State){
    2814:	df 93       	push	r29
    2816:	cf 93       	push	r28
    2818:	00 d0       	rcall	.+0      	; 0x281a <DIO_voidIniPins+0x6>
    281a:	00 d0       	rcall	.+0      	; 0x281c <DIO_voidIniPins+0x8>
    281c:	cd b7       	in	r28, 0x3d	; 61
    281e:	de b7       	in	r29, 0x3e	; 62
    2820:	9a 83       	std	Y+2, r25	; 0x02
    2822:	89 83       	std	Y+1, r24	; 0x01
    2824:	6b 83       	std	Y+3, r22	; 0x03
    2826:	4c 83       	std	Y+4, r20	; 0x04
	DIOx->DDR	&= ~(copy_u8PinsID);
    2828:	e9 81       	ldd	r30, Y+1	; 0x01
    282a:	fa 81       	ldd	r31, Y+2	; 0x02
    282c:	81 81       	ldd	r24, Z+1	; 0x01
    282e:	98 2f       	mov	r25, r24
    2830:	8b 81       	ldd	r24, Y+3	; 0x03
    2832:	80 95       	com	r24
    2834:	89 23       	and	r24, r25
    2836:	e9 81       	ldd	r30, Y+1	; 0x01
    2838:	fa 81       	ldd	r31, Y+2	; 0x02
    283a:	81 83       	std	Z+1, r24	; 0x01
	DIOx->DDR	|=	(copy_u8PinsID & copy_u8State);
    283c:	e9 81       	ldd	r30, Y+1	; 0x01
    283e:	fa 81       	ldd	r31, Y+2	; 0x02
    2840:	21 81       	ldd	r18, Z+1	; 0x01
    2842:	9b 81       	ldd	r25, Y+3	; 0x03
    2844:	8c 81       	ldd	r24, Y+4	; 0x04
    2846:	89 23       	and	r24, r25
    2848:	82 2b       	or	r24, r18
    284a:	e9 81       	ldd	r30, Y+1	; 0x01
    284c:	fa 81       	ldd	r31, Y+2	; 0x02
    284e:	81 83       	std	Z+1, r24	; 0x01
}
    2850:	0f 90       	pop	r0
    2852:	0f 90       	pop	r0
    2854:	0f 90       	pop	r0
    2856:	0f 90       	pop	r0
    2858:	cf 91       	pop	r28
    285a:	df 91       	pop	r29
    285c:	08 95       	ret

0000285e <DIO_voidSetPinsValue>:
void 	DIO_voidSetPinsValue	(DIO_T * DIOx,u8 copy_u8PinsID,u8 copy_u8Value){
    285e:	df 93       	push	r29
    2860:	cf 93       	push	r28
    2862:	00 d0       	rcall	.+0      	; 0x2864 <DIO_voidSetPinsValue+0x6>
    2864:	00 d0       	rcall	.+0      	; 0x2866 <DIO_voidSetPinsValue+0x8>
    2866:	cd b7       	in	r28, 0x3d	; 61
    2868:	de b7       	in	r29, 0x3e	; 62
    286a:	9a 83       	std	Y+2, r25	; 0x02
    286c:	89 83       	std	Y+1, r24	; 0x01
    286e:	6b 83       	std	Y+3, r22	; 0x03
    2870:	4c 83       	std	Y+4, r20	; 0x04
	DIOx->PORT	&= ~(copy_u8PinsID);
    2872:	e9 81       	ldd	r30, Y+1	; 0x01
    2874:	fa 81       	ldd	r31, Y+2	; 0x02
    2876:	82 81       	ldd	r24, Z+2	; 0x02
    2878:	98 2f       	mov	r25, r24
    287a:	8b 81       	ldd	r24, Y+3	; 0x03
    287c:	80 95       	com	r24
    287e:	89 23       	and	r24, r25
    2880:	e9 81       	ldd	r30, Y+1	; 0x01
    2882:	fa 81       	ldd	r31, Y+2	; 0x02
    2884:	82 83       	std	Z+2, r24	; 0x02
	DIOx->PORT	|=	(copy_u8PinsID & copy_u8Value);
    2886:	e9 81       	ldd	r30, Y+1	; 0x01
    2888:	fa 81       	ldd	r31, Y+2	; 0x02
    288a:	22 81       	ldd	r18, Z+2	; 0x02
    288c:	9b 81       	ldd	r25, Y+3	; 0x03
    288e:	8c 81       	ldd	r24, Y+4	; 0x04
    2890:	89 23       	and	r24, r25
    2892:	82 2b       	or	r24, r18
    2894:	e9 81       	ldd	r30, Y+1	; 0x01
    2896:	fa 81       	ldd	r31, Y+2	; 0x02
    2898:	82 83       	std	Z+2, r24	; 0x02
}
    289a:	0f 90       	pop	r0
    289c:	0f 90       	pop	r0
    289e:	0f 90       	pop	r0
    28a0:	0f 90       	pop	r0
    28a2:	cf 91       	pop	r28
    28a4:	df 91       	pop	r29
    28a6:	08 95       	ret

000028a8 <DIO_u8GetPinsValue>:
u8 		DIO_u8GetPinsValue		(DIO_T * DIOx,u8 copy_u8PinsID){
    28a8:	df 93       	push	r29
    28aa:	cf 93       	push	r28
    28ac:	00 d0       	rcall	.+0      	; 0x28ae <DIO_u8GetPinsValue+0x6>
    28ae:	0f 92       	push	r0
    28b0:	cd b7       	in	r28, 0x3d	; 61
    28b2:	de b7       	in	r29, 0x3e	; 62
    28b4:	9a 83       	std	Y+2, r25	; 0x02
    28b6:	89 83       	std	Y+1, r24	; 0x01
    28b8:	6b 83       	std	Y+3, r22	; 0x03
	return (DIOx->PIN	& copy_u8PinsID);
    28ba:	e9 81       	ldd	r30, Y+1	; 0x01
    28bc:	fa 81       	ldd	r31, Y+2	; 0x02
    28be:	90 81       	ld	r25, Z
    28c0:	8b 81       	ldd	r24, Y+3	; 0x03
    28c2:	89 23       	and	r24, r25
}
    28c4:	0f 90       	pop	r0
    28c6:	0f 90       	pop	r0
    28c8:	0f 90       	pop	r0
    28ca:	cf 91       	pop	r28
    28cc:	df 91       	pop	r29
    28ce:	08 95       	ret

000028d0 <DIO_voidTogglePins>:
void 	DIO_voidTogglePins		(DIO_T * DIOx,u8 copy_u8PinsID){
    28d0:	df 93       	push	r29
    28d2:	cf 93       	push	r28
    28d4:	00 d0       	rcall	.+0      	; 0x28d6 <DIO_voidTogglePins+0x6>
    28d6:	0f 92       	push	r0
    28d8:	cd b7       	in	r28, 0x3d	; 61
    28da:	de b7       	in	r29, 0x3e	; 62
    28dc:	9a 83       	std	Y+2, r25	; 0x02
    28de:	89 83       	std	Y+1, r24	; 0x01
    28e0:	6b 83       	std	Y+3, r22	; 0x03
	DIOx->PORT ^= copy_u8PinsID;
    28e2:	e9 81       	ldd	r30, Y+1	; 0x01
    28e4:	fa 81       	ldd	r31, Y+2	; 0x02
    28e6:	92 81       	ldd	r25, Z+2	; 0x02
    28e8:	8b 81       	ldd	r24, Y+3	; 0x03
    28ea:	89 27       	eor	r24, r25
    28ec:	e9 81       	ldd	r30, Y+1	; 0x01
    28ee:	fa 81       	ldd	r31, Y+2	; 0x02
    28f0:	82 83       	std	Z+2, r24	; 0x02
}
    28f2:	0f 90       	pop	r0
    28f4:	0f 90       	pop	r0
    28f6:	0f 90       	pop	r0
    28f8:	cf 91       	pop	r28
    28fa:	df 91       	pop	r29
    28fc:	08 95       	ret

000028fe <DIO_voidSetPortValue>:
void 	DIO_voidSetPortValue	(DIO_T * DIOx,u8 copy_u8PortValue){
    28fe:	df 93       	push	r29
    2900:	cf 93       	push	r28
    2902:	00 d0       	rcall	.+0      	; 0x2904 <DIO_voidSetPortValue+0x6>
    2904:	0f 92       	push	r0
    2906:	cd b7       	in	r28, 0x3d	; 61
    2908:	de b7       	in	r29, 0x3e	; 62
    290a:	9a 83       	std	Y+2, r25	; 0x02
    290c:	89 83       	std	Y+1, r24	; 0x01
    290e:	6b 83       	std	Y+3, r22	; 0x03
	DIOx->PORT=copy_u8PortValue;
    2910:	e9 81       	ldd	r30, Y+1	; 0x01
    2912:	fa 81       	ldd	r31, Y+2	; 0x02
    2914:	8b 81       	ldd	r24, Y+3	; 0x03
    2916:	82 83       	std	Z+2, r24	; 0x02
}
    2918:	0f 90       	pop	r0
    291a:	0f 90       	pop	r0
    291c:	0f 90       	pop	r0
    291e:	cf 91       	pop	r28
    2920:	df 91       	pop	r29
    2922:	08 95       	ret

00002924 <ADC_voidini>:
#include "ADC_private.h"
#include "ADC_config.h"
#include "ADC_interface.h"


void ADC_voidini(void){
    2924:	df 93       	push	r29
    2926:	cf 93       	push	r28
    2928:	cd b7       	in	r28, 0x3d	; 61
    292a:	de b7       	in	r29, 0x3e	; 62
//Voltage Reference Selections
#if (VOLTAGE_REFERENCE == AVCC)
	CLR_BIT(ADC.ADMUX,REFS1);
    292c:	a4 e2       	ldi	r26, 0x24	; 36
    292e:	b0 e0       	ldi	r27, 0x00	; 0
    2930:	e4 e2       	ldi	r30, 0x24	; 36
    2932:	f0 e0       	ldi	r31, 0x00	; 0
    2934:	83 81       	ldd	r24, Z+3	; 0x03
    2936:	8f 77       	andi	r24, 0x7F	; 127
    2938:	13 96       	adiw	r26, 0x03	; 3
    293a:	8c 93       	st	X, r24
	SET_BIT(ADC.ADMUX,REFS0);
    293c:	a4 e2       	ldi	r26, 0x24	; 36
    293e:	b0 e0       	ldi	r27, 0x00	; 0
    2940:	e4 e2       	ldi	r30, 0x24	; 36
    2942:	f0 e0       	ldi	r31, 0x00	; 0
    2944:	83 81       	ldd	r24, Z+3	; 0x03
    2946:	80 64       	ori	r24, 0x40	; 64
    2948:	13 96       	adiw	r26, 0x03	; 3
    294a:	8c 93       	st	X, r24
#elif (ADC_PRESCALER==DIVISION_4)
	CLR_BIT(ADC.ADCSRA,ADPS0);
	SET_BIT(ADC.ADCSRA,ADPS1);
	CLR_BIT(ADC.ADCSRA,ADPS2);
#elif (ADC_PRESCALER==DIVISION_8)
	SET_BIT(ADC.ADCSRA,ADPS0);
    294c:	a4 e2       	ldi	r26, 0x24	; 36
    294e:	b0 e0       	ldi	r27, 0x00	; 0
    2950:	e4 e2       	ldi	r30, 0x24	; 36
    2952:	f0 e0       	ldi	r31, 0x00	; 0
    2954:	82 81       	ldd	r24, Z+2	; 0x02
    2956:	81 60       	ori	r24, 0x01	; 1
    2958:	12 96       	adiw	r26, 0x02	; 2
    295a:	8c 93       	st	X, r24
	SET_BIT(ADC.ADCSRA,ADPS1);
    295c:	a4 e2       	ldi	r26, 0x24	; 36
    295e:	b0 e0       	ldi	r27, 0x00	; 0
    2960:	e4 e2       	ldi	r30, 0x24	; 36
    2962:	f0 e0       	ldi	r31, 0x00	; 0
    2964:	82 81       	ldd	r24, Z+2	; 0x02
    2966:	82 60       	ori	r24, 0x02	; 2
    2968:	12 96       	adiw	r26, 0x02	; 2
    296a:	8c 93       	st	X, r24
	CLR_BIT(ADC.ADCSRA,ADPS2);
    296c:	a4 e2       	ldi	r26, 0x24	; 36
    296e:	b0 e0       	ldi	r27, 0x00	; 0
    2970:	e4 e2       	ldi	r30, 0x24	; 36
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	82 81       	ldd	r24, Z+2	; 0x02
    2976:	8b 7f       	andi	r24, 0xFB	; 251
    2978:	12 96       	adiw	r26, 0x02	; 2
    297a:	8c 93       	st	X, r24
#endif
//ADC Left Adjust Result
#if ADC_LEFT_ADJUST==ENABLE_LET_ADJUST
	SET_BIT(ADC.ADMUX, ADLAR);
#elif (ADC_LEFT_ADJUST == DISABLE_LET_ADJUST)
	CLR_BIT(ADC.ADMUX, ADLAR);
    297c:	a4 e2       	ldi	r26, 0x24	; 36
    297e:	b0 e0       	ldi	r27, 0x00	; 0
    2980:	e4 e2       	ldi	r30, 0x24	; 36
    2982:	f0 e0       	ldi	r31, 0x00	; 0
    2984:	83 81       	ldd	r24, Z+3	; 0x03
    2986:	8f 7d       	andi	r24, 0xDF	; 223
    2988:	13 96       	adiw	r26, 0x03	; 3
    298a:	8c 93       	st	X, r24
    298c:	13 97       	sbiw	r26, 0x03	; 3
#else
#error	"you dont select option for ADC Left Adjust Result"
#endif
}
    298e:	cf 91       	pop	r28
    2990:	df 91       	pop	r29
    2992:	08 95       	ret

00002994 <ADC_voidEnable>:
void ADC_voidEnable(void){
    2994:	df 93       	push	r29
    2996:	cf 93       	push	r28
    2998:	cd b7       	in	r28, 0x3d	; 61
    299a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADC.ADCSRA,ADEN);
    299c:	a4 e2       	ldi	r26, 0x24	; 36
    299e:	b0 e0       	ldi	r27, 0x00	; 0
    29a0:	e4 e2       	ldi	r30, 0x24	; 36
    29a2:	f0 e0       	ldi	r31, 0x00	; 0
    29a4:	82 81       	ldd	r24, Z+2	; 0x02
    29a6:	80 68       	ori	r24, 0x80	; 128
    29a8:	12 96       	adiw	r26, 0x02	; 2
    29aa:	8c 93       	st	X, r24
    29ac:	12 97       	sbiw	r26, 0x02	; 2
}
    29ae:	cf 91       	pop	r28
    29b0:	df 91       	pop	r29
    29b2:	08 95       	ret

000029b4 <ADC_voidDisable>:
void ADC_voidDisable(void){
    29b4:	df 93       	push	r29
    29b6:	cf 93       	push	r28
    29b8:	cd b7       	in	r28, 0x3d	; 61
    29ba:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADC.ADCSRA,ADEN);
    29bc:	a4 e2       	ldi	r26, 0x24	; 36
    29be:	b0 e0       	ldi	r27, 0x00	; 0
    29c0:	e4 e2       	ldi	r30, 0x24	; 36
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	82 81       	ldd	r24, Z+2	; 0x02
    29c6:	8f 77       	andi	r24, 0x7F	; 127
    29c8:	12 96       	adiw	r26, 0x02	; 2
    29ca:	8c 93       	st	X, r24
    29cc:	12 97       	sbiw	r26, 0x02	; 2
}
    29ce:	cf 91       	pop	r28
    29d0:	df 91       	pop	r29
    29d2:	08 95       	ret

000029d4 <ADC_u16Conversion>:
u16  ADC_u16Conversion(Channel_T copy_Channel_TMode){
    29d4:	df 93       	push	r29
    29d6:	cf 93       	push	r28
    29d8:	00 d0       	rcall	.+0      	; 0x29da <ADC_u16Conversion+0x6>
    29da:	0f 92       	push	r0
    29dc:	cd b7       	in	r28, 0x3d	; 61
    29de:	de b7       	in	r29, 0x3e	; 62
    29e0:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_Channel_TMode){
    29e2:	89 81       	ldd	r24, Y+1	; 0x01
    29e4:	28 2f       	mov	r18, r24
    29e6:	30 e0       	ldi	r19, 0x00	; 0
    29e8:	3b 83       	std	Y+3, r19	; 0x03
    29ea:	2a 83       	std	Y+2, r18	; 0x02
    29ec:	8a 81       	ldd	r24, Y+2	; 0x02
    29ee:	9b 81       	ldd	r25, Y+3	; 0x03
    29f0:	84 30       	cpi	r24, 0x04	; 4
    29f2:	91 05       	cpc	r25, r1
    29f4:	09 f4       	brne	.+2      	; 0x29f8 <ADC_u16Conversion+0x24>
    29f6:	ef c0       	rjmp	.+478    	; 0x2bd6 <ADC_u16Conversion+0x202>
    29f8:	2a 81       	ldd	r18, Y+2	; 0x02
    29fa:	3b 81       	ldd	r19, Y+3	; 0x03
    29fc:	25 30       	cpi	r18, 0x05	; 5
    29fe:	31 05       	cpc	r19, r1
    2a00:	ec f4       	brge	.+58     	; 0x2a3c <ADC_u16Conversion+0x68>
    2a02:	8a 81       	ldd	r24, Y+2	; 0x02
    2a04:	9b 81       	ldd	r25, Y+3	; 0x03
    2a06:	81 30       	cpi	r24, 0x01	; 1
    2a08:	91 05       	cpc	r25, r1
    2a0a:	09 f4       	brne	.+2      	; 0x2a0e <ADC_u16Conversion+0x3a>
    2a0c:	66 c0       	rjmp	.+204    	; 0x2ada <ADC_u16Conversion+0x106>
    2a0e:	2a 81       	ldd	r18, Y+2	; 0x02
    2a10:	3b 81       	ldd	r19, Y+3	; 0x03
    2a12:	22 30       	cpi	r18, 0x02	; 2
    2a14:	31 05       	cpc	r19, r1
    2a16:	2c f4       	brge	.+10     	; 0x2a22 <ADC_u16Conversion+0x4e>
    2a18:	8a 81       	ldd	r24, Y+2	; 0x02
    2a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a1c:	00 97       	sbiw	r24, 0x00	; 0
    2a1e:	99 f1       	breq	.+102    	; 0x2a86 <ADC_u16Conversion+0xb2>
    2a20:	d4 c1       	rjmp	.+936    	; 0x2dca <ADC_u16Conversion+0x3f6>
    2a22:	2a 81       	ldd	r18, Y+2	; 0x02
    2a24:	3b 81       	ldd	r19, Y+3	; 0x03
    2a26:	22 30       	cpi	r18, 0x02	; 2
    2a28:	31 05       	cpc	r19, r1
    2a2a:	09 f4       	brne	.+2      	; 0x2a2e <ADC_u16Conversion+0x5a>
    2a2c:	80 c0       	rjmp	.+256    	; 0x2b2e <ADC_u16Conversion+0x15a>
    2a2e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a30:	9b 81       	ldd	r25, Y+3	; 0x03
    2a32:	83 30       	cpi	r24, 0x03	; 3
    2a34:	91 05       	cpc	r25, r1
    2a36:	09 f4       	brne	.+2      	; 0x2a3a <ADC_u16Conversion+0x66>
    2a38:	a4 c0       	rjmp	.+328    	; 0x2b82 <ADC_u16Conversion+0x1ae>
    2a3a:	c7 c1       	rjmp	.+910    	; 0x2dca <ADC_u16Conversion+0x3f6>
    2a3c:	2a 81       	ldd	r18, Y+2	; 0x02
    2a3e:	3b 81       	ldd	r19, Y+3	; 0x03
    2a40:	27 30       	cpi	r18, 0x07	; 7
    2a42:	31 05       	cpc	r19, r1
    2a44:	09 f4       	brne	.+2      	; 0x2a48 <ADC_u16Conversion+0x74>
    2a46:	45 c1       	rjmp	.+650    	; 0x2cd2 <ADC_u16Conversion+0x2fe>
    2a48:	8a 81       	ldd	r24, Y+2	; 0x02
    2a4a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a4c:	88 30       	cpi	r24, 0x08	; 8
    2a4e:	91 05       	cpc	r25, r1
    2a50:	6c f4       	brge	.+26     	; 0x2a6c <ADC_u16Conversion+0x98>
    2a52:	2a 81       	ldd	r18, Y+2	; 0x02
    2a54:	3b 81       	ldd	r19, Y+3	; 0x03
    2a56:	25 30       	cpi	r18, 0x05	; 5
    2a58:	31 05       	cpc	r19, r1
    2a5a:	09 f4       	brne	.+2      	; 0x2a5e <ADC_u16Conversion+0x8a>
    2a5c:	e6 c0       	rjmp	.+460    	; 0x2c2a <ADC_u16Conversion+0x256>
    2a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a60:	9b 81       	ldd	r25, Y+3	; 0x03
    2a62:	86 30       	cpi	r24, 0x06	; 6
    2a64:	91 05       	cpc	r25, r1
    2a66:	09 f4       	brne	.+2      	; 0x2a6a <ADC_u16Conversion+0x96>
    2a68:	0a c1       	rjmp	.+532    	; 0x2c7e <ADC_u16Conversion+0x2aa>
    2a6a:	af c1       	rjmp	.+862    	; 0x2dca <ADC_u16Conversion+0x3f6>
    2a6c:	2a 81       	ldd	r18, Y+2	; 0x02
    2a6e:	3b 81       	ldd	r19, Y+3	; 0x03
    2a70:	28 30       	cpi	r18, 0x08	; 8
    2a72:	31 05       	cpc	r19, r1
    2a74:	09 f4       	brne	.+2      	; 0x2a78 <ADC_u16Conversion+0xa4>
    2a76:	57 c1       	rjmp	.+686    	; 0x2d26 <ADC_u16Conversion+0x352>
    2a78:	8a 81       	ldd	r24, Y+2	; 0x02
    2a7a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a7c:	89 30       	cpi	r24, 0x09	; 9
    2a7e:	91 05       	cpc	r25, r1
    2a80:	09 f4       	brne	.+2      	; 0x2a84 <ADC_u16Conversion+0xb0>
    2a82:	7b c1       	rjmp	.+758    	; 0x2d7a <ADC_u16Conversion+0x3a6>
    2a84:	a2 c1       	rjmp	.+836    	; 0x2dca <ADC_u16Conversion+0x3f6>
	case ADC0:
		CLR_BIT(ADC.ADMUX,MUX0);
    2a86:	a4 e2       	ldi	r26, 0x24	; 36
    2a88:	b0 e0       	ldi	r27, 0x00	; 0
    2a8a:	e4 e2       	ldi	r30, 0x24	; 36
    2a8c:	f0 e0       	ldi	r31, 0x00	; 0
    2a8e:	83 81       	ldd	r24, Z+3	; 0x03
    2a90:	8e 7f       	andi	r24, 0xFE	; 254
    2a92:	13 96       	adiw	r26, 0x03	; 3
    2a94:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX1);
    2a96:	a4 e2       	ldi	r26, 0x24	; 36
    2a98:	b0 e0       	ldi	r27, 0x00	; 0
    2a9a:	e4 e2       	ldi	r30, 0x24	; 36
    2a9c:	f0 e0       	ldi	r31, 0x00	; 0
    2a9e:	83 81       	ldd	r24, Z+3	; 0x03
    2aa0:	8d 7f       	andi	r24, 0xFD	; 253
    2aa2:	13 96       	adiw	r26, 0x03	; 3
    2aa4:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX2);
    2aa6:	a4 e2       	ldi	r26, 0x24	; 36
    2aa8:	b0 e0       	ldi	r27, 0x00	; 0
    2aaa:	e4 e2       	ldi	r30, 0x24	; 36
    2aac:	f0 e0       	ldi	r31, 0x00	; 0
    2aae:	83 81       	ldd	r24, Z+3	; 0x03
    2ab0:	8b 7f       	andi	r24, 0xFB	; 251
    2ab2:	13 96       	adiw	r26, 0x03	; 3
    2ab4:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2ab6:	a4 e2       	ldi	r26, 0x24	; 36
    2ab8:	b0 e0       	ldi	r27, 0x00	; 0
    2aba:	e4 e2       	ldi	r30, 0x24	; 36
    2abc:	f0 e0       	ldi	r31, 0x00	; 0
    2abe:	83 81       	ldd	r24, Z+3	; 0x03
    2ac0:	87 7f       	andi	r24, 0xF7	; 247
    2ac2:	13 96       	adiw	r26, 0x03	; 3
    2ac4:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2ac6:	a4 e2       	ldi	r26, 0x24	; 36
    2ac8:	b0 e0       	ldi	r27, 0x00	; 0
    2aca:	e4 e2       	ldi	r30, 0x24	; 36
    2acc:	f0 e0       	ldi	r31, 0x00	; 0
    2ace:	83 81       	ldd	r24, Z+3	; 0x03
    2ad0:	8f 7e       	andi	r24, 0xEF	; 239
    2ad2:	13 96       	adiw	r26, 0x03	; 3
    2ad4:	8c 93       	st	X, r24
    2ad6:	13 97       	sbiw	r26, 0x03	; 3
    2ad8:	78 c1       	rjmp	.+752    	; 0x2dca <ADC_u16Conversion+0x3f6>
		break;
	case ADC1:
		SET_BIT(ADC.ADMUX,MUX0);
    2ada:	a4 e2       	ldi	r26, 0x24	; 36
    2adc:	b0 e0       	ldi	r27, 0x00	; 0
    2ade:	e4 e2       	ldi	r30, 0x24	; 36
    2ae0:	f0 e0       	ldi	r31, 0x00	; 0
    2ae2:	83 81       	ldd	r24, Z+3	; 0x03
    2ae4:	81 60       	ori	r24, 0x01	; 1
    2ae6:	13 96       	adiw	r26, 0x03	; 3
    2ae8:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX1);
    2aea:	a4 e2       	ldi	r26, 0x24	; 36
    2aec:	b0 e0       	ldi	r27, 0x00	; 0
    2aee:	e4 e2       	ldi	r30, 0x24	; 36
    2af0:	f0 e0       	ldi	r31, 0x00	; 0
    2af2:	83 81       	ldd	r24, Z+3	; 0x03
    2af4:	8d 7f       	andi	r24, 0xFD	; 253
    2af6:	13 96       	adiw	r26, 0x03	; 3
    2af8:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX2);
    2afa:	a4 e2       	ldi	r26, 0x24	; 36
    2afc:	b0 e0       	ldi	r27, 0x00	; 0
    2afe:	e4 e2       	ldi	r30, 0x24	; 36
    2b00:	f0 e0       	ldi	r31, 0x00	; 0
    2b02:	83 81       	ldd	r24, Z+3	; 0x03
    2b04:	8b 7f       	andi	r24, 0xFB	; 251
    2b06:	13 96       	adiw	r26, 0x03	; 3
    2b08:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2b0a:	a4 e2       	ldi	r26, 0x24	; 36
    2b0c:	b0 e0       	ldi	r27, 0x00	; 0
    2b0e:	e4 e2       	ldi	r30, 0x24	; 36
    2b10:	f0 e0       	ldi	r31, 0x00	; 0
    2b12:	83 81       	ldd	r24, Z+3	; 0x03
    2b14:	87 7f       	andi	r24, 0xF7	; 247
    2b16:	13 96       	adiw	r26, 0x03	; 3
    2b18:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2b1a:	a4 e2       	ldi	r26, 0x24	; 36
    2b1c:	b0 e0       	ldi	r27, 0x00	; 0
    2b1e:	e4 e2       	ldi	r30, 0x24	; 36
    2b20:	f0 e0       	ldi	r31, 0x00	; 0
    2b22:	83 81       	ldd	r24, Z+3	; 0x03
    2b24:	8f 7e       	andi	r24, 0xEF	; 239
    2b26:	13 96       	adiw	r26, 0x03	; 3
    2b28:	8c 93       	st	X, r24
    2b2a:	13 97       	sbiw	r26, 0x03	; 3
    2b2c:	4e c1       	rjmp	.+668    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC2:
		CLR_BIT(ADC.ADMUX,MUX0);
    2b2e:	a4 e2       	ldi	r26, 0x24	; 36
    2b30:	b0 e0       	ldi	r27, 0x00	; 0
    2b32:	e4 e2       	ldi	r30, 0x24	; 36
    2b34:	f0 e0       	ldi	r31, 0x00	; 0
    2b36:	83 81       	ldd	r24, Z+3	; 0x03
    2b38:	8e 7f       	andi	r24, 0xFE	; 254
    2b3a:	13 96       	adiw	r26, 0x03	; 3
    2b3c:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX1);
    2b3e:	a4 e2       	ldi	r26, 0x24	; 36
    2b40:	b0 e0       	ldi	r27, 0x00	; 0
    2b42:	e4 e2       	ldi	r30, 0x24	; 36
    2b44:	f0 e0       	ldi	r31, 0x00	; 0
    2b46:	83 81       	ldd	r24, Z+3	; 0x03
    2b48:	82 60       	ori	r24, 0x02	; 2
    2b4a:	13 96       	adiw	r26, 0x03	; 3
    2b4c:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX2);
    2b4e:	a4 e2       	ldi	r26, 0x24	; 36
    2b50:	b0 e0       	ldi	r27, 0x00	; 0
    2b52:	e4 e2       	ldi	r30, 0x24	; 36
    2b54:	f0 e0       	ldi	r31, 0x00	; 0
    2b56:	83 81       	ldd	r24, Z+3	; 0x03
    2b58:	8b 7f       	andi	r24, 0xFB	; 251
    2b5a:	13 96       	adiw	r26, 0x03	; 3
    2b5c:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2b5e:	a4 e2       	ldi	r26, 0x24	; 36
    2b60:	b0 e0       	ldi	r27, 0x00	; 0
    2b62:	e4 e2       	ldi	r30, 0x24	; 36
    2b64:	f0 e0       	ldi	r31, 0x00	; 0
    2b66:	83 81       	ldd	r24, Z+3	; 0x03
    2b68:	87 7f       	andi	r24, 0xF7	; 247
    2b6a:	13 96       	adiw	r26, 0x03	; 3
    2b6c:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2b6e:	a4 e2       	ldi	r26, 0x24	; 36
    2b70:	b0 e0       	ldi	r27, 0x00	; 0
    2b72:	e4 e2       	ldi	r30, 0x24	; 36
    2b74:	f0 e0       	ldi	r31, 0x00	; 0
    2b76:	83 81       	ldd	r24, Z+3	; 0x03
    2b78:	8f 7e       	andi	r24, 0xEF	; 239
    2b7a:	13 96       	adiw	r26, 0x03	; 3
    2b7c:	8c 93       	st	X, r24
    2b7e:	13 97       	sbiw	r26, 0x03	; 3
    2b80:	24 c1       	rjmp	.+584    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC3:
		SET_BIT(ADC.ADMUX,MUX0);
    2b82:	a4 e2       	ldi	r26, 0x24	; 36
    2b84:	b0 e0       	ldi	r27, 0x00	; 0
    2b86:	e4 e2       	ldi	r30, 0x24	; 36
    2b88:	f0 e0       	ldi	r31, 0x00	; 0
    2b8a:	83 81       	ldd	r24, Z+3	; 0x03
    2b8c:	81 60       	ori	r24, 0x01	; 1
    2b8e:	13 96       	adiw	r26, 0x03	; 3
    2b90:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX1);
    2b92:	a4 e2       	ldi	r26, 0x24	; 36
    2b94:	b0 e0       	ldi	r27, 0x00	; 0
    2b96:	e4 e2       	ldi	r30, 0x24	; 36
    2b98:	f0 e0       	ldi	r31, 0x00	; 0
    2b9a:	83 81       	ldd	r24, Z+3	; 0x03
    2b9c:	82 60       	ori	r24, 0x02	; 2
    2b9e:	13 96       	adiw	r26, 0x03	; 3
    2ba0:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX2);
    2ba2:	a4 e2       	ldi	r26, 0x24	; 36
    2ba4:	b0 e0       	ldi	r27, 0x00	; 0
    2ba6:	e4 e2       	ldi	r30, 0x24	; 36
    2ba8:	f0 e0       	ldi	r31, 0x00	; 0
    2baa:	83 81       	ldd	r24, Z+3	; 0x03
    2bac:	8b 7f       	andi	r24, 0xFB	; 251
    2bae:	13 96       	adiw	r26, 0x03	; 3
    2bb0:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2bb2:	a4 e2       	ldi	r26, 0x24	; 36
    2bb4:	b0 e0       	ldi	r27, 0x00	; 0
    2bb6:	e4 e2       	ldi	r30, 0x24	; 36
    2bb8:	f0 e0       	ldi	r31, 0x00	; 0
    2bba:	83 81       	ldd	r24, Z+3	; 0x03
    2bbc:	87 7f       	andi	r24, 0xF7	; 247
    2bbe:	13 96       	adiw	r26, 0x03	; 3
    2bc0:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2bc2:	a4 e2       	ldi	r26, 0x24	; 36
    2bc4:	b0 e0       	ldi	r27, 0x00	; 0
    2bc6:	e4 e2       	ldi	r30, 0x24	; 36
    2bc8:	f0 e0       	ldi	r31, 0x00	; 0
    2bca:	83 81       	ldd	r24, Z+3	; 0x03
    2bcc:	8f 7e       	andi	r24, 0xEF	; 239
    2bce:	13 96       	adiw	r26, 0x03	; 3
    2bd0:	8c 93       	st	X, r24
    2bd2:	13 97       	sbiw	r26, 0x03	; 3
    2bd4:	fa c0       	rjmp	.+500    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC4:
		CLR_BIT(ADC.ADMUX,MUX0);
    2bd6:	a4 e2       	ldi	r26, 0x24	; 36
    2bd8:	b0 e0       	ldi	r27, 0x00	; 0
    2bda:	e4 e2       	ldi	r30, 0x24	; 36
    2bdc:	f0 e0       	ldi	r31, 0x00	; 0
    2bde:	83 81       	ldd	r24, Z+3	; 0x03
    2be0:	8e 7f       	andi	r24, 0xFE	; 254
    2be2:	13 96       	adiw	r26, 0x03	; 3
    2be4:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX1);
    2be6:	a4 e2       	ldi	r26, 0x24	; 36
    2be8:	b0 e0       	ldi	r27, 0x00	; 0
    2bea:	e4 e2       	ldi	r30, 0x24	; 36
    2bec:	f0 e0       	ldi	r31, 0x00	; 0
    2bee:	83 81       	ldd	r24, Z+3	; 0x03
    2bf0:	8d 7f       	andi	r24, 0xFD	; 253
    2bf2:	13 96       	adiw	r26, 0x03	; 3
    2bf4:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX2);
    2bf6:	a4 e2       	ldi	r26, 0x24	; 36
    2bf8:	b0 e0       	ldi	r27, 0x00	; 0
    2bfa:	e4 e2       	ldi	r30, 0x24	; 36
    2bfc:	f0 e0       	ldi	r31, 0x00	; 0
    2bfe:	83 81       	ldd	r24, Z+3	; 0x03
    2c00:	84 60       	ori	r24, 0x04	; 4
    2c02:	13 96       	adiw	r26, 0x03	; 3
    2c04:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2c06:	a4 e2       	ldi	r26, 0x24	; 36
    2c08:	b0 e0       	ldi	r27, 0x00	; 0
    2c0a:	e4 e2       	ldi	r30, 0x24	; 36
    2c0c:	f0 e0       	ldi	r31, 0x00	; 0
    2c0e:	83 81       	ldd	r24, Z+3	; 0x03
    2c10:	87 7f       	andi	r24, 0xF7	; 247
    2c12:	13 96       	adiw	r26, 0x03	; 3
    2c14:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2c16:	a4 e2       	ldi	r26, 0x24	; 36
    2c18:	b0 e0       	ldi	r27, 0x00	; 0
    2c1a:	e4 e2       	ldi	r30, 0x24	; 36
    2c1c:	f0 e0       	ldi	r31, 0x00	; 0
    2c1e:	83 81       	ldd	r24, Z+3	; 0x03
    2c20:	8f 7e       	andi	r24, 0xEF	; 239
    2c22:	13 96       	adiw	r26, 0x03	; 3
    2c24:	8c 93       	st	X, r24
    2c26:	13 97       	sbiw	r26, 0x03	; 3
    2c28:	d0 c0       	rjmp	.+416    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC5:
		SET_BIT(ADC.ADMUX,MUX0);
    2c2a:	a4 e2       	ldi	r26, 0x24	; 36
    2c2c:	b0 e0       	ldi	r27, 0x00	; 0
    2c2e:	e4 e2       	ldi	r30, 0x24	; 36
    2c30:	f0 e0       	ldi	r31, 0x00	; 0
    2c32:	83 81       	ldd	r24, Z+3	; 0x03
    2c34:	81 60       	ori	r24, 0x01	; 1
    2c36:	13 96       	adiw	r26, 0x03	; 3
    2c38:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX1);
    2c3a:	a4 e2       	ldi	r26, 0x24	; 36
    2c3c:	b0 e0       	ldi	r27, 0x00	; 0
    2c3e:	e4 e2       	ldi	r30, 0x24	; 36
    2c40:	f0 e0       	ldi	r31, 0x00	; 0
    2c42:	83 81       	ldd	r24, Z+3	; 0x03
    2c44:	8d 7f       	andi	r24, 0xFD	; 253
    2c46:	13 96       	adiw	r26, 0x03	; 3
    2c48:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX2);
    2c4a:	a4 e2       	ldi	r26, 0x24	; 36
    2c4c:	b0 e0       	ldi	r27, 0x00	; 0
    2c4e:	e4 e2       	ldi	r30, 0x24	; 36
    2c50:	f0 e0       	ldi	r31, 0x00	; 0
    2c52:	83 81       	ldd	r24, Z+3	; 0x03
    2c54:	84 60       	ori	r24, 0x04	; 4
    2c56:	13 96       	adiw	r26, 0x03	; 3
    2c58:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2c5a:	a4 e2       	ldi	r26, 0x24	; 36
    2c5c:	b0 e0       	ldi	r27, 0x00	; 0
    2c5e:	e4 e2       	ldi	r30, 0x24	; 36
    2c60:	f0 e0       	ldi	r31, 0x00	; 0
    2c62:	83 81       	ldd	r24, Z+3	; 0x03
    2c64:	87 7f       	andi	r24, 0xF7	; 247
    2c66:	13 96       	adiw	r26, 0x03	; 3
    2c68:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2c6a:	a4 e2       	ldi	r26, 0x24	; 36
    2c6c:	b0 e0       	ldi	r27, 0x00	; 0
    2c6e:	e4 e2       	ldi	r30, 0x24	; 36
    2c70:	f0 e0       	ldi	r31, 0x00	; 0
    2c72:	83 81       	ldd	r24, Z+3	; 0x03
    2c74:	8f 7e       	andi	r24, 0xEF	; 239
    2c76:	13 96       	adiw	r26, 0x03	; 3
    2c78:	8c 93       	st	X, r24
    2c7a:	13 97       	sbiw	r26, 0x03	; 3
    2c7c:	a6 c0       	rjmp	.+332    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC6:
		CLR_BIT(ADC.ADMUX,MUX0);
    2c7e:	a4 e2       	ldi	r26, 0x24	; 36
    2c80:	b0 e0       	ldi	r27, 0x00	; 0
    2c82:	e4 e2       	ldi	r30, 0x24	; 36
    2c84:	f0 e0       	ldi	r31, 0x00	; 0
    2c86:	83 81       	ldd	r24, Z+3	; 0x03
    2c88:	8e 7f       	andi	r24, 0xFE	; 254
    2c8a:	13 96       	adiw	r26, 0x03	; 3
    2c8c:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX1);
    2c8e:	a4 e2       	ldi	r26, 0x24	; 36
    2c90:	b0 e0       	ldi	r27, 0x00	; 0
    2c92:	e4 e2       	ldi	r30, 0x24	; 36
    2c94:	f0 e0       	ldi	r31, 0x00	; 0
    2c96:	83 81       	ldd	r24, Z+3	; 0x03
    2c98:	82 60       	ori	r24, 0x02	; 2
    2c9a:	13 96       	adiw	r26, 0x03	; 3
    2c9c:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX2);
    2c9e:	a4 e2       	ldi	r26, 0x24	; 36
    2ca0:	b0 e0       	ldi	r27, 0x00	; 0
    2ca2:	e4 e2       	ldi	r30, 0x24	; 36
    2ca4:	f0 e0       	ldi	r31, 0x00	; 0
    2ca6:	83 81       	ldd	r24, Z+3	; 0x03
    2ca8:	84 60       	ori	r24, 0x04	; 4
    2caa:	13 96       	adiw	r26, 0x03	; 3
    2cac:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2cae:	a4 e2       	ldi	r26, 0x24	; 36
    2cb0:	b0 e0       	ldi	r27, 0x00	; 0
    2cb2:	e4 e2       	ldi	r30, 0x24	; 36
    2cb4:	f0 e0       	ldi	r31, 0x00	; 0
    2cb6:	83 81       	ldd	r24, Z+3	; 0x03
    2cb8:	87 7f       	andi	r24, 0xF7	; 247
    2cba:	13 96       	adiw	r26, 0x03	; 3
    2cbc:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2cbe:	a4 e2       	ldi	r26, 0x24	; 36
    2cc0:	b0 e0       	ldi	r27, 0x00	; 0
    2cc2:	e4 e2       	ldi	r30, 0x24	; 36
    2cc4:	f0 e0       	ldi	r31, 0x00	; 0
    2cc6:	83 81       	ldd	r24, Z+3	; 0x03
    2cc8:	8f 7e       	andi	r24, 0xEF	; 239
    2cca:	13 96       	adiw	r26, 0x03	; 3
    2ccc:	8c 93       	st	X, r24
    2cce:	13 97       	sbiw	r26, 0x03	; 3
    2cd0:	7c c0       	rjmp	.+248    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC7:
		SET_BIT(ADC.ADMUX,MUX0);
    2cd2:	a4 e2       	ldi	r26, 0x24	; 36
    2cd4:	b0 e0       	ldi	r27, 0x00	; 0
    2cd6:	e4 e2       	ldi	r30, 0x24	; 36
    2cd8:	f0 e0       	ldi	r31, 0x00	; 0
    2cda:	83 81       	ldd	r24, Z+3	; 0x03
    2cdc:	81 60       	ori	r24, 0x01	; 1
    2cde:	13 96       	adiw	r26, 0x03	; 3
    2ce0:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX1);
    2ce2:	a4 e2       	ldi	r26, 0x24	; 36
    2ce4:	b0 e0       	ldi	r27, 0x00	; 0
    2ce6:	e4 e2       	ldi	r30, 0x24	; 36
    2ce8:	f0 e0       	ldi	r31, 0x00	; 0
    2cea:	83 81       	ldd	r24, Z+3	; 0x03
    2cec:	82 60       	ori	r24, 0x02	; 2
    2cee:	13 96       	adiw	r26, 0x03	; 3
    2cf0:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX2);
    2cf2:	a4 e2       	ldi	r26, 0x24	; 36
    2cf4:	b0 e0       	ldi	r27, 0x00	; 0
    2cf6:	e4 e2       	ldi	r30, 0x24	; 36
    2cf8:	f0 e0       	ldi	r31, 0x00	; 0
    2cfa:	83 81       	ldd	r24, Z+3	; 0x03
    2cfc:	84 60       	ori	r24, 0x04	; 4
    2cfe:	13 96       	adiw	r26, 0x03	; 3
    2d00:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2d02:	a4 e2       	ldi	r26, 0x24	; 36
    2d04:	b0 e0       	ldi	r27, 0x00	; 0
    2d06:	e4 e2       	ldi	r30, 0x24	; 36
    2d08:	f0 e0       	ldi	r31, 0x00	; 0
    2d0a:	83 81       	ldd	r24, Z+3	; 0x03
    2d0c:	87 7f       	andi	r24, 0xF7	; 247
    2d0e:	13 96       	adiw	r26, 0x03	; 3
    2d10:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX4);
    2d12:	a4 e2       	ldi	r26, 0x24	; 36
    2d14:	b0 e0       	ldi	r27, 0x00	; 0
    2d16:	e4 e2       	ldi	r30, 0x24	; 36
    2d18:	f0 e0       	ldi	r31, 0x00	; 0
    2d1a:	83 81       	ldd	r24, Z+3	; 0x03
    2d1c:	8f 7e       	andi	r24, 0xEF	; 239
    2d1e:	13 96       	adiw	r26, 0x03	; 3
    2d20:	8c 93       	st	X, r24
    2d22:	13 97       	sbiw	r26, 0x03	; 3
    2d24:	52 c0       	rjmp	.+164    	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC1_ADC2:
		SET_BIT(ADC.ADMUX,MUX0);
    2d26:	a4 e2       	ldi	r26, 0x24	; 36
    2d28:	b0 e0       	ldi	r27, 0x00	; 0
    2d2a:	e4 e2       	ldi	r30, 0x24	; 36
    2d2c:	f0 e0       	ldi	r31, 0x00	; 0
    2d2e:	83 81       	ldd	r24, Z+3	; 0x03
    2d30:	81 60       	ori	r24, 0x01	; 1
    2d32:	13 96       	adiw	r26, 0x03	; 3
    2d34:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX1);
    2d36:	a4 e2       	ldi	r26, 0x24	; 36
    2d38:	b0 e0       	ldi	r27, 0x00	; 0
    2d3a:	e4 e2       	ldi	r30, 0x24	; 36
    2d3c:	f0 e0       	ldi	r31, 0x00	; 0
    2d3e:	83 81       	ldd	r24, Z+3	; 0x03
    2d40:	8d 7f       	andi	r24, 0xFD	; 253
    2d42:	13 96       	adiw	r26, 0x03	; 3
    2d44:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX2);
    2d46:	a4 e2       	ldi	r26, 0x24	; 36
    2d48:	b0 e0       	ldi	r27, 0x00	; 0
    2d4a:	e4 e2       	ldi	r30, 0x24	; 36
    2d4c:	f0 e0       	ldi	r31, 0x00	; 0
    2d4e:	83 81       	ldd	r24, Z+3	; 0x03
    2d50:	8b 7f       	andi	r24, 0xFB	; 251
    2d52:	13 96       	adiw	r26, 0x03	; 3
    2d54:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX3);
    2d56:	a4 e2       	ldi	r26, 0x24	; 36
    2d58:	b0 e0       	ldi	r27, 0x00	; 0
    2d5a:	e4 e2       	ldi	r30, 0x24	; 36
    2d5c:	f0 e0       	ldi	r31, 0x00	; 0
    2d5e:	83 81       	ldd	r24, Z+3	; 0x03
    2d60:	88 60       	ori	r24, 0x08	; 8
    2d62:	13 96       	adiw	r26, 0x03	; 3
    2d64:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX4);
    2d66:	a4 e2       	ldi	r26, 0x24	; 36
    2d68:	b0 e0       	ldi	r27, 0x00	; 0
    2d6a:	e4 e2       	ldi	r30, 0x24	; 36
    2d6c:	f0 e0       	ldi	r31, 0x00	; 0
    2d6e:	83 81       	ldd	r24, Z+3	; 0x03
    2d70:	80 61       	ori	r24, 0x10	; 16
    2d72:	13 96       	adiw	r26, 0x03	; 3
    2d74:	8c 93       	st	X, r24
    2d76:	13 97       	sbiw	r26, 0x03	; 3
    2d78:	28 c0       	rjmp	.+80     	; 0x2dca <ADC_u16Conversion+0x3f6>
			break;
	case ADC2_ADC1:
		CLR_BIT(ADC.ADMUX,MUX0);
    2d7a:	a4 e2       	ldi	r26, 0x24	; 36
    2d7c:	b0 e0       	ldi	r27, 0x00	; 0
    2d7e:	e4 e2       	ldi	r30, 0x24	; 36
    2d80:	f0 e0       	ldi	r31, 0x00	; 0
    2d82:	83 81       	ldd	r24, Z+3	; 0x03
    2d84:	8e 7f       	andi	r24, 0xFE	; 254
    2d86:	13 96       	adiw	r26, 0x03	; 3
    2d88:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX1);
    2d8a:	a4 e2       	ldi	r26, 0x24	; 36
    2d8c:	b0 e0       	ldi	r27, 0x00	; 0
    2d8e:	e4 e2       	ldi	r30, 0x24	; 36
    2d90:	f0 e0       	ldi	r31, 0x00	; 0
    2d92:	83 81       	ldd	r24, Z+3	; 0x03
    2d94:	82 60       	ori	r24, 0x02	; 2
    2d96:	13 96       	adiw	r26, 0x03	; 3
    2d98:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX2);
    2d9a:	a4 e2       	ldi	r26, 0x24	; 36
    2d9c:	b0 e0       	ldi	r27, 0x00	; 0
    2d9e:	e4 e2       	ldi	r30, 0x24	; 36
    2da0:	f0 e0       	ldi	r31, 0x00	; 0
    2da2:	83 81       	ldd	r24, Z+3	; 0x03
    2da4:	8b 7f       	andi	r24, 0xFB	; 251
    2da6:	13 96       	adiw	r26, 0x03	; 3
    2da8:	8c 93       	st	X, r24
		CLR_BIT(ADC.ADMUX,MUX3);
    2daa:	a4 e2       	ldi	r26, 0x24	; 36
    2dac:	b0 e0       	ldi	r27, 0x00	; 0
    2dae:	e4 e2       	ldi	r30, 0x24	; 36
    2db0:	f0 e0       	ldi	r31, 0x00	; 0
    2db2:	83 81       	ldd	r24, Z+3	; 0x03
    2db4:	87 7f       	andi	r24, 0xF7	; 247
    2db6:	13 96       	adiw	r26, 0x03	; 3
    2db8:	8c 93       	st	X, r24
		SET_BIT(ADC.ADMUX,MUX4);
    2dba:	a4 e2       	ldi	r26, 0x24	; 36
    2dbc:	b0 e0       	ldi	r27, 0x00	; 0
    2dbe:	e4 e2       	ldi	r30, 0x24	; 36
    2dc0:	f0 e0       	ldi	r31, 0x00	; 0
    2dc2:	83 81       	ldd	r24, Z+3	; 0x03
    2dc4:	80 61       	ori	r24, 0x10	; 16
    2dc6:	13 96       	adiw	r26, 0x03	; 3
    2dc8:	8c 93       	st	X, r24
			break;
	default:
		break;
	}
	SET_BIT(ADC.ADCSRA,ADSC);
    2dca:	a4 e2       	ldi	r26, 0x24	; 36
    2dcc:	b0 e0       	ldi	r27, 0x00	; 0
    2dce:	e4 e2       	ldi	r30, 0x24	; 36
    2dd0:	f0 e0       	ldi	r31, 0x00	; 0
    2dd2:	82 81       	ldd	r24, Z+2	; 0x02
    2dd4:	80 64       	ori	r24, 0x40	; 64
    2dd6:	12 96       	adiw	r26, 0x02	; 2
    2dd8:	8c 93       	st	X, r24
    2dda:	12 97       	sbiw	r26, 0x02	; 2
	while(GET_BIT(ADC.ADCSRA, ADIF)==0);
    2ddc:	e4 e2       	ldi	r30, 0x24	; 36
    2dde:	f0 e0       	ldi	r31, 0x00	; 0
    2de0:	82 81       	ldd	r24, Z+2	; 0x02
    2de2:	82 95       	swap	r24
    2de4:	8f 70       	andi	r24, 0x0F	; 15
    2de6:	88 2f       	mov	r24, r24
    2de8:	90 e0       	ldi	r25, 0x00	; 0
    2dea:	81 70       	andi	r24, 0x01	; 1
    2dec:	90 70       	andi	r25, 0x00	; 0
    2dee:	00 97       	sbiw	r24, 0x00	; 0
    2df0:	a9 f3       	breq	.-22     	; 0x2ddc <ADC_u16Conversion+0x408>
	SET_BIT(ADC.ADCSRA, ADIF);
    2df2:	a4 e2       	ldi	r26, 0x24	; 36
    2df4:	b0 e0       	ldi	r27, 0x00	; 0
    2df6:	e4 e2       	ldi	r30, 0x24	; 36
    2df8:	f0 e0       	ldi	r31, 0x00	; 0
    2dfa:	82 81       	ldd	r24, Z+2	; 0x02
    2dfc:	80 61       	ori	r24, 0x10	; 16
    2dfe:	12 96       	adiw	r26, 0x02	; 2
    2e00:	8c 93       	st	X, r24
    2e02:	12 97       	sbiw	r26, 0x02	; 2
	return (ADC.ADCD);
    2e04:	e4 e2       	ldi	r30, 0x24	; 36
    2e06:	f0 e0       	ldi	r31, 0x00	; 0
    2e08:	80 81       	ld	r24, Z
    2e0a:	91 81       	ldd	r25, Z+1	; 0x01
}
    2e0c:	0f 90       	pop	r0
    2e0e:	0f 90       	pop	r0
    2e10:	0f 90       	pop	r0
    2e12:	cf 91       	pop	r28
    2e14:	df 91       	pop	r29
    2e16:	08 95       	ret

00002e18 <LCD_voidSendData>:
#include <avr/delay.h>

#include "LCD.h"


void LCD_voidSendData(u8 copy_u8Data){
    2e18:	df 93       	push	r29
    2e1a:	cf 93       	push	r28
    2e1c:	cd b7       	in	r28, 0x3d	; 61
    2e1e:	de b7       	in	r29, 0x3e	; 62
    2e20:	6d 97       	sbiw	r28, 0x1d	; 29
    2e22:	0f b6       	in	r0, 0x3f	; 63
    2e24:	f8 94       	cli
    2e26:	de bf       	out	0x3e, r29	; 62
    2e28:	0f be       	out	0x3f, r0	; 63
    2e2a:	cd bf       	out	0x3d, r28	; 61
    2e2c:	8d 8f       	std	Y+29, r24	; 0x1d
	//send data make RS_PIN=1
	SET_BIT(LCD_Control_Port,LCD_RS_PIN);
    2e2e:	a2 e3       	ldi	r26, 0x32	; 50
    2e30:	b0 e0       	ldi	r27, 0x00	; 0
    2e32:	e2 e3       	ldi	r30, 0x32	; 50
    2e34:	f0 e0       	ldi	r31, 0x00	; 0
    2e36:	80 81       	ld	r24, Z
    2e38:	80 61       	ori	r24, 0x10	; 16
    2e3a:	8c 93       	st	X, r24
	//write RW=0
	CLR_BIT(LCD_Control_Port,LCD_RW_PIN);
    2e3c:	a2 e3       	ldi	r26, 0x32	; 50
    2e3e:	b0 e0       	ldi	r27, 0x00	; 0
    2e40:	e2 e3       	ldi	r30, 0x32	; 50
    2e42:	f0 e0       	ldi	r31, 0x00	; 0
    2e44:	80 81       	ld	r24, Z
    2e46:	8f 7d       	andi	r24, 0xDF	; 223
    2e48:	8c 93       	st	X, r24
	//enable => high
	SET_BIT(LCD_Control_Port,LCD_E_PIN);
    2e4a:	a2 e3       	ldi	r26, 0x32	; 50
    2e4c:	b0 e0       	ldi	r27, 0x00	; 0
    2e4e:	e2 e3       	ldi	r30, 0x32	; 50
    2e50:	f0 e0       	ldi	r31, 0x00	; 0
    2e52:	80 81       	ld	r24, Z
    2e54:	80 64       	ori	r24, 0x40	; 64
    2e56:	8c 93       	st	X, r24
	LCD_Data_Port=copy_u8Data;
    2e58:	e5 e3       	ldi	r30, 0x35	; 53
    2e5a:	f0 e0       	ldi	r31, 0x00	; 0
    2e5c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2e5e:	80 83       	st	Z, r24
    2e60:	80 e0       	ldi	r24, 0x00	; 0
    2e62:	90 e0       	ldi	r25, 0x00	; 0
    2e64:	a0 e8       	ldi	r26, 0x80	; 128
    2e66:	bf e3       	ldi	r27, 0x3F	; 63
    2e68:	89 8f       	std	Y+25, r24	; 0x19
    2e6a:	9a 8f       	std	Y+26, r25	; 0x1a
    2e6c:	ab 8f       	std	Y+27, r26	; 0x1b
    2e6e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e70:	69 8d       	ldd	r22, Y+25	; 0x19
    2e72:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e74:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e76:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e78:	20 e0       	ldi	r18, 0x00	; 0
    2e7a:	30 e0       	ldi	r19, 0x00	; 0
    2e7c:	4a ef       	ldi	r20, 0xFA	; 250
    2e7e:	54 e4       	ldi	r21, 0x44	; 68
    2e80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e84:	dc 01       	movw	r26, r24
    2e86:	cb 01       	movw	r24, r22
    2e88:	8d 8b       	std	Y+21, r24	; 0x15
    2e8a:	9e 8b       	std	Y+22, r25	; 0x16
    2e8c:	af 8b       	std	Y+23, r26	; 0x17
    2e8e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2e90:	6d 89       	ldd	r22, Y+21	; 0x15
    2e92:	7e 89       	ldd	r23, Y+22	; 0x16
    2e94:	8f 89       	ldd	r24, Y+23	; 0x17
    2e96:	98 8d       	ldd	r25, Y+24	; 0x18
    2e98:	20 e0       	ldi	r18, 0x00	; 0
    2e9a:	30 e0       	ldi	r19, 0x00	; 0
    2e9c:	40 e8       	ldi	r20, 0x80	; 128
    2e9e:	5f e3       	ldi	r21, 0x3F	; 63
    2ea0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ea4:	88 23       	and	r24, r24
    2ea6:	2c f4       	brge	.+10     	; 0x2eb2 <LCD_voidSendData+0x9a>
		__ticks = 1;
    2ea8:	81 e0       	ldi	r24, 0x01	; 1
    2eaa:	90 e0       	ldi	r25, 0x00	; 0
    2eac:	9c 8b       	std	Y+20, r25	; 0x14
    2eae:	8b 8b       	std	Y+19, r24	; 0x13
    2eb0:	3f c0       	rjmp	.+126    	; 0x2f30 <LCD_voidSendData+0x118>
	else if (__tmp > 65535)
    2eb2:	6d 89       	ldd	r22, Y+21	; 0x15
    2eb4:	7e 89       	ldd	r23, Y+22	; 0x16
    2eb6:	8f 89       	ldd	r24, Y+23	; 0x17
    2eb8:	98 8d       	ldd	r25, Y+24	; 0x18
    2eba:	20 e0       	ldi	r18, 0x00	; 0
    2ebc:	3f ef       	ldi	r19, 0xFF	; 255
    2ebe:	4f e7       	ldi	r20, 0x7F	; 127
    2ec0:	57 e4       	ldi	r21, 0x47	; 71
    2ec2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ec6:	18 16       	cp	r1, r24
    2ec8:	4c f5       	brge	.+82     	; 0x2f1c <LCD_voidSendData+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2eca:	69 8d       	ldd	r22, Y+25	; 0x19
    2ecc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ece:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ed0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2ed2:	20 e0       	ldi	r18, 0x00	; 0
    2ed4:	30 e0       	ldi	r19, 0x00	; 0
    2ed6:	40 e2       	ldi	r20, 0x20	; 32
    2ed8:	51 e4       	ldi	r21, 0x41	; 65
    2eda:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ede:	dc 01       	movw	r26, r24
    2ee0:	cb 01       	movw	r24, r22
    2ee2:	bc 01       	movw	r22, r24
    2ee4:	cd 01       	movw	r24, r26
    2ee6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eea:	dc 01       	movw	r26, r24
    2eec:	cb 01       	movw	r24, r22
    2eee:	9c 8b       	std	Y+20, r25	; 0x14
    2ef0:	8b 8b       	std	Y+19, r24	; 0x13
    2ef2:	0f c0       	rjmp	.+30     	; 0x2f12 <LCD_voidSendData+0xfa>
    2ef4:	88 ec       	ldi	r24, 0xC8	; 200
    2ef6:	90 e0       	ldi	r25, 0x00	; 0
    2ef8:	9a 8b       	std	Y+18, r25	; 0x12
    2efa:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2efc:	89 89       	ldd	r24, Y+17	; 0x11
    2efe:	9a 89       	ldd	r25, Y+18	; 0x12
    2f00:	01 97       	sbiw	r24, 0x01	; 1
    2f02:	f1 f7       	brne	.-4      	; 0x2f00 <LCD_voidSendData+0xe8>
    2f04:	9a 8b       	std	Y+18, r25	; 0x12
    2f06:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f08:	8b 89       	ldd	r24, Y+19	; 0x13
    2f0a:	9c 89       	ldd	r25, Y+20	; 0x14
    2f0c:	01 97       	sbiw	r24, 0x01	; 1
    2f0e:	9c 8b       	std	Y+20, r25	; 0x14
    2f10:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f12:	8b 89       	ldd	r24, Y+19	; 0x13
    2f14:	9c 89       	ldd	r25, Y+20	; 0x14
    2f16:	00 97       	sbiw	r24, 0x00	; 0
    2f18:	69 f7       	brne	.-38     	; 0x2ef4 <LCD_voidSendData+0xdc>
    2f1a:	14 c0       	rjmp	.+40     	; 0x2f44 <LCD_voidSendData+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f1c:	6d 89       	ldd	r22, Y+21	; 0x15
    2f1e:	7e 89       	ldd	r23, Y+22	; 0x16
    2f20:	8f 89       	ldd	r24, Y+23	; 0x17
    2f22:	98 8d       	ldd	r25, Y+24	; 0x18
    2f24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f28:	dc 01       	movw	r26, r24
    2f2a:	cb 01       	movw	r24, r22
    2f2c:	9c 8b       	std	Y+20, r25	; 0x14
    2f2e:	8b 8b       	std	Y+19, r24	; 0x13
    2f30:	8b 89       	ldd	r24, Y+19	; 0x13
    2f32:	9c 89       	ldd	r25, Y+20	; 0x14
    2f34:	98 8b       	std	Y+16, r25	; 0x10
    2f36:	8f 87       	std	Y+15, r24	; 0x0f
    2f38:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f3a:	98 89       	ldd	r25, Y+16	; 0x10
    2f3c:	01 97       	sbiw	r24, 0x01	; 1
    2f3e:	f1 f7       	brne	.-4      	; 0x2f3c <LCD_voidSendData+0x124>
    2f40:	98 8b       	std	Y+16, r25	; 0x10
    2f42:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	//enable => LOW (Caputre Data)
	CLR_BIT(LCD_Control_Port,LCD_E_PIN);
    2f44:	a2 e3       	ldi	r26, 0x32	; 50
    2f46:	b0 e0       	ldi	r27, 0x00	; 0
    2f48:	e2 e3       	ldi	r30, 0x32	; 50
    2f4a:	f0 e0       	ldi	r31, 0x00	; 0
    2f4c:	80 81       	ld	r24, Z
    2f4e:	8f 7b       	andi	r24, 0xBF	; 191
    2f50:	8c 93       	st	X, r24
    2f52:	80 e0       	ldi	r24, 0x00	; 0
    2f54:	90 e0       	ldi	r25, 0x00	; 0
    2f56:	a0 e8       	ldi	r26, 0x80	; 128
    2f58:	bf e3       	ldi	r27, 0x3F	; 63
    2f5a:	8b 87       	std	Y+11, r24	; 0x0b
    2f5c:	9c 87       	std	Y+12, r25	; 0x0c
    2f5e:	ad 87       	std	Y+13, r26	; 0x0d
    2f60:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f62:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f64:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f66:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f68:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f6a:	20 e0       	ldi	r18, 0x00	; 0
    2f6c:	30 e0       	ldi	r19, 0x00	; 0
    2f6e:	4a ef       	ldi	r20, 0xFA	; 250
    2f70:	54 e4       	ldi	r21, 0x44	; 68
    2f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f76:	dc 01       	movw	r26, r24
    2f78:	cb 01       	movw	r24, r22
    2f7a:	8f 83       	std	Y+7, r24	; 0x07
    2f7c:	98 87       	std	Y+8, r25	; 0x08
    2f7e:	a9 87       	std	Y+9, r26	; 0x09
    2f80:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2f82:	6f 81       	ldd	r22, Y+7	; 0x07
    2f84:	78 85       	ldd	r23, Y+8	; 0x08
    2f86:	89 85       	ldd	r24, Y+9	; 0x09
    2f88:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f8a:	20 e0       	ldi	r18, 0x00	; 0
    2f8c:	30 e0       	ldi	r19, 0x00	; 0
    2f8e:	40 e8       	ldi	r20, 0x80	; 128
    2f90:	5f e3       	ldi	r21, 0x3F	; 63
    2f92:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f96:	88 23       	and	r24, r24
    2f98:	2c f4       	brge	.+10     	; 0x2fa4 <LCD_voidSendData+0x18c>
		__ticks = 1;
    2f9a:	81 e0       	ldi	r24, 0x01	; 1
    2f9c:	90 e0       	ldi	r25, 0x00	; 0
    2f9e:	9e 83       	std	Y+6, r25	; 0x06
    2fa0:	8d 83       	std	Y+5, r24	; 0x05
    2fa2:	3f c0       	rjmp	.+126    	; 0x3022 <LCD_voidSendData+0x20a>
	else if (__tmp > 65535)
    2fa4:	6f 81       	ldd	r22, Y+7	; 0x07
    2fa6:	78 85       	ldd	r23, Y+8	; 0x08
    2fa8:	89 85       	ldd	r24, Y+9	; 0x09
    2faa:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fac:	20 e0       	ldi	r18, 0x00	; 0
    2fae:	3f ef       	ldi	r19, 0xFF	; 255
    2fb0:	4f e7       	ldi	r20, 0x7F	; 127
    2fb2:	57 e4       	ldi	r21, 0x47	; 71
    2fb4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fb8:	18 16       	cp	r1, r24
    2fba:	4c f5       	brge	.+82     	; 0x300e <LCD_voidSendData+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fbc:	6b 85       	ldd	r22, Y+11	; 0x0b
    2fbe:	7c 85       	ldd	r23, Y+12	; 0x0c
    2fc0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fc2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fc4:	20 e0       	ldi	r18, 0x00	; 0
    2fc6:	30 e0       	ldi	r19, 0x00	; 0
    2fc8:	40 e2       	ldi	r20, 0x20	; 32
    2fca:	51 e4       	ldi	r21, 0x41	; 65
    2fcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fd0:	dc 01       	movw	r26, r24
    2fd2:	cb 01       	movw	r24, r22
    2fd4:	bc 01       	movw	r22, r24
    2fd6:	cd 01       	movw	r24, r26
    2fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fdc:	dc 01       	movw	r26, r24
    2fde:	cb 01       	movw	r24, r22
    2fe0:	9e 83       	std	Y+6, r25	; 0x06
    2fe2:	8d 83       	std	Y+5, r24	; 0x05
    2fe4:	0f c0       	rjmp	.+30     	; 0x3004 <LCD_voidSendData+0x1ec>
    2fe6:	88 ec       	ldi	r24, 0xC8	; 200
    2fe8:	90 e0       	ldi	r25, 0x00	; 0
    2fea:	9c 83       	std	Y+4, r25	; 0x04
    2fec:	8b 83       	std	Y+3, r24	; 0x03
    2fee:	8b 81       	ldd	r24, Y+3	; 0x03
    2ff0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ff2:	01 97       	sbiw	r24, 0x01	; 1
    2ff4:	f1 f7       	brne	.-4      	; 0x2ff2 <LCD_voidSendData+0x1da>
    2ff6:	9c 83       	std	Y+4, r25	; 0x04
    2ff8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ffa:	8d 81       	ldd	r24, Y+5	; 0x05
    2ffc:	9e 81       	ldd	r25, Y+6	; 0x06
    2ffe:	01 97       	sbiw	r24, 0x01	; 1
    3000:	9e 83       	std	Y+6, r25	; 0x06
    3002:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3004:	8d 81       	ldd	r24, Y+5	; 0x05
    3006:	9e 81       	ldd	r25, Y+6	; 0x06
    3008:	00 97       	sbiw	r24, 0x00	; 0
    300a:	69 f7       	brne	.-38     	; 0x2fe6 <LCD_voidSendData+0x1ce>
    300c:	14 c0       	rjmp	.+40     	; 0x3036 <LCD_voidSendData+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    300e:	6f 81       	ldd	r22, Y+7	; 0x07
    3010:	78 85       	ldd	r23, Y+8	; 0x08
    3012:	89 85       	ldd	r24, Y+9	; 0x09
    3014:	9a 85       	ldd	r25, Y+10	; 0x0a
    3016:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    301a:	dc 01       	movw	r26, r24
    301c:	cb 01       	movw	r24, r22
    301e:	9e 83       	std	Y+6, r25	; 0x06
    3020:	8d 83       	std	Y+5, r24	; 0x05
    3022:	8d 81       	ldd	r24, Y+5	; 0x05
    3024:	9e 81       	ldd	r25, Y+6	; 0x06
    3026:	9a 83       	std	Y+2, r25	; 0x02
    3028:	89 83       	std	Y+1, r24	; 0x01
    302a:	89 81       	ldd	r24, Y+1	; 0x01
    302c:	9a 81       	ldd	r25, Y+2	; 0x02
    302e:	01 97       	sbiw	r24, 0x01	; 1
    3030:	f1 f7       	brne	.-4      	; 0x302e <LCD_voidSendData+0x216>
    3032:	9a 83       	std	Y+2, r25	; 0x02
    3034:	89 83       	std	Y+1, r24	; 0x01
	//delay for multiple call
	_delay_ms(1);
}
    3036:	6d 96       	adiw	r28, 0x1d	; 29
    3038:	0f b6       	in	r0, 0x3f	; 63
    303a:	f8 94       	cli
    303c:	de bf       	out	0x3e, r29	; 62
    303e:	0f be       	out	0x3f, r0	; 63
    3040:	cd bf       	out	0x3d, r28	; 61
    3042:	cf 91       	pop	r28
    3044:	df 91       	pop	r29
    3046:	08 95       	ret

00003048 <LCD_voidSendCommand>:
void LCD_voidSendCommand(u8 copy_u8Command){
    3048:	df 93       	push	r29
    304a:	cf 93       	push	r28
    304c:	cd b7       	in	r28, 0x3d	; 61
    304e:	de b7       	in	r29, 0x3e	; 62
    3050:	6d 97       	sbiw	r28, 0x1d	; 29
    3052:	0f b6       	in	r0, 0x3f	; 63
    3054:	f8 94       	cli
    3056:	de bf       	out	0x3e, r29	; 62
    3058:	0f be       	out	0x3f, r0	; 63
    305a:	cd bf       	out	0x3d, r28	; 61
    305c:	8d 8f       	std	Y+29, r24	; 0x1d
	//send Command make RS_PIN=0
	CLR_BIT(LCD_Control_Port,LCD_RS_PIN);
    305e:	a2 e3       	ldi	r26, 0x32	; 50
    3060:	b0 e0       	ldi	r27, 0x00	; 0
    3062:	e2 e3       	ldi	r30, 0x32	; 50
    3064:	f0 e0       	ldi	r31, 0x00	; 0
    3066:	80 81       	ld	r24, Z
    3068:	8f 7e       	andi	r24, 0xEF	; 239
    306a:	8c 93       	st	X, r24
	//write RW=0
	CLR_BIT(LCD_Control_Port,LCD_RW_PIN);
    306c:	a2 e3       	ldi	r26, 0x32	; 50
    306e:	b0 e0       	ldi	r27, 0x00	; 0
    3070:	e2 e3       	ldi	r30, 0x32	; 50
    3072:	f0 e0       	ldi	r31, 0x00	; 0
    3074:	80 81       	ld	r24, Z
    3076:	8f 7d       	andi	r24, 0xDF	; 223
    3078:	8c 93       	st	X, r24
	//enable => high
	SET_BIT(LCD_Control_Port,LCD_E_PIN);
    307a:	a2 e3       	ldi	r26, 0x32	; 50
    307c:	b0 e0       	ldi	r27, 0x00	; 0
    307e:	e2 e3       	ldi	r30, 0x32	; 50
    3080:	f0 e0       	ldi	r31, 0x00	; 0
    3082:	80 81       	ld	r24, Z
    3084:	80 64       	ori	r24, 0x40	; 64
    3086:	8c 93       	st	X, r24
	LCD_Data_Port=copy_u8Command;
    3088:	e5 e3       	ldi	r30, 0x35	; 53
    308a:	f0 e0       	ldi	r31, 0x00	; 0
    308c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    308e:	80 83       	st	Z, r24
    3090:	80 e0       	ldi	r24, 0x00	; 0
    3092:	90 e0       	ldi	r25, 0x00	; 0
    3094:	a0 e0       	ldi	r26, 0x00	; 0
    3096:	b0 e4       	ldi	r27, 0x40	; 64
    3098:	89 8f       	std	Y+25, r24	; 0x19
    309a:	9a 8f       	std	Y+26, r25	; 0x1a
    309c:	ab 8f       	std	Y+27, r26	; 0x1b
    309e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30a0:	69 8d       	ldd	r22, Y+25	; 0x19
    30a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    30a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    30a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    30a8:	20 e0       	ldi	r18, 0x00	; 0
    30aa:	30 e0       	ldi	r19, 0x00	; 0
    30ac:	4a ef       	ldi	r20, 0xFA	; 250
    30ae:	54 e4       	ldi	r21, 0x44	; 68
    30b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30b4:	dc 01       	movw	r26, r24
    30b6:	cb 01       	movw	r24, r22
    30b8:	8d 8b       	std	Y+21, r24	; 0x15
    30ba:	9e 8b       	std	Y+22, r25	; 0x16
    30bc:	af 8b       	std	Y+23, r26	; 0x17
    30be:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    30c0:	6d 89       	ldd	r22, Y+21	; 0x15
    30c2:	7e 89       	ldd	r23, Y+22	; 0x16
    30c4:	8f 89       	ldd	r24, Y+23	; 0x17
    30c6:	98 8d       	ldd	r25, Y+24	; 0x18
    30c8:	20 e0       	ldi	r18, 0x00	; 0
    30ca:	30 e0       	ldi	r19, 0x00	; 0
    30cc:	40 e8       	ldi	r20, 0x80	; 128
    30ce:	5f e3       	ldi	r21, 0x3F	; 63
    30d0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30d4:	88 23       	and	r24, r24
    30d6:	2c f4       	brge	.+10     	; 0x30e2 <LCD_voidSendCommand+0x9a>
		__ticks = 1;
    30d8:	81 e0       	ldi	r24, 0x01	; 1
    30da:	90 e0       	ldi	r25, 0x00	; 0
    30dc:	9c 8b       	std	Y+20, r25	; 0x14
    30de:	8b 8b       	std	Y+19, r24	; 0x13
    30e0:	3f c0       	rjmp	.+126    	; 0x3160 <LCD_voidSendCommand+0x118>
	else if (__tmp > 65535)
    30e2:	6d 89       	ldd	r22, Y+21	; 0x15
    30e4:	7e 89       	ldd	r23, Y+22	; 0x16
    30e6:	8f 89       	ldd	r24, Y+23	; 0x17
    30e8:	98 8d       	ldd	r25, Y+24	; 0x18
    30ea:	20 e0       	ldi	r18, 0x00	; 0
    30ec:	3f ef       	ldi	r19, 0xFF	; 255
    30ee:	4f e7       	ldi	r20, 0x7F	; 127
    30f0:	57 e4       	ldi	r21, 0x47	; 71
    30f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30f6:	18 16       	cp	r1, r24
    30f8:	4c f5       	brge	.+82     	; 0x314c <LCD_voidSendCommand+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30fa:	69 8d       	ldd	r22, Y+25	; 0x19
    30fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    30fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3100:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3102:	20 e0       	ldi	r18, 0x00	; 0
    3104:	30 e0       	ldi	r19, 0x00	; 0
    3106:	40 e2       	ldi	r20, 0x20	; 32
    3108:	51 e4       	ldi	r21, 0x41	; 65
    310a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    310e:	dc 01       	movw	r26, r24
    3110:	cb 01       	movw	r24, r22
    3112:	bc 01       	movw	r22, r24
    3114:	cd 01       	movw	r24, r26
    3116:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    311a:	dc 01       	movw	r26, r24
    311c:	cb 01       	movw	r24, r22
    311e:	9c 8b       	std	Y+20, r25	; 0x14
    3120:	8b 8b       	std	Y+19, r24	; 0x13
    3122:	0f c0       	rjmp	.+30     	; 0x3142 <LCD_voidSendCommand+0xfa>
    3124:	88 ec       	ldi	r24, 0xC8	; 200
    3126:	90 e0       	ldi	r25, 0x00	; 0
    3128:	9a 8b       	std	Y+18, r25	; 0x12
    312a:	89 8b       	std	Y+17, r24	; 0x11
    312c:	89 89       	ldd	r24, Y+17	; 0x11
    312e:	9a 89       	ldd	r25, Y+18	; 0x12
    3130:	01 97       	sbiw	r24, 0x01	; 1
    3132:	f1 f7       	brne	.-4      	; 0x3130 <LCD_voidSendCommand+0xe8>
    3134:	9a 8b       	std	Y+18, r25	; 0x12
    3136:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3138:	8b 89       	ldd	r24, Y+19	; 0x13
    313a:	9c 89       	ldd	r25, Y+20	; 0x14
    313c:	01 97       	sbiw	r24, 0x01	; 1
    313e:	9c 8b       	std	Y+20, r25	; 0x14
    3140:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3142:	8b 89       	ldd	r24, Y+19	; 0x13
    3144:	9c 89       	ldd	r25, Y+20	; 0x14
    3146:	00 97       	sbiw	r24, 0x00	; 0
    3148:	69 f7       	brne	.-38     	; 0x3124 <LCD_voidSendCommand+0xdc>
    314a:	14 c0       	rjmp	.+40     	; 0x3174 <LCD_voidSendCommand+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    314c:	6d 89       	ldd	r22, Y+21	; 0x15
    314e:	7e 89       	ldd	r23, Y+22	; 0x16
    3150:	8f 89       	ldd	r24, Y+23	; 0x17
    3152:	98 8d       	ldd	r25, Y+24	; 0x18
    3154:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3158:	dc 01       	movw	r26, r24
    315a:	cb 01       	movw	r24, r22
    315c:	9c 8b       	std	Y+20, r25	; 0x14
    315e:	8b 8b       	std	Y+19, r24	; 0x13
    3160:	8b 89       	ldd	r24, Y+19	; 0x13
    3162:	9c 89       	ldd	r25, Y+20	; 0x14
    3164:	98 8b       	std	Y+16, r25	; 0x10
    3166:	8f 87       	std	Y+15, r24	; 0x0f
    3168:	8f 85       	ldd	r24, Y+15	; 0x0f
    316a:	98 89       	ldd	r25, Y+16	; 0x10
    316c:	01 97       	sbiw	r24, 0x01	; 1
    316e:	f1 f7       	brne	.-4      	; 0x316c <LCD_voidSendCommand+0x124>
    3170:	98 8b       	std	Y+16, r25	; 0x10
    3172:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	//enable => LOW (Caputre Data)
	CLR_BIT(LCD_Control_Port,LCD_E_PIN);
    3174:	a2 e3       	ldi	r26, 0x32	; 50
    3176:	b0 e0       	ldi	r27, 0x00	; 0
    3178:	e2 e3       	ldi	r30, 0x32	; 50
    317a:	f0 e0       	ldi	r31, 0x00	; 0
    317c:	80 81       	ld	r24, Z
    317e:	8f 7b       	andi	r24, 0xBF	; 191
    3180:	8c 93       	st	X, r24
    3182:	80 e0       	ldi	r24, 0x00	; 0
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	a0 e2       	ldi	r26, 0x20	; 32
    3188:	b1 e4       	ldi	r27, 0x41	; 65
    318a:	8b 87       	std	Y+11, r24	; 0x0b
    318c:	9c 87       	std	Y+12, r25	; 0x0c
    318e:	ad 87       	std	Y+13, r26	; 0x0d
    3190:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3192:	6b 85       	ldd	r22, Y+11	; 0x0b
    3194:	7c 85       	ldd	r23, Y+12	; 0x0c
    3196:	8d 85       	ldd	r24, Y+13	; 0x0d
    3198:	9e 85       	ldd	r25, Y+14	; 0x0e
    319a:	20 e0       	ldi	r18, 0x00	; 0
    319c:	30 e0       	ldi	r19, 0x00	; 0
    319e:	4a ef       	ldi	r20, 0xFA	; 250
    31a0:	54 e4       	ldi	r21, 0x44	; 68
    31a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31a6:	dc 01       	movw	r26, r24
    31a8:	cb 01       	movw	r24, r22
    31aa:	8f 83       	std	Y+7, r24	; 0x07
    31ac:	98 87       	std	Y+8, r25	; 0x08
    31ae:	a9 87       	std	Y+9, r26	; 0x09
    31b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    31b2:	6f 81       	ldd	r22, Y+7	; 0x07
    31b4:	78 85       	ldd	r23, Y+8	; 0x08
    31b6:	89 85       	ldd	r24, Y+9	; 0x09
    31b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    31ba:	20 e0       	ldi	r18, 0x00	; 0
    31bc:	30 e0       	ldi	r19, 0x00	; 0
    31be:	40 e8       	ldi	r20, 0x80	; 128
    31c0:	5f e3       	ldi	r21, 0x3F	; 63
    31c2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31c6:	88 23       	and	r24, r24
    31c8:	2c f4       	brge	.+10     	; 0x31d4 <LCD_voidSendCommand+0x18c>
		__ticks = 1;
    31ca:	81 e0       	ldi	r24, 0x01	; 1
    31cc:	90 e0       	ldi	r25, 0x00	; 0
    31ce:	9e 83       	std	Y+6, r25	; 0x06
    31d0:	8d 83       	std	Y+5, r24	; 0x05
    31d2:	3f c0       	rjmp	.+126    	; 0x3252 <LCD_voidSendCommand+0x20a>
	else if (__tmp > 65535)
    31d4:	6f 81       	ldd	r22, Y+7	; 0x07
    31d6:	78 85       	ldd	r23, Y+8	; 0x08
    31d8:	89 85       	ldd	r24, Y+9	; 0x09
    31da:	9a 85       	ldd	r25, Y+10	; 0x0a
    31dc:	20 e0       	ldi	r18, 0x00	; 0
    31de:	3f ef       	ldi	r19, 0xFF	; 255
    31e0:	4f e7       	ldi	r20, 0x7F	; 127
    31e2:	57 e4       	ldi	r21, 0x47	; 71
    31e4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31e8:	18 16       	cp	r1, r24
    31ea:	4c f5       	brge	.+82     	; 0x323e <LCD_voidSendCommand+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    31ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    31f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    31f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    31f4:	20 e0       	ldi	r18, 0x00	; 0
    31f6:	30 e0       	ldi	r19, 0x00	; 0
    31f8:	40 e2       	ldi	r20, 0x20	; 32
    31fa:	51 e4       	ldi	r21, 0x41	; 65
    31fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3200:	dc 01       	movw	r26, r24
    3202:	cb 01       	movw	r24, r22
    3204:	bc 01       	movw	r22, r24
    3206:	cd 01       	movw	r24, r26
    3208:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    320c:	dc 01       	movw	r26, r24
    320e:	cb 01       	movw	r24, r22
    3210:	9e 83       	std	Y+6, r25	; 0x06
    3212:	8d 83       	std	Y+5, r24	; 0x05
    3214:	0f c0       	rjmp	.+30     	; 0x3234 <LCD_voidSendCommand+0x1ec>
    3216:	88 ec       	ldi	r24, 0xC8	; 200
    3218:	90 e0       	ldi	r25, 0x00	; 0
    321a:	9c 83       	std	Y+4, r25	; 0x04
    321c:	8b 83       	std	Y+3, r24	; 0x03
    321e:	8b 81       	ldd	r24, Y+3	; 0x03
    3220:	9c 81       	ldd	r25, Y+4	; 0x04
    3222:	01 97       	sbiw	r24, 0x01	; 1
    3224:	f1 f7       	brne	.-4      	; 0x3222 <LCD_voidSendCommand+0x1da>
    3226:	9c 83       	std	Y+4, r25	; 0x04
    3228:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    322a:	8d 81       	ldd	r24, Y+5	; 0x05
    322c:	9e 81       	ldd	r25, Y+6	; 0x06
    322e:	01 97       	sbiw	r24, 0x01	; 1
    3230:	9e 83       	std	Y+6, r25	; 0x06
    3232:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3234:	8d 81       	ldd	r24, Y+5	; 0x05
    3236:	9e 81       	ldd	r25, Y+6	; 0x06
    3238:	00 97       	sbiw	r24, 0x00	; 0
    323a:	69 f7       	brne	.-38     	; 0x3216 <LCD_voidSendCommand+0x1ce>
    323c:	14 c0       	rjmp	.+40     	; 0x3266 <LCD_voidSendCommand+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    323e:	6f 81       	ldd	r22, Y+7	; 0x07
    3240:	78 85       	ldd	r23, Y+8	; 0x08
    3242:	89 85       	ldd	r24, Y+9	; 0x09
    3244:	9a 85       	ldd	r25, Y+10	; 0x0a
    3246:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    324a:	dc 01       	movw	r26, r24
    324c:	cb 01       	movw	r24, r22
    324e:	9e 83       	std	Y+6, r25	; 0x06
    3250:	8d 83       	std	Y+5, r24	; 0x05
    3252:	8d 81       	ldd	r24, Y+5	; 0x05
    3254:	9e 81       	ldd	r25, Y+6	; 0x06
    3256:	9a 83       	std	Y+2, r25	; 0x02
    3258:	89 83       	std	Y+1, r24	; 0x01
    325a:	89 81       	ldd	r24, Y+1	; 0x01
    325c:	9a 81       	ldd	r25, Y+2	; 0x02
    325e:	01 97       	sbiw	r24, 0x01	; 1
    3260:	f1 f7       	brne	.-4      	; 0x325e <LCD_voidSendCommand+0x216>
    3262:	9a 83       	std	Y+2, r25	; 0x02
    3264:	89 83       	std	Y+1, r24	; 0x01
	//delay for multiple call
	_delay_ms(10);
}
    3266:	6d 96       	adiw	r28, 0x1d	; 29
    3268:	0f b6       	in	r0, 0x3f	; 63
    326a:	f8 94       	cli
    326c:	de bf       	out	0x3e, r29	; 62
    326e:	0f be       	out	0x3f, r0	; 63
    3270:	cd bf       	out	0x3d, r28	; 61
    3272:	cf 91       	pop	r28
    3274:	df 91       	pop	r29
    3276:	08 95       	ret

00003278 <LCD_voidini>:

void LCD_voidini(void){
    3278:	0f 93       	push	r16
    327a:	1f 93       	push	r17
    327c:	df 93       	push	r29
    327e:	cf 93       	push	r28
    3280:	cd b7       	in	r28, 0x3d	; 61
    3282:	de b7       	in	r29, 0x3e	; 62
    3284:	c6 54       	subi	r28, 0x46	; 70
    3286:	d0 40       	sbci	r29, 0x00	; 0
    3288:	0f b6       	in	r0, 0x3f	; 63
    328a:	f8 94       	cli
    328c:	de bf       	out	0x3e, r29	; 62
    328e:	0f be       	out	0x3f, r0	; 63
    3290:	cd bf       	out	0x3d, r28	; 61
	LCD_Data_DDR=0xFF;
    3292:	e4 e3       	ldi	r30, 0x34	; 52
    3294:	f0 e0       	ldi	r31, 0x00	; 0
    3296:	8f ef       	ldi	r24, 0xFF	; 255
    3298:	80 83       	st	Z, r24
	SET_BIT(LCD_Control_DDR,LCD_RS_PIN);
    329a:	a1 e3       	ldi	r26, 0x31	; 49
    329c:	b0 e0       	ldi	r27, 0x00	; 0
    329e:	e1 e3       	ldi	r30, 0x31	; 49
    32a0:	f0 e0       	ldi	r31, 0x00	; 0
    32a2:	80 81       	ld	r24, Z
    32a4:	80 61       	ori	r24, 0x10	; 16
    32a6:	8c 93       	st	X, r24
	SET_BIT(LCD_Control_DDR,LCD_RW_PIN);
    32a8:	a1 e3       	ldi	r26, 0x31	; 49
    32aa:	b0 e0       	ldi	r27, 0x00	; 0
    32ac:	e1 e3       	ldi	r30, 0x31	; 49
    32ae:	f0 e0       	ldi	r31, 0x00	; 0
    32b0:	80 81       	ld	r24, Z
    32b2:	80 62       	ori	r24, 0x20	; 32
    32b4:	8c 93       	st	X, r24
	SET_BIT(LCD_Control_DDR,LCD_E_PIN);
    32b6:	a1 e3       	ldi	r26, 0x31	; 49
    32b8:	b0 e0       	ldi	r27, 0x00	; 0
    32ba:	e1 e3       	ldi	r30, 0x31	; 49
    32bc:	f0 e0       	ldi	r31, 0x00	; 0
    32be:	80 81       	ld	r24, Z
    32c0:	80 64       	ori	r24, 0x40	; 64
    32c2:	8c 93       	st	X, r24
    32c4:	fe 01       	movw	r30, r28
    32c6:	ed 5b       	subi	r30, 0xBD	; 189
    32c8:	ff 4f       	sbci	r31, 0xFF	; 255
    32ca:	80 e0       	ldi	r24, 0x00	; 0
    32cc:	90 e0       	ldi	r25, 0x00	; 0
    32ce:	a0 ef       	ldi	r26, 0xF0	; 240
    32d0:	b1 e4       	ldi	r27, 0x41	; 65
    32d2:	80 83       	st	Z, r24
    32d4:	91 83       	std	Z+1, r25	; 0x01
    32d6:	a2 83       	std	Z+2, r26	; 0x02
    32d8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32da:	8e 01       	movw	r16, r28
    32dc:	01 5c       	subi	r16, 0xC1	; 193
    32de:	1f 4f       	sbci	r17, 0xFF	; 255
    32e0:	fe 01       	movw	r30, r28
    32e2:	ed 5b       	subi	r30, 0xBD	; 189
    32e4:	ff 4f       	sbci	r31, 0xFF	; 255
    32e6:	60 81       	ld	r22, Z
    32e8:	71 81       	ldd	r23, Z+1	; 0x01
    32ea:	82 81       	ldd	r24, Z+2	; 0x02
    32ec:	93 81       	ldd	r25, Z+3	; 0x03
    32ee:	20 e0       	ldi	r18, 0x00	; 0
    32f0:	30 e0       	ldi	r19, 0x00	; 0
    32f2:	4a ef       	ldi	r20, 0xFA	; 250
    32f4:	54 e4       	ldi	r21, 0x44	; 68
    32f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32fa:	dc 01       	movw	r26, r24
    32fc:	cb 01       	movw	r24, r22
    32fe:	f8 01       	movw	r30, r16
    3300:	80 83       	st	Z, r24
    3302:	91 83       	std	Z+1, r25	; 0x01
    3304:	a2 83       	std	Z+2, r26	; 0x02
    3306:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3308:	fe 01       	movw	r30, r28
    330a:	ff 96       	adiw	r30, 0x3f	; 63
    330c:	60 81       	ld	r22, Z
    330e:	71 81       	ldd	r23, Z+1	; 0x01
    3310:	82 81       	ldd	r24, Z+2	; 0x02
    3312:	93 81       	ldd	r25, Z+3	; 0x03
    3314:	20 e0       	ldi	r18, 0x00	; 0
    3316:	30 e0       	ldi	r19, 0x00	; 0
    3318:	40 e8       	ldi	r20, 0x80	; 128
    331a:	5f e3       	ldi	r21, 0x3F	; 63
    331c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3320:	88 23       	and	r24, r24
    3322:	2c f4       	brge	.+10     	; 0x332e <LCD_voidini+0xb6>
		__ticks = 1;
    3324:	81 e0       	ldi	r24, 0x01	; 1
    3326:	90 e0       	ldi	r25, 0x00	; 0
    3328:	9e af       	std	Y+62, r25	; 0x3e
    332a:	8d af       	std	Y+61, r24	; 0x3d
    332c:	46 c0       	rjmp	.+140    	; 0x33ba <LCD_voidini+0x142>
	else if (__tmp > 65535)
    332e:	fe 01       	movw	r30, r28
    3330:	ff 96       	adiw	r30, 0x3f	; 63
    3332:	60 81       	ld	r22, Z
    3334:	71 81       	ldd	r23, Z+1	; 0x01
    3336:	82 81       	ldd	r24, Z+2	; 0x02
    3338:	93 81       	ldd	r25, Z+3	; 0x03
    333a:	20 e0       	ldi	r18, 0x00	; 0
    333c:	3f ef       	ldi	r19, 0xFF	; 255
    333e:	4f e7       	ldi	r20, 0x7F	; 127
    3340:	57 e4       	ldi	r21, 0x47	; 71
    3342:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3346:	18 16       	cp	r1, r24
    3348:	64 f5       	brge	.+88     	; 0x33a2 <LCD_voidini+0x12a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    334a:	fe 01       	movw	r30, r28
    334c:	ed 5b       	subi	r30, 0xBD	; 189
    334e:	ff 4f       	sbci	r31, 0xFF	; 255
    3350:	60 81       	ld	r22, Z
    3352:	71 81       	ldd	r23, Z+1	; 0x01
    3354:	82 81       	ldd	r24, Z+2	; 0x02
    3356:	93 81       	ldd	r25, Z+3	; 0x03
    3358:	20 e0       	ldi	r18, 0x00	; 0
    335a:	30 e0       	ldi	r19, 0x00	; 0
    335c:	40 e2       	ldi	r20, 0x20	; 32
    335e:	51 e4       	ldi	r21, 0x41	; 65
    3360:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3364:	dc 01       	movw	r26, r24
    3366:	cb 01       	movw	r24, r22
    3368:	bc 01       	movw	r22, r24
    336a:	cd 01       	movw	r24, r26
    336c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3370:	dc 01       	movw	r26, r24
    3372:	cb 01       	movw	r24, r22
    3374:	9e af       	std	Y+62, r25	; 0x3e
    3376:	8d af       	std	Y+61, r24	; 0x3d
    3378:	0f c0       	rjmp	.+30     	; 0x3398 <LCD_voidini+0x120>
    337a:	88 ec       	ldi	r24, 0xC8	; 200
    337c:	90 e0       	ldi	r25, 0x00	; 0
    337e:	9c af       	std	Y+60, r25	; 0x3c
    3380:	8b af       	std	Y+59, r24	; 0x3b
    3382:	8b ad       	ldd	r24, Y+59	; 0x3b
    3384:	9c ad       	ldd	r25, Y+60	; 0x3c
    3386:	01 97       	sbiw	r24, 0x01	; 1
    3388:	f1 f7       	brne	.-4      	; 0x3386 <LCD_voidini+0x10e>
    338a:	9c af       	std	Y+60, r25	; 0x3c
    338c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    338e:	8d ad       	ldd	r24, Y+61	; 0x3d
    3390:	9e ad       	ldd	r25, Y+62	; 0x3e
    3392:	01 97       	sbiw	r24, 0x01	; 1
    3394:	9e af       	std	Y+62, r25	; 0x3e
    3396:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3398:	8d ad       	ldd	r24, Y+61	; 0x3d
    339a:	9e ad       	ldd	r25, Y+62	; 0x3e
    339c:	00 97       	sbiw	r24, 0x00	; 0
    339e:	69 f7       	brne	.-38     	; 0x337a <LCD_voidini+0x102>
    33a0:	16 c0       	rjmp	.+44     	; 0x33ce <LCD_voidini+0x156>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33a2:	fe 01       	movw	r30, r28
    33a4:	ff 96       	adiw	r30, 0x3f	; 63
    33a6:	60 81       	ld	r22, Z
    33a8:	71 81       	ldd	r23, Z+1	; 0x01
    33aa:	82 81       	ldd	r24, Z+2	; 0x02
    33ac:	93 81       	ldd	r25, Z+3	; 0x03
    33ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33b2:	dc 01       	movw	r26, r24
    33b4:	cb 01       	movw	r24, r22
    33b6:	9e af       	std	Y+62, r25	; 0x3e
    33b8:	8d af       	std	Y+61, r24	; 0x3d
    33ba:	8d ad       	ldd	r24, Y+61	; 0x3d
    33bc:	9e ad       	ldd	r25, Y+62	; 0x3e
    33be:	9a af       	std	Y+58, r25	; 0x3a
    33c0:	89 af       	std	Y+57, r24	; 0x39
    33c2:	89 ad       	ldd	r24, Y+57	; 0x39
    33c4:	9a ad       	ldd	r25, Y+58	; 0x3a
    33c6:	01 97       	sbiw	r24, 0x01	; 1
    33c8:	f1 f7       	brne	.-4      	; 0x33c6 <LCD_voidini+0x14e>
    33ca:	9a af       	std	Y+58, r25	; 0x3a
    33cc:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(30);
	LCD_voidSendCommand(LCD_FunictionSet8bit);
    33ce:	88 e3       	ldi	r24, 0x38	; 56
    33d0:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
    33d4:	80 e0       	ldi	r24, 0x00	; 0
    33d6:	90 e0       	ldi	r25, 0x00	; 0
    33d8:	a0 e0       	ldi	r26, 0x00	; 0
    33da:	b0 e4       	ldi	r27, 0x40	; 64
    33dc:	8d ab       	std	Y+53, r24	; 0x35
    33de:	9e ab       	std	Y+54, r25	; 0x36
    33e0:	af ab       	std	Y+55, r26	; 0x37
    33e2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33e4:	6d a9       	ldd	r22, Y+53	; 0x35
    33e6:	7e a9       	ldd	r23, Y+54	; 0x36
    33e8:	8f a9       	ldd	r24, Y+55	; 0x37
    33ea:	98 ad       	ldd	r25, Y+56	; 0x38
    33ec:	20 e0       	ldi	r18, 0x00	; 0
    33ee:	30 e0       	ldi	r19, 0x00	; 0
    33f0:	4a ef       	ldi	r20, 0xFA	; 250
    33f2:	54 e4       	ldi	r21, 0x44	; 68
    33f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33f8:	dc 01       	movw	r26, r24
    33fa:	cb 01       	movw	r24, r22
    33fc:	89 ab       	std	Y+49, r24	; 0x31
    33fe:	9a ab       	std	Y+50, r25	; 0x32
    3400:	ab ab       	std	Y+51, r26	; 0x33
    3402:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3404:	69 a9       	ldd	r22, Y+49	; 0x31
    3406:	7a a9       	ldd	r23, Y+50	; 0x32
    3408:	8b a9       	ldd	r24, Y+51	; 0x33
    340a:	9c a9       	ldd	r25, Y+52	; 0x34
    340c:	20 e0       	ldi	r18, 0x00	; 0
    340e:	30 e0       	ldi	r19, 0x00	; 0
    3410:	40 e8       	ldi	r20, 0x80	; 128
    3412:	5f e3       	ldi	r21, 0x3F	; 63
    3414:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3418:	88 23       	and	r24, r24
    341a:	2c f4       	brge	.+10     	; 0x3426 <LCD_voidini+0x1ae>
		__ticks = 1;
    341c:	81 e0       	ldi	r24, 0x01	; 1
    341e:	90 e0       	ldi	r25, 0x00	; 0
    3420:	98 ab       	std	Y+48, r25	; 0x30
    3422:	8f a7       	std	Y+47, r24	; 0x2f
    3424:	3f c0       	rjmp	.+126    	; 0x34a4 <LCD_voidini+0x22c>
	else if (__tmp > 65535)
    3426:	69 a9       	ldd	r22, Y+49	; 0x31
    3428:	7a a9       	ldd	r23, Y+50	; 0x32
    342a:	8b a9       	ldd	r24, Y+51	; 0x33
    342c:	9c a9       	ldd	r25, Y+52	; 0x34
    342e:	20 e0       	ldi	r18, 0x00	; 0
    3430:	3f ef       	ldi	r19, 0xFF	; 255
    3432:	4f e7       	ldi	r20, 0x7F	; 127
    3434:	57 e4       	ldi	r21, 0x47	; 71
    3436:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    343a:	18 16       	cp	r1, r24
    343c:	4c f5       	brge	.+82     	; 0x3490 <LCD_voidini+0x218>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    343e:	6d a9       	ldd	r22, Y+53	; 0x35
    3440:	7e a9       	ldd	r23, Y+54	; 0x36
    3442:	8f a9       	ldd	r24, Y+55	; 0x37
    3444:	98 ad       	ldd	r25, Y+56	; 0x38
    3446:	20 e0       	ldi	r18, 0x00	; 0
    3448:	30 e0       	ldi	r19, 0x00	; 0
    344a:	40 e2       	ldi	r20, 0x20	; 32
    344c:	51 e4       	ldi	r21, 0x41	; 65
    344e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3452:	dc 01       	movw	r26, r24
    3454:	cb 01       	movw	r24, r22
    3456:	bc 01       	movw	r22, r24
    3458:	cd 01       	movw	r24, r26
    345a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    345e:	dc 01       	movw	r26, r24
    3460:	cb 01       	movw	r24, r22
    3462:	98 ab       	std	Y+48, r25	; 0x30
    3464:	8f a7       	std	Y+47, r24	; 0x2f
    3466:	0f c0       	rjmp	.+30     	; 0x3486 <LCD_voidini+0x20e>
    3468:	88 ec       	ldi	r24, 0xC8	; 200
    346a:	90 e0       	ldi	r25, 0x00	; 0
    346c:	9e a7       	std	Y+46, r25	; 0x2e
    346e:	8d a7       	std	Y+45, r24	; 0x2d
    3470:	8d a5       	ldd	r24, Y+45	; 0x2d
    3472:	9e a5       	ldd	r25, Y+46	; 0x2e
    3474:	01 97       	sbiw	r24, 0x01	; 1
    3476:	f1 f7       	brne	.-4      	; 0x3474 <LCD_voidini+0x1fc>
    3478:	9e a7       	std	Y+46, r25	; 0x2e
    347a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    347c:	8f a5       	ldd	r24, Y+47	; 0x2f
    347e:	98 a9       	ldd	r25, Y+48	; 0x30
    3480:	01 97       	sbiw	r24, 0x01	; 1
    3482:	98 ab       	std	Y+48, r25	; 0x30
    3484:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3486:	8f a5       	ldd	r24, Y+47	; 0x2f
    3488:	98 a9       	ldd	r25, Y+48	; 0x30
    348a:	00 97       	sbiw	r24, 0x00	; 0
    348c:	69 f7       	brne	.-38     	; 0x3468 <LCD_voidini+0x1f0>
    348e:	14 c0       	rjmp	.+40     	; 0x34b8 <LCD_voidini+0x240>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3490:	69 a9       	ldd	r22, Y+49	; 0x31
    3492:	7a a9       	ldd	r23, Y+50	; 0x32
    3494:	8b a9       	ldd	r24, Y+51	; 0x33
    3496:	9c a9       	ldd	r25, Y+52	; 0x34
    3498:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    349c:	dc 01       	movw	r26, r24
    349e:	cb 01       	movw	r24, r22
    34a0:	98 ab       	std	Y+48, r25	; 0x30
    34a2:	8f a7       	std	Y+47, r24	; 0x2f
    34a4:	8f a5       	ldd	r24, Y+47	; 0x2f
    34a6:	98 a9       	ldd	r25, Y+48	; 0x30
    34a8:	9c a7       	std	Y+44, r25	; 0x2c
    34aa:	8b a7       	std	Y+43, r24	; 0x2b
    34ac:	8b a5       	ldd	r24, Y+43	; 0x2b
    34ae:	9c a5       	ldd	r25, Y+44	; 0x2c
    34b0:	01 97       	sbiw	r24, 0x01	; 1
    34b2:	f1 f7       	brne	.-4      	; 0x34b0 <LCD_voidini+0x238>
    34b4:	9c a7       	std	Y+44, r25	; 0x2c
    34b6:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	LCD_voidSendCommand(Display_ON_Control);
    34b8:	8c e0       	ldi	r24, 0x0C	; 12
    34ba:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
    34be:	80 e0       	ldi	r24, 0x00	; 0
    34c0:	90 e0       	ldi	r25, 0x00	; 0
    34c2:	a0 e0       	ldi	r26, 0x00	; 0
    34c4:	b0 e4       	ldi	r27, 0x40	; 64
    34c6:	8f a3       	std	Y+39, r24	; 0x27
    34c8:	98 a7       	std	Y+40, r25	; 0x28
    34ca:	a9 a7       	std	Y+41, r26	; 0x29
    34cc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34ce:	6f a1       	ldd	r22, Y+39	; 0x27
    34d0:	78 a5       	ldd	r23, Y+40	; 0x28
    34d2:	89 a5       	ldd	r24, Y+41	; 0x29
    34d4:	9a a5       	ldd	r25, Y+42	; 0x2a
    34d6:	20 e0       	ldi	r18, 0x00	; 0
    34d8:	30 e0       	ldi	r19, 0x00	; 0
    34da:	4a ef       	ldi	r20, 0xFA	; 250
    34dc:	54 e4       	ldi	r21, 0x44	; 68
    34de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34e2:	dc 01       	movw	r26, r24
    34e4:	cb 01       	movw	r24, r22
    34e6:	8b a3       	std	Y+35, r24	; 0x23
    34e8:	9c a3       	std	Y+36, r25	; 0x24
    34ea:	ad a3       	std	Y+37, r26	; 0x25
    34ec:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    34ee:	6b a1       	ldd	r22, Y+35	; 0x23
    34f0:	7c a1       	ldd	r23, Y+36	; 0x24
    34f2:	8d a1       	ldd	r24, Y+37	; 0x25
    34f4:	9e a1       	ldd	r25, Y+38	; 0x26
    34f6:	20 e0       	ldi	r18, 0x00	; 0
    34f8:	30 e0       	ldi	r19, 0x00	; 0
    34fa:	40 e8       	ldi	r20, 0x80	; 128
    34fc:	5f e3       	ldi	r21, 0x3F	; 63
    34fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3502:	88 23       	and	r24, r24
    3504:	2c f4       	brge	.+10     	; 0x3510 <LCD_voidini+0x298>
		__ticks = 1;
    3506:	81 e0       	ldi	r24, 0x01	; 1
    3508:	90 e0       	ldi	r25, 0x00	; 0
    350a:	9a a3       	std	Y+34, r25	; 0x22
    350c:	89 a3       	std	Y+33, r24	; 0x21
    350e:	3f c0       	rjmp	.+126    	; 0x358e <LCD_voidini+0x316>
	else if (__tmp > 65535)
    3510:	6b a1       	ldd	r22, Y+35	; 0x23
    3512:	7c a1       	ldd	r23, Y+36	; 0x24
    3514:	8d a1       	ldd	r24, Y+37	; 0x25
    3516:	9e a1       	ldd	r25, Y+38	; 0x26
    3518:	20 e0       	ldi	r18, 0x00	; 0
    351a:	3f ef       	ldi	r19, 0xFF	; 255
    351c:	4f e7       	ldi	r20, 0x7F	; 127
    351e:	57 e4       	ldi	r21, 0x47	; 71
    3520:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3524:	18 16       	cp	r1, r24
    3526:	4c f5       	brge	.+82     	; 0x357a <LCD_voidini+0x302>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3528:	6f a1       	ldd	r22, Y+39	; 0x27
    352a:	78 a5       	ldd	r23, Y+40	; 0x28
    352c:	89 a5       	ldd	r24, Y+41	; 0x29
    352e:	9a a5       	ldd	r25, Y+42	; 0x2a
    3530:	20 e0       	ldi	r18, 0x00	; 0
    3532:	30 e0       	ldi	r19, 0x00	; 0
    3534:	40 e2       	ldi	r20, 0x20	; 32
    3536:	51 e4       	ldi	r21, 0x41	; 65
    3538:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    353c:	dc 01       	movw	r26, r24
    353e:	cb 01       	movw	r24, r22
    3540:	bc 01       	movw	r22, r24
    3542:	cd 01       	movw	r24, r26
    3544:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3548:	dc 01       	movw	r26, r24
    354a:	cb 01       	movw	r24, r22
    354c:	9a a3       	std	Y+34, r25	; 0x22
    354e:	89 a3       	std	Y+33, r24	; 0x21
    3550:	0f c0       	rjmp	.+30     	; 0x3570 <LCD_voidini+0x2f8>
    3552:	88 ec       	ldi	r24, 0xC8	; 200
    3554:	90 e0       	ldi	r25, 0x00	; 0
    3556:	98 a3       	std	Y+32, r25	; 0x20
    3558:	8f 8f       	std	Y+31, r24	; 0x1f
    355a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    355c:	98 a1       	ldd	r25, Y+32	; 0x20
    355e:	01 97       	sbiw	r24, 0x01	; 1
    3560:	f1 f7       	brne	.-4      	; 0x355e <LCD_voidini+0x2e6>
    3562:	98 a3       	std	Y+32, r25	; 0x20
    3564:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3566:	89 a1       	ldd	r24, Y+33	; 0x21
    3568:	9a a1       	ldd	r25, Y+34	; 0x22
    356a:	01 97       	sbiw	r24, 0x01	; 1
    356c:	9a a3       	std	Y+34, r25	; 0x22
    356e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3570:	89 a1       	ldd	r24, Y+33	; 0x21
    3572:	9a a1       	ldd	r25, Y+34	; 0x22
    3574:	00 97       	sbiw	r24, 0x00	; 0
    3576:	69 f7       	brne	.-38     	; 0x3552 <LCD_voidini+0x2da>
    3578:	14 c0       	rjmp	.+40     	; 0x35a2 <LCD_voidini+0x32a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    357a:	6b a1       	ldd	r22, Y+35	; 0x23
    357c:	7c a1       	ldd	r23, Y+36	; 0x24
    357e:	8d a1       	ldd	r24, Y+37	; 0x25
    3580:	9e a1       	ldd	r25, Y+38	; 0x26
    3582:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3586:	dc 01       	movw	r26, r24
    3588:	cb 01       	movw	r24, r22
    358a:	9a a3       	std	Y+34, r25	; 0x22
    358c:	89 a3       	std	Y+33, r24	; 0x21
    358e:	89 a1       	ldd	r24, Y+33	; 0x21
    3590:	9a a1       	ldd	r25, Y+34	; 0x22
    3592:	9e 8f       	std	Y+30, r25	; 0x1e
    3594:	8d 8f       	std	Y+29, r24	; 0x1d
    3596:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3598:	9e 8d       	ldd	r25, Y+30	; 0x1e
    359a:	01 97       	sbiw	r24, 0x01	; 1
    359c:	f1 f7       	brne	.-4      	; 0x359a <LCD_voidini+0x322>
    359e:	9e 8f       	std	Y+30, r25	; 0x1e
    35a0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	LCD_voidSendCommand(Clear_display);
    35a2:	81 e0       	ldi	r24, 0x01	; 1
    35a4:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
    35a8:	80 e0       	ldi	r24, 0x00	; 0
    35aa:	90 e0       	ldi	r25, 0x00	; 0
    35ac:	a0 e0       	ldi	r26, 0x00	; 0
    35ae:	b0 e4       	ldi	r27, 0x40	; 64
    35b0:	89 8f       	std	Y+25, r24	; 0x19
    35b2:	9a 8f       	std	Y+26, r25	; 0x1a
    35b4:	ab 8f       	std	Y+27, r26	; 0x1b
    35b6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35b8:	69 8d       	ldd	r22, Y+25	; 0x19
    35ba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    35bc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    35be:	9c 8d       	ldd	r25, Y+28	; 0x1c
    35c0:	20 e0       	ldi	r18, 0x00	; 0
    35c2:	30 e0       	ldi	r19, 0x00	; 0
    35c4:	4a ef       	ldi	r20, 0xFA	; 250
    35c6:	54 e4       	ldi	r21, 0x44	; 68
    35c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35cc:	dc 01       	movw	r26, r24
    35ce:	cb 01       	movw	r24, r22
    35d0:	8d 8b       	std	Y+21, r24	; 0x15
    35d2:	9e 8b       	std	Y+22, r25	; 0x16
    35d4:	af 8b       	std	Y+23, r26	; 0x17
    35d6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    35d8:	6d 89       	ldd	r22, Y+21	; 0x15
    35da:	7e 89       	ldd	r23, Y+22	; 0x16
    35dc:	8f 89       	ldd	r24, Y+23	; 0x17
    35de:	98 8d       	ldd	r25, Y+24	; 0x18
    35e0:	20 e0       	ldi	r18, 0x00	; 0
    35e2:	30 e0       	ldi	r19, 0x00	; 0
    35e4:	40 e8       	ldi	r20, 0x80	; 128
    35e6:	5f e3       	ldi	r21, 0x3F	; 63
    35e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    35ec:	88 23       	and	r24, r24
    35ee:	2c f4       	brge	.+10     	; 0x35fa <LCD_voidini+0x382>
		__ticks = 1;
    35f0:	81 e0       	ldi	r24, 0x01	; 1
    35f2:	90 e0       	ldi	r25, 0x00	; 0
    35f4:	9c 8b       	std	Y+20, r25	; 0x14
    35f6:	8b 8b       	std	Y+19, r24	; 0x13
    35f8:	3f c0       	rjmp	.+126    	; 0x3678 <LCD_voidini+0x400>
	else if (__tmp > 65535)
    35fa:	6d 89       	ldd	r22, Y+21	; 0x15
    35fc:	7e 89       	ldd	r23, Y+22	; 0x16
    35fe:	8f 89       	ldd	r24, Y+23	; 0x17
    3600:	98 8d       	ldd	r25, Y+24	; 0x18
    3602:	20 e0       	ldi	r18, 0x00	; 0
    3604:	3f ef       	ldi	r19, 0xFF	; 255
    3606:	4f e7       	ldi	r20, 0x7F	; 127
    3608:	57 e4       	ldi	r21, 0x47	; 71
    360a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    360e:	18 16       	cp	r1, r24
    3610:	4c f5       	brge	.+82     	; 0x3664 <LCD_voidini+0x3ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3612:	69 8d       	ldd	r22, Y+25	; 0x19
    3614:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3616:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3618:	9c 8d       	ldd	r25, Y+28	; 0x1c
    361a:	20 e0       	ldi	r18, 0x00	; 0
    361c:	30 e0       	ldi	r19, 0x00	; 0
    361e:	40 e2       	ldi	r20, 0x20	; 32
    3620:	51 e4       	ldi	r21, 0x41	; 65
    3622:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3626:	dc 01       	movw	r26, r24
    3628:	cb 01       	movw	r24, r22
    362a:	bc 01       	movw	r22, r24
    362c:	cd 01       	movw	r24, r26
    362e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3632:	dc 01       	movw	r26, r24
    3634:	cb 01       	movw	r24, r22
    3636:	9c 8b       	std	Y+20, r25	; 0x14
    3638:	8b 8b       	std	Y+19, r24	; 0x13
    363a:	0f c0       	rjmp	.+30     	; 0x365a <LCD_voidini+0x3e2>
    363c:	88 ec       	ldi	r24, 0xC8	; 200
    363e:	90 e0       	ldi	r25, 0x00	; 0
    3640:	9a 8b       	std	Y+18, r25	; 0x12
    3642:	89 8b       	std	Y+17, r24	; 0x11
    3644:	89 89       	ldd	r24, Y+17	; 0x11
    3646:	9a 89       	ldd	r25, Y+18	; 0x12
    3648:	01 97       	sbiw	r24, 0x01	; 1
    364a:	f1 f7       	brne	.-4      	; 0x3648 <LCD_voidini+0x3d0>
    364c:	9a 8b       	std	Y+18, r25	; 0x12
    364e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3650:	8b 89       	ldd	r24, Y+19	; 0x13
    3652:	9c 89       	ldd	r25, Y+20	; 0x14
    3654:	01 97       	sbiw	r24, 0x01	; 1
    3656:	9c 8b       	std	Y+20, r25	; 0x14
    3658:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    365a:	8b 89       	ldd	r24, Y+19	; 0x13
    365c:	9c 89       	ldd	r25, Y+20	; 0x14
    365e:	00 97       	sbiw	r24, 0x00	; 0
    3660:	69 f7       	brne	.-38     	; 0x363c <LCD_voidini+0x3c4>
    3662:	14 c0       	rjmp	.+40     	; 0x368c <LCD_voidini+0x414>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3664:	6d 89       	ldd	r22, Y+21	; 0x15
    3666:	7e 89       	ldd	r23, Y+22	; 0x16
    3668:	8f 89       	ldd	r24, Y+23	; 0x17
    366a:	98 8d       	ldd	r25, Y+24	; 0x18
    366c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3670:	dc 01       	movw	r26, r24
    3672:	cb 01       	movw	r24, r22
    3674:	9c 8b       	std	Y+20, r25	; 0x14
    3676:	8b 8b       	std	Y+19, r24	; 0x13
    3678:	8b 89       	ldd	r24, Y+19	; 0x13
    367a:	9c 89       	ldd	r25, Y+20	; 0x14
    367c:	98 8b       	std	Y+16, r25	; 0x10
    367e:	8f 87       	std	Y+15, r24	; 0x0f
    3680:	8f 85       	ldd	r24, Y+15	; 0x0f
    3682:	98 89       	ldd	r25, Y+16	; 0x10
    3684:	01 97       	sbiw	r24, 0x01	; 1
    3686:	f1 f7       	brne	.-4      	; 0x3684 <LCD_voidini+0x40c>
    3688:	98 8b       	std	Y+16, r25	; 0x10
    368a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	LCD_voidSendCommand(Entery_mode_set);
    368c:	86 e0       	ldi	r24, 0x06	; 6
    368e:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
    3692:	80 e0       	ldi	r24, 0x00	; 0
    3694:	90 e0       	ldi	r25, 0x00	; 0
    3696:	a0 e0       	ldi	r26, 0x00	; 0
    3698:	b0 e4       	ldi	r27, 0x40	; 64
    369a:	8b 87       	std	Y+11, r24	; 0x0b
    369c:	9c 87       	std	Y+12, r25	; 0x0c
    369e:	ad 87       	std	Y+13, r26	; 0x0d
    36a0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    36a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    36a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    36a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    36aa:	20 e0       	ldi	r18, 0x00	; 0
    36ac:	30 e0       	ldi	r19, 0x00	; 0
    36ae:	4a ef       	ldi	r20, 0xFA	; 250
    36b0:	54 e4       	ldi	r21, 0x44	; 68
    36b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36b6:	dc 01       	movw	r26, r24
    36b8:	cb 01       	movw	r24, r22
    36ba:	8f 83       	std	Y+7, r24	; 0x07
    36bc:	98 87       	std	Y+8, r25	; 0x08
    36be:	a9 87       	std	Y+9, r26	; 0x09
    36c0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    36c2:	6f 81       	ldd	r22, Y+7	; 0x07
    36c4:	78 85       	ldd	r23, Y+8	; 0x08
    36c6:	89 85       	ldd	r24, Y+9	; 0x09
    36c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    36ca:	20 e0       	ldi	r18, 0x00	; 0
    36cc:	30 e0       	ldi	r19, 0x00	; 0
    36ce:	40 e8       	ldi	r20, 0x80	; 128
    36d0:	5f e3       	ldi	r21, 0x3F	; 63
    36d2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    36d6:	88 23       	and	r24, r24
    36d8:	2c f4       	brge	.+10     	; 0x36e4 <LCD_voidini+0x46c>
		__ticks = 1;
    36da:	81 e0       	ldi	r24, 0x01	; 1
    36dc:	90 e0       	ldi	r25, 0x00	; 0
    36de:	9e 83       	std	Y+6, r25	; 0x06
    36e0:	8d 83       	std	Y+5, r24	; 0x05
    36e2:	3f c0       	rjmp	.+126    	; 0x3762 <LCD_voidini+0x4ea>
	else if (__tmp > 65535)
    36e4:	6f 81       	ldd	r22, Y+7	; 0x07
    36e6:	78 85       	ldd	r23, Y+8	; 0x08
    36e8:	89 85       	ldd	r24, Y+9	; 0x09
    36ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    36ec:	20 e0       	ldi	r18, 0x00	; 0
    36ee:	3f ef       	ldi	r19, 0xFF	; 255
    36f0:	4f e7       	ldi	r20, 0x7F	; 127
    36f2:	57 e4       	ldi	r21, 0x47	; 71
    36f4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    36f8:	18 16       	cp	r1, r24
    36fa:	4c f5       	brge	.+82     	; 0x374e <LCD_voidini+0x4d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    36fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    3700:	8d 85       	ldd	r24, Y+13	; 0x0d
    3702:	9e 85       	ldd	r25, Y+14	; 0x0e
    3704:	20 e0       	ldi	r18, 0x00	; 0
    3706:	30 e0       	ldi	r19, 0x00	; 0
    3708:	40 e2       	ldi	r20, 0x20	; 32
    370a:	51 e4       	ldi	r21, 0x41	; 65
    370c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3710:	dc 01       	movw	r26, r24
    3712:	cb 01       	movw	r24, r22
    3714:	bc 01       	movw	r22, r24
    3716:	cd 01       	movw	r24, r26
    3718:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    371c:	dc 01       	movw	r26, r24
    371e:	cb 01       	movw	r24, r22
    3720:	9e 83       	std	Y+6, r25	; 0x06
    3722:	8d 83       	std	Y+5, r24	; 0x05
    3724:	0f c0       	rjmp	.+30     	; 0x3744 <LCD_voidini+0x4cc>
    3726:	88 ec       	ldi	r24, 0xC8	; 200
    3728:	90 e0       	ldi	r25, 0x00	; 0
    372a:	9c 83       	std	Y+4, r25	; 0x04
    372c:	8b 83       	std	Y+3, r24	; 0x03
    372e:	8b 81       	ldd	r24, Y+3	; 0x03
    3730:	9c 81       	ldd	r25, Y+4	; 0x04
    3732:	01 97       	sbiw	r24, 0x01	; 1
    3734:	f1 f7       	brne	.-4      	; 0x3732 <LCD_voidini+0x4ba>
    3736:	9c 83       	std	Y+4, r25	; 0x04
    3738:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    373a:	8d 81       	ldd	r24, Y+5	; 0x05
    373c:	9e 81       	ldd	r25, Y+6	; 0x06
    373e:	01 97       	sbiw	r24, 0x01	; 1
    3740:	9e 83       	std	Y+6, r25	; 0x06
    3742:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3744:	8d 81       	ldd	r24, Y+5	; 0x05
    3746:	9e 81       	ldd	r25, Y+6	; 0x06
    3748:	00 97       	sbiw	r24, 0x00	; 0
    374a:	69 f7       	brne	.-38     	; 0x3726 <LCD_voidini+0x4ae>
    374c:	14 c0       	rjmp	.+40     	; 0x3776 <LCD_voidini+0x4fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    374e:	6f 81       	ldd	r22, Y+7	; 0x07
    3750:	78 85       	ldd	r23, Y+8	; 0x08
    3752:	89 85       	ldd	r24, Y+9	; 0x09
    3754:	9a 85       	ldd	r25, Y+10	; 0x0a
    3756:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    375a:	dc 01       	movw	r26, r24
    375c:	cb 01       	movw	r24, r22
    375e:	9e 83       	std	Y+6, r25	; 0x06
    3760:	8d 83       	std	Y+5, r24	; 0x05
    3762:	8d 81       	ldd	r24, Y+5	; 0x05
    3764:	9e 81       	ldd	r25, Y+6	; 0x06
    3766:	9a 83       	std	Y+2, r25	; 0x02
    3768:	89 83       	std	Y+1, r24	; 0x01
    376a:	89 81       	ldd	r24, Y+1	; 0x01
    376c:	9a 81       	ldd	r25, Y+2	; 0x02
    376e:	01 97       	sbiw	r24, 0x01	; 1
    3770:	f1 f7       	brne	.-4      	; 0x376e <LCD_voidini+0x4f6>
    3772:	9a 83       	std	Y+2, r25	; 0x02
    3774:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);

}
    3776:	ca 5b       	subi	r28, 0xBA	; 186
    3778:	df 4f       	sbci	r29, 0xFF	; 255
    377a:	0f b6       	in	r0, 0x3f	; 63
    377c:	f8 94       	cli
    377e:	de bf       	out	0x3e, r29	; 62
    3780:	0f be       	out	0x3f, r0	; 63
    3782:	cd bf       	out	0x3d, r28	; 61
    3784:	cf 91       	pop	r28
    3786:	df 91       	pop	r29
    3788:	1f 91       	pop	r17
    378a:	0f 91       	pop	r16
    378c:	08 95       	ret

0000378e <LCD_voidSetCursorLocation>:
void LCD_voidSetCursorLocation(u8 copy_u8Row,u8 copy_u8Column){
    378e:	df 93       	push	r29
    3790:	cf 93       	push	r28
    3792:	00 d0       	rcall	.+0      	; 0x3794 <LCD_voidSetCursorLocation+0x6>
    3794:	00 d0       	rcall	.+0      	; 0x3796 <LCD_voidSetCursorLocation+0x8>
    3796:	cd b7       	in	r28, 0x3d	; 61
    3798:	de b7       	in	r29, 0x3e	; 62
    379a:	89 83       	std	Y+1, r24	; 0x01
    379c:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8Column>=0) &&(copy_u8Column<16)){
    379e:	8a 81       	ldd	r24, Y+2	; 0x02
    37a0:	80 31       	cpi	r24, 0x10	; 16
    37a2:	c0 f4       	brcc	.+48     	; 0x37d4 <LCD_voidSetCursorLocation+0x46>
	switch(copy_u8Row){
    37a4:	89 81       	ldd	r24, Y+1	; 0x01
    37a6:	28 2f       	mov	r18, r24
    37a8:	30 e0       	ldi	r19, 0x00	; 0
    37aa:	3c 83       	std	Y+4, r19	; 0x04
    37ac:	2b 83       	std	Y+3, r18	; 0x03
    37ae:	8b 81       	ldd	r24, Y+3	; 0x03
    37b0:	9c 81       	ldd	r25, Y+4	; 0x04
    37b2:	00 97       	sbiw	r24, 0x00	; 0
    37b4:	31 f0       	breq	.+12     	; 0x37c2 <LCD_voidSetCursorLocation+0x34>
    37b6:	2b 81       	ldd	r18, Y+3	; 0x03
    37b8:	3c 81       	ldd	r19, Y+4	; 0x04
    37ba:	21 30       	cpi	r18, 0x01	; 1
    37bc:	31 05       	cpc	r19, r1
    37be:	31 f0       	breq	.+12     	; 0x37cc <LCD_voidSetCursorLocation+0x3e>
    37c0:	09 c0       	rjmp	.+18     	; 0x37d4 <LCD_voidSetCursorLocation+0x46>
	case 0:
		LCD_voidSendCommand(DDR_ADDRESS+0+copy_u8Column);
    37c2:	8a 81       	ldd	r24, Y+2	; 0x02
    37c4:	80 58       	subi	r24, 0x80	; 128
    37c6:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
    37ca:	04 c0       	rjmp	.+8      	; 0x37d4 <LCD_voidSetCursorLocation+0x46>
	break;
	case 1:
		LCD_voidSendCommand(DDR_ADDRESS+0x40+copy_u8Column);
    37cc:	8a 81       	ldd	r24, Y+2	; 0x02
    37ce:	80 54       	subi	r24, 0x40	; 64
    37d0:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
	}
	}
	else{
		// unvaild column
	}
}
    37d4:	0f 90       	pop	r0
    37d6:	0f 90       	pop	r0
    37d8:	0f 90       	pop	r0
    37da:	0f 90       	pop	r0
    37dc:	cf 91       	pop	r28
    37de:	df 91       	pop	r29
    37e0:	08 95       	ret

000037e2 <LCD_voidClearDisplay>:
void LCD_voidClearDisplay(void){
    37e2:	df 93       	push	r29
    37e4:	cf 93       	push	r28
    37e6:	cd b7       	in	r28, 0x3d	; 61
    37e8:	de b7       	in	r29, 0x3e	; 62
	LCD_voidSendCommand(Clear_display);
    37ea:	81 e0       	ldi	r24, 0x01	; 1
    37ec:	0e 94 24 18 	call	0x3048	; 0x3048 <LCD_voidSendCommand>
}
    37f0:	cf 91       	pop	r28
    37f2:	df 91       	pop	r29
    37f4:	08 95       	ret

000037f6 <LCD_voidwriteString>:
void LCD_voidSaveCustomchar(u8 *ptr_u8toCustomchar,u8 copy_u8SaveLocation);

void LCD_voidwriteString(u8 *ptr_u8toString){
    37f6:	df 93       	push	r29
    37f8:	cf 93       	push	r28
    37fa:	00 d0       	rcall	.+0      	; 0x37fc <LCD_voidwriteString+0x6>
    37fc:	0f 92       	push	r0
    37fe:	cd b7       	in	r28, 0x3d	; 61
    3800:	de b7       	in	r29, 0x3e	; 62
    3802:	9b 83       	std	Y+3, r25	; 0x03
    3804:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8counter=0;
    3806:	19 82       	std	Y+1, r1	; 0x01
	for(local_u8counter=0;ptr_u8toString[local_u8counter]!='\0';local_u8counter++){
    3808:	19 82       	std	Y+1, r1	; 0x01
    380a:	0e c0       	rjmp	.+28     	; 0x3828 <LCD_voidwriteString+0x32>
		LCD_voidSendData(ptr_u8toString[local_u8counter]);
    380c:	89 81       	ldd	r24, Y+1	; 0x01
    380e:	28 2f       	mov	r18, r24
    3810:	30 e0       	ldi	r19, 0x00	; 0
    3812:	8a 81       	ldd	r24, Y+2	; 0x02
    3814:	9b 81       	ldd	r25, Y+3	; 0x03
    3816:	fc 01       	movw	r30, r24
    3818:	e2 0f       	add	r30, r18
    381a:	f3 1f       	adc	r31, r19
    381c:	80 81       	ld	r24, Z
    381e:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <LCD_voidSendData>
}
void LCD_voidSaveCustomchar(u8 *ptr_u8toCustomchar,u8 copy_u8SaveLocation);

void LCD_voidwriteString(u8 *ptr_u8toString){
	u8 local_u8counter=0;
	for(local_u8counter=0;ptr_u8toString[local_u8counter]!='\0';local_u8counter++){
    3822:	89 81       	ldd	r24, Y+1	; 0x01
    3824:	8f 5f       	subi	r24, 0xFF	; 255
    3826:	89 83       	std	Y+1, r24	; 0x01
    3828:	89 81       	ldd	r24, Y+1	; 0x01
    382a:	28 2f       	mov	r18, r24
    382c:	30 e0       	ldi	r19, 0x00	; 0
    382e:	8a 81       	ldd	r24, Y+2	; 0x02
    3830:	9b 81       	ldd	r25, Y+3	; 0x03
    3832:	fc 01       	movw	r30, r24
    3834:	e2 0f       	add	r30, r18
    3836:	f3 1f       	adc	r31, r19
    3838:	80 81       	ld	r24, Z
    383a:	88 23       	and	r24, r24
    383c:	39 f7       	brne	.-50     	; 0x380c <LCD_voidwriteString+0x16>
		LCD_voidSendData(ptr_u8toString[local_u8counter]);
	}
}
    383e:	0f 90       	pop	r0
    3840:	0f 90       	pop	r0
    3842:	0f 90       	pop	r0
    3844:	cf 91       	pop	r28
    3846:	df 91       	pop	r29
    3848:	08 95       	ret

0000384a <LCD_voidWriteNumber>:

void LCD_voidWriteNumber(u32 copy_u32DataValue) {
    384a:	0f 93       	push	r16
    384c:	1f 93       	push	r17
    384e:	df 93       	push	r29
    3850:	cf 93       	push	r28
    3852:	cd b7       	in	r28, 0x3d	; 61
    3854:	de b7       	in	r29, 0x3e	; 62
    3856:	60 97       	sbiw	r28, 0x10	; 16
    3858:	0f b6       	in	r0, 0x3f	; 63
    385a:	f8 94       	cli
    385c:	de bf       	out	0x3e, r29	; 62
    385e:	0f be       	out	0x3f, r0	; 63
    3860:	cd bf       	out	0x3d, r28	; 61
    3862:	6d 87       	std	Y+13, r22	; 0x0d
    3864:	7e 87       	std	Y+14, r23	; 0x0e
    3866:	8f 87       	std	Y+15, r24	; 0x0f
    3868:	98 8b       	std	Y+16, r25	; 0x10
    if (copy_u32DataValue == 0) {
    386a:	8d 85       	ldd	r24, Y+13	; 0x0d
    386c:	9e 85       	ldd	r25, Y+14	; 0x0e
    386e:	af 85       	ldd	r26, Y+15	; 0x0f
    3870:	b8 89       	ldd	r27, Y+16	; 0x10
    3872:	00 97       	sbiw	r24, 0x00	; 0
    3874:	a1 05       	cpc	r26, r1
    3876:	b1 05       	cpc	r27, r1
    3878:	21 f4       	brne	.+8      	; 0x3882 <LCD_voidWriteNumber+0x38>
        LCD_voidSendData('0');
    387a:	80 e3       	ldi	r24, 0x30	; 48
    387c:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <LCD_voidSendData>
    3880:	56 c0       	rjmp	.+172    	; 0x392e <LCD_voidWriteNumber+0xe4>
    } else {
        u8 buffer[11]={0};
    3882:	8b e0       	ldi	r24, 0x0B	; 11
    3884:	fe 01       	movw	r30, r28
    3886:	32 96       	adiw	r30, 0x02	; 2
    3888:	df 01       	movw	r26, r30
    388a:	98 2f       	mov	r25, r24
    388c:	1d 92       	st	X+, r1
    388e:	9a 95       	dec	r25
    3890:	e9 f7       	brne	.-6      	; 0x388c <LCD_voidWriteNumber+0x42>
        s8 i = 0;
    3892:	19 82       	std	Y+1, r1	; 0x01
    3894:	30 c0       	rjmp	.+96     	; 0x38f6 <LCD_voidWriteNumber+0xac>

        while (copy_u32DataValue > 0) {
            buffer[i++] = (copy_u32DataValue % 10) + '0';
    3896:	89 81       	ldd	r24, Y+1	; 0x01
    3898:	08 2f       	mov	r16, r24
    389a:	11 27       	eor	r17, r17
    389c:	07 fd       	sbrc	r16, 7
    389e:	10 95       	com	r17
    38a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    38a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    38a4:	af 85       	ldd	r26, Y+15	; 0x0f
    38a6:	b8 89       	ldd	r27, Y+16	; 0x10
    38a8:	2a e0       	ldi	r18, 0x0A	; 10
    38aa:	30 e0       	ldi	r19, 0x00	; 0
    38ac:	40 e0       	ldi	r20, 0x00	; 0
    38ae:	50 e0       	ldi	r21, 0x00	; 0
    38b0:	bc 01       	movw	r22, r24
    38b2:	cd 01       	movw	r24, r26
    38b4:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    38b8:	dc 01       	movw	r26, r24
    38ba:	cb 01       	movw	r24, r22
    38bc:	28 2f       	mov	r18, r24
    38be:	20 5d       	subi	r18, 0xD0	; 208
    38c0:	ce 01       	movw	r24, r28
    38c2:	02 96       	adiw	r24, 0x02	; 2
    38c4:	fc 01       	movw	r30, r24
    38c6:	e0 0f       	add	r30, r16
    38c8:	f1 1f       	adc	r31, r17
    38ca:	20 83       	st	Z, r18
    38cc:	89 81       	ldd	r24, Y+1	; 0x01
    38ce:	8f 5f       	subi	r24, 0xFF	; 255
    38d0:	89 83       	std	Y+1, r24	; 0x01
            copy_u32DataValue /= 10;
    38d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    38d4:	9e 85       	ldd	r25, Y+14	; 0x0e
    38d6:	af 85       	ldd	r26, Y+15	; 0x0f
    38d8:	b8 89       	ldd	r27, Y+16	; 0x10
    38da:	2a e0       	ldi	r18, 0x0A	; 10
    38dc:	30 e0       	ldi	r19, 0x00	; 0
    38de:	40 e0       	ldi	r20, 0x00	; 0
    38e0:	50 e0       	ldi	r21, 0x00	; 0
    38e2:	bc 01       	movw	r22, r24
    38e4:	cd 01       	movw	r24, r26
    38e6:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    38ea:	da 01       	movw	r26, r20
    38ec:	c9 01       	movw	r24, r18
    38ee:	8d 87       	std	Y+13, r24	; 0x0d
    38f0:	9e 87       	std	Y+14, r25	; 0x0e
    38f2:	af 87       	std	Y+15, r26	; 0x0f
    38f4:	b8 8b       	std	Y+16, r27	; 0x10
        LCD_voidSendData('0');
    } else {
        u8 buffer[11]={0};
        s8 i = 0;

        while (copy_u32DataValue > 0) {
    38f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    38f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    38fa:	af 85       	ldd	r26, Y+15	; 0x0f
    38fc:	b8 89       	ldd	r27, Y+16	; 0x10
    38fe:	00 97       	sbiw	r24, 0x00	; 0
    3900:	a1 05       	cpc	r26, r1
    3902:	b1 05       	cpc	r27, r1
    3904:	41 f6       	brne	.-112    	; 0x3896 <LCD_voidWriteNumber+0x4c>
    3906:	10 c0       	rjmp	.+32     	; 0x3928 <LCD_voidWriteNumber+0xde>
            buffer[i++] = (copy_u32DataValue % 10) + '0';
            copy_u32DataValue /= 10;
        }

        while (i > 0) {
            LCD_voidSendData(buffer[--i]);
    3908:	89 81       	ldd	r24, Y+1	; 0x01
    390a:	81 50       	subi	r24, 0x01	; 1
    390c:	89 83       	std	Y+1, r24	; 0x01
    390e:	89 81       	ldd	r24, Y+1	; 0x01
    3910:	28 2f       	mov	r18, r24
    3912:	33 27       	eor	r19, r19
    3914:	27 fd       	sbrc	r18, 7
    3916:	30 95       	com	r19
    3918:	ce 01       	movw	r24, r28
    391a:	02 96       	adiw	r24, 0x02	; 2
    391c:	fc 01       	movw	r30, r24
    391e:	e2 0f       	add	r30, r18
    3920:	f3 1f       	adc	r31, r19
    3922:	80 81       	ld	r24, Z
    3924:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <LCD_voidSendData>
        while (copy_u32DataValue > 0) {
            buffer[i++] = (copy_u32DataValue % 10) + '0';
            copy_u32DataValue /= 10;
        }

        while (i > 0) {
    3928:	89 81       	ldd	r24, Y+1	; 0x01
    392a:	18 16       	cp	r1, r24
    392c:	6c f3       	brlt	.-38     	; 0x3908 <LCD_voidWriteNumber+0xbe>
            LCD_voidSendData(buffer[--i]);
        }
    }
}
    392e:	60 96       	adiw	r28, 0x10	; 16
    3930:	0f b6       	in	r0, 0x3f	; 63
    3932:	f8 94       	cli
    3934:	de bf       	out	0x3e, r29	; 62
    3936:	0f be       	out	0x3f, r0	; 63
    3938:	cd bf       	out	0x3d, r28	; 61
    393a:	cf 91       	pop	r28
    393c:	df 91       	pop	r29
    393e:	1f 91       	pop	r17
    3940:	0f 91       	pop	r16
    3942:	08 95       	ret

00003944 <LCD_voidWriteFloatNumber>:
void LCD_voidWriteFloatNumber(f32 copy_f32DataValue,u8 copy_u8decimalPlaces) {
    3944:	0f 93       	push	r16
    3946:	1f 93       	push	r17
    3948:	df 93       	push	r29
    394a:	cf 93       	push	r28
    394c:	cd b7       	in	r28, 0x3d	; 61
    394e:	de b7       	in	r29, 0x3e	; 62
    3950:	ed 97       	sbiw	r28, 0x3d	; 61
    3952:	0f b6       	in	r0, 0x3f	; 63
    3954:	f8 94       	cli
    3956:	de bf       	out	0x3e, r29	; 62
    3958:	0f be       	out	0x3f, r0	; 63
    395a:	cd bf       	out	0x3d, r28	; 61
    395c:	69 af       	std	Y+57, r22	; 0x39
    395e:	7a af       	std	Y+58, r23	; 0x3a
    3960:	8b af       	std	Y+59, r24	; 0x3b
    3962:	9c af       	std	Y+60, r25	; 0x3c
    3964:	4d af       	std	Y+61, r20	; 0x3d
    // Buffer to hold the integer part and fractional part strings
	u8 buffer[32];
    u32 integerPart = (u32)copy_f32DataValue;
    3966:	69 ad       	ldd	r22, Y+57	; 0x39
    3968:	7a ad       	ldd	r23, Y+58	; 0x3a
    396a:	8b ad       	ldd	r24, Y+59	; 0x3b
    396c:	9c ad       	ldd	r25, Y+60	; 0x3c
    396e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3972:	dc 01       	movw	r26, r24
    3974:	cb 01       	movw	r24, r22
    3976:	8a 87       	std	Y+10, r24	; 0x0a
    3978:	9b 87       	std	Y+11, r25	; 0x0b
    397a:	ac 87       	std	Y+12, r26	; 0x0c
    397c:	bd 87       	std	Y+13, r27	; 0x0d
    f32 fractionalPart = copy_f32DataValue - integerPart;
    397e:	6a 85       	ldd	r22, Y+10	; 0x0a
    3980:	7b 85       	ldd	r23, Y+11	; 0x0b
    3982:	8c 85       	ldd	r24, Y+12	; 0x0c
    3984:	9d 85       	ldd	r25, Y+13	; 0x0d
    3986:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    398a:	9b 01       	movw	r18, r22
    398c:	ac 01       	movw	r20, r24
    398e:	69 ad       	ldd	r22, Y+57	; 0x39
    3990:	7a ad       	ldd	r23, Y+58	; 0x3a
    3992:	8b ad       	ldd	r24, Y+59	; 0x3b
    3994:	9c ad       	ldd	r25, Y+60	; 0x3c
    3996:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    399a:	dc 01       	movw	r26, r24
    399c:	cb 01       	movw	r24, r22
    399e:	8e 83       	std	Y+6, r24	; 0x06
    39a0:	9f 83       	std	Y+7, r25	; 0x07
    39a2:	a8 87       	std	Y+8, r26	; 0x08
    39a4:	b9 87       	std	Y+9, r27	; 0x09
    u8 i = 0;
    39a6:	1d 82       	std	Y+5, r1	; 0x05

    // Handle the integer part
    if (integerPart == 0) {
    39a8:	8a 85       	ldd	r24, Y+10	; 0x0a
    39aa:	9b 85       	ldd	r25, Y+11	; 0x0b
    39ac:	ac 85       	ldd	r26, Y+12	; 0x0c
    39ae:	bd 85       	ldd	r27, Y+13	; 0x0d
    39b0:	00 97       	sbiw	r24, 0x00	; 0
    39b2:	a1 05       	cpc	r26, r1
    39b4:	b1 05       	cpc	r27, r1
    39b6:	71 f4       	brne	.+28     	; 0x39d4 <LCD_voidWriteFloatNumber+0x90>
        buffer[i++] = '0';
    39b8:	8d 81       	ldd	r24, Y+5	; 0x05
    39ba:	28 2f       	mov	r18, r24
    39bc:	30 e0       	ldi	r19, 0x00	; 0
    39be:	ce 01       	movw	r24, r28
    39c0:	0e 96       	adiw	r24, 0x0e	; 14
    39c2:	fc 01       	movw	r30, r24
    39c4:	e2 0f       	add	r30, r18
    39c6:	f3 1f       	adc	r31, r19
    39c8:	80 e3       	ldi	r24, 0x30	; 48
    39ca:	80 83       	st	Z, r24
    39cc:	8d 81       	ldd	r24, Y+5	; 0x05
    39ce:	8f 5f       	subi	r24, 0xFF	; 255
    39d0:	8d 83       	std	Y+5, r24	; 0x05
    39d2:	54 c0       	rjmp	.+168    	; 0x3a7c <LCD_voidWriteFloatNumber+0x138>
    } else {
    	u8 intBuffer[11];
    	u8 intIndex = 0;
    39d4:	1c 82       	std	Y+4, r1	; 0x04
    39d6:	2e c0       	rjmp	.+92     	; 0x3a34 <LCD_voidWriteFloatNumber+0xf0>
            buffer[i++] = '-';
            integerPart = -integerPart;
        }

        while (integerPart > 0) {
            intBuffer[intIndex++] = (integerPart % 10) + '0';
    39d8:	8c 81       	ldd	r24, Y+4	; 0x04
    39da:	08 2f       	mov	r16, r24
    39dc:	10 e0       	ldi	r17, 0x00	; 0
    39de:	8a 85       	ldd	r24, Y+10	; 0x0a
    39e0:	9b 85       	ldd	r25, Y+11	; 0x0b
    39e2:	ac 85       	ldd	r26, Y+12	; 0x0c
    39e4:	bd 85       	ldd	r27, Y+13	; 0x0d
    39e6:	2a e0       	ldi	r18, 0x0A	; 10
    39e8:	30 e0       	ldi	r19, 0x00	; 0
    39ea:	40 e0       	ldi	r20, 0x00	; 0
    39ec:	50 e0       	ldi	r21, 0x00	; 0
    39ee:	bc 01       	movw	r22, r24
    39f0:	cd 01       	movw	r24, r26
    39f2:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    39f6:	dc 01       	movw	r26, r24
    39f8:	cb 01       	movw	r24, r22
    39fa:	28 2f       	mov	r18, r24
    39fc:	20 5d       	subi	r18, 0xD0	; 208
    39fe:	ce 01       	movw	r24, r28
    3a00:	8e 96       	adiw	r24, 0x2e	; 46
    3a02:	fc 01       	movw	r30, r24
    3a04:	e0 0f       	add	r30, r16
    3a06:	f1 1f       	adc	r31, r17
    3a08:	20 83       	st	Z, r18
    3a0a:	8c 81       	ldd	r24, Y+4	; 0x04
    3a0c:	8f 5f       	subi	r24, 0xFF	; 255
    3a0e:	8c 83       	std	Y+4, r24	; 0x04
            integerPart /= 10;
    3a10:	8a 85       	ldd	r24, Y+10	; 0x0a
    3a12:	9b 85       	ldd	r25, Y+11	; 0x0b
    3a14:	ac 85       	ldd	r26, Y+12	; 0x0c
    3a16:	bd 85       	ldd	r27, Y+13	; 0x0d
    3a18:	2a e0       	ldi	r18, 0x0A	; 10
    3a1a:	30 e0       	ldi	r19, 0x00	; 0
    3a1c:	40 e0       	ldi	r20, 0x00	; 0
    3a1e:	50 e0       	ldi	r21, 0x00	; 0
    3a20:	bc 01       	movw	r22, r24
    3a22:	cd 01       	movw	r24, r26
    3a24:	0e 94 ed 23 	call	0x47da	; 0x47da <__udivmodsi4>
    3a28:	da 01       	movw	r26, r20
    3a2a:	c9 01       	movw	r24, r18
    3a2c:	8a 87       	std	Y+10, r24	; 0x0a
    3a2e:	9b 87       	std	Y+11, r25	; 0x0b
    3a30:	ac 87       	std	Y+12, r26	; 0x0c
    3a32:	bd 87       	std	Y+13, r27	; 0x0d
        if (integerPart < 0) {
            buffer[i++] = '-';
            integerPart = -integerPart;
        }

        while (integerPart > 0) {
    3a34:	8a 85       	ldd	r24, Y+10	; 0x0a
    3a36:	9b 85       	ldd	r25, Y+11	; 0x0b
    3a38:	ac 85       	ldd	r26, Y+12	; 0x0c
    3a3a:	bd 85       	ldd	r27, Y+13	; 0x0d
    3a3c:	00 97       	sbiw	r24, 0x00	; 0
    3a3e:	a1 05       	cpc	r26, r1
    3a40:	b1 05       	cpc	r27, r1
    3a42:	51 f6       	brne	.-108    	; 0x39d8 <LCD_voidWriteFloatNumber+0x94>
    3a44:	18 c0       	rjmp	.+48     	; 0x3a76 <LCD_voidWriteFloatNumber+0x132>
            intBuffer[intIndex++] = (integerPart % 10) + '0';
            integerPart /= 10;
        }

        while (intIndex > 0) {
            buffer[i++] = intBuffer[--intIndex];
    3a46:	8d 81       	ldd	r24, Y+5	; 0x05
    3a48:	48 2f       	mov	r20, r24
    3a4a:	50 e0       	ldi	r21, 0x00	; 0
    3a4c:	8c 81       	ldd	r24, Y+4	; 0x04
    3a4e:	81 50       	subi	r24, 0x01	; 1
    3a50:	8c 83       	std	Y+4, r24	; 0x04
    3a52:	8c 81       	ldd	r24, Y+4	; 0x04
    3a54:	28 2f       	mov	r18, r24
    3a56:	30 e0       	ldi	r19, 0x00	; 0
    3a58:	ce 01       	movw	r24, r28
    3a5a:	8e 96       	adiw	r24, 0x2e	; 46
    3a5c:	fc 01       	movw	r30, r24
    3a5e:	e2 0f       	add	r30, r18
    3a60:	f3 1f       	adc	r31, r19
    3a62:	20 81       	ld	r18, Z
    3a64:	ce 01       	movw	r24, r28
    3a66:	0e 96       	adiw	r24, 0x0e	; 14
    3a68:	fc 01       	movw	r30, r24
    3a6a:	e4 0f       	add	r30, r20
    3a6c:	f5 1f       	adc	r31, r21
    3a6e:	20 83       	st	Z, r18
    3a70:	8d 81       	ldd	r24, Y+5	; 0x05
    3a72:	8f 5f       	subi	r24, 0xFF	; 255
    3a74:	8d 83       	std	Y+5, r24	; 0x05
        while (integerPart > 0) {
            intBuffer[intIndex++] = (integerPart % 10) + '0';
            integerPart /= 10;
        }

        while (intIndex > 0) {
    3a76:	8c 81       	ldd	r24, Y+4	; 0x04
    3a78:	88 23       	and	r24, r24
    3a7a:	29 f7       	brne	.-54     	; 0x3a46 <LCD_voidWriteFloatNumber+0x102>
            buffer[i++] = intBuffer[--intIndex];
        }
    }

    // Add the decimal point
    buffer[i++] = '.';
    3a7c:	8d 81       	ldd	r24, Y+5	; 0x05
    3a7e:	28 2f       	mov	r18, r24
    3a80:	30 e0       	ldi	r19, 0x00	; 0
    3a82:	ce 01       	movw	r24, r28
    3a84:	0e 96       	adiw	r24, 0x0e	; 14
    3a86:	fc 01       	movw	r30, r24
    3a88:	e2 0f       	add	r30, r18
    3a8a:	f3 1f       	adc	r31, r19
    3a8c:	8e e2       	ldi	r24, 0x2E	; 46
    3a8e:	80 83       	st	Z, r24
    3a90:	8d 81       	ldd	r24, Y+5	; 0x05
    3a92:	8f 5f       	subi	r24, 0xFF	; 255
    3a94:	8d 83       	std	Y+5, r24	; 0x05

    // Handle the fractional part
    for (u8 j = 0; j < copy_u8decimalPlaces; j++) {
    3a96:	1b 82       	std	Y+3, r1	; 0x03
    3a98:	44 c0       	rjmp	.+136    	; 0x3b22 <LCD_voidWriteFloatNumber+0x1de>
        fractionalPart *= 10;
    3a9a:	6e 81       	ldd	r22, Y+6	; 0x06
    3a9c:	7f 81       	ldd	r23, Y+7	; 0x07
    3a9e:	88 85       	ldd	r24, Y+8	; 0x08
    3aa0:	99 85       	ldd	r25, Y+9	; 0x09
    3aa2:	20 e0       	ldi	r18, 0x00	; 0
    3aa4:	30 e0       	ldi	r19, 0x00	; 0
    3aa6:	40 e2       	ldi	r20, 0x20	; 32
    3aa8:	51 e4       	ldi	r21, 0x41	; 65
    3aaa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3aae:	dc 01       	movw	r26, r24
    3ab0:	cb 01       	movw	r24, r22
    3ab2:	8e 83       	std	Y+6, r24	; 0x06
    3ab4:	9f 83       	std	Y+7, r25	; 0x07
    3ab6:	a8 87       	std	Y+8, r26	; 0x08
    3ab8:	b9 87       	std	Y+9, r27	; 0x09
        u8 digit = (u8)fractionalPart;
    3aba:	6e 81       	ldd	r22, Y+6	; 0x06
    3abc:	7f 81       	ldd	r23, Y+7	; 0x07
    3abe:	88 85       	ldd	r24, Y+8	; 0x08
    3ac0:	99 85       	ldd	r25, Y+9	; 0x09
    3ac2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ac6:	dc 01       	movw	r26, r24
    3ac8:	cb 01       	movw	r24, r22
    3aca:	8a 83       	std	Y+2, r24	; 0x02
        buffer[i++] = digit + '0';
    3acc:	8d 81       	ldd	r24, Y+5	; 0x05
    3ace:	28 2f       	mov	r18, r24
    3ad0:	30 e0       	ldi	r19, 0x00	; 0
    3ad2:	8a 81       	ldd	r24, Y+2	; 0x02
    3ad4:	48 2f       	mov	r20, r24
    3ad6:	40 5d       	subi	r20, 0xD0	; 208
    3ad8:	ce 01       	movw	r24, r28
    3ada:	0e 96       	adiw	r24, 0x0e	; 14
    3adc:	fc 01       	movw	r30, r24
    3ade:	e2 0f       	add	r30, r18
    3ae0:	f3 1f       	adc	r31, r19
    3ae2:	40 83       	st	Z, r20
    3ae4:	8d 81       	ldd	r24, Y+5	; 0x05
    3ae6:	8f 5f       	subi	r24, 0xFF	; 255
    3ae8:	8d 83       	std	Y+5, r24	; 0x05
        fractionalPart -= digit;
    3aea:	8a 81       	ldd	r24, Y+2	; 0x02
    3aec:	88 2f       	mov	r24, r24
    3aee:	90 e0       	ldi	r25, 0x00	; 0
    3af0:	aa 27       	eor	r26, r26
    3af2:	97 fd       	sbrc	r25, 7
    3af4:	a0 95       	com	r26
    3af6:	ba 2f       	mov	r27, r26
    3af8:	bc 01       	movw	r22, r24
    3afa:	cd 01       	movw	r24, r26
    3afc:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    3b00:	9b 01       	movw	r18, r22
    3b02:	ac 01       	movw	r20, r24
    3b04:	6e 81       	ldd	r22, Y+6	; 0x06
    3b06:	7f 81       	ldd	r23, Y+7	; 0x07
    3b08:	88 85       	ldd	r24, Y+8	; 0x08
    3b0a:	99 85       	ldd	r25, Y+9	; 0x09
    3b0c:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    3b10:	dc 01       	movw	r26, r24
    3b12:	cb 01       	movw	r24, r22
    3b14:	8e 83       	std	Y+6, r24	; 0x06
    3b16:	9f 83       	std	Y+7, r25	; 0x07
    3b18:	a8 87       	std	Y+8, r26	; 0x08
    3b1a:	b9 87       	std	Y+9, r27	; 0x09

    // Add the decimal point
    buffer[i++] = '.';

    // Handle the fractional part
    for (u8 j = 0; j < copy_u8decimalPlaces; j++) {
    3b1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3b1e:	8f 5f       	subi	r24, 0xFF	; 255
    3b20:	8b 83       	std	Y+3, r24	; 0x03
    3b22:	9b 81       	ldd	r25, Y+3	; 0x03
    3b24:	8d ad       	ldd	r24, Y+61	; 0x3d
    3b26:	98 17       	cp	r25, r24
    3b28:	08 f4       	brcc	.+2      	; 0x3b2c <LCD_voidWriteFloatNumber+0x1e8>
    3b2a:	b7 cf       	rjmp	.-146    	; 0x3a9a <LCD_voidWriteFloatNumber+0x156>
        buffer[i++] = digit + '0';
        fractionalPart -= digit;
    }

    // Null-terminate the string
    buffer[i] = '\0';
    3b2c:	8d 81       	ldd	r24, Y+5	; 0x05
    3b2e:	28 2f       	mov	r18, r24
    3b30:	30 e0       	ldi	r19, 0x00	; 0
    3b32:	ce 01       	movw	r24, r28
    3b34:	0e 96       	adiw	r24, 0x0e	; 14
    3b36:	fc 01       	movw	r30, r24
    3b38:	e2 0f       	add	r30, r18
    3b3a:	f3 1f       	adc	r31, r19
    3b3c:	10 82       	st	Z, r1

    // Send each character to the LCD
    for (u8 k = 0; buffer[k] != '\0'; k++) {
    3b3e:	19 82       	std	Y+1, r1	; 0x01
    3b40:	0e c0       	rjmp	.+28     	; 0x3b5e <LCD_voidWriteFloatNumber+0x21a>
        LCD_voidSendData(buffer[k]);
    3b42:	89 81       	ldd	r24, Y+1	; 0x01
    3b44:	28 2f       	mov	r18, r24
    3b46:	30 e0       	ldi	r19, 0x00	; 0
    3b48:	ce 01       	movw	r24, r28
    3b4a:	0e 96       	adiw	r24, 0x0e	; 14
    3b4c:	fc 01       	movw	r30, r24
    3b4e:	e2 0f       	add	r30, r18
    3b50:	f3 1f       	adc	r31, r19
    3b52:	80 81       	ld	r24, Z
    3b54:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <LCD_voidSendData>

    // Null-terminate the string
    buffer[i] = '\0';

    // Send each character to the LCD
    for (u8 k = 0; buffer[k] != '\0'; k++) {
    3b58:	89 81       	ldd	r24, Y+1	; 0x01
    3b5a:	8f 5f       	subi	r24, 0xFF	; 255
    3b5c:	89 83       	std	Y+1, r24	; 0x01
    3b5e:	89 81       	ldd	r24, Y+1	; 0x01
    3b60:	28 2f       	mov	r18, r24
    3b62:	30 e0       	ldi	r19, 0x00	; 0
    3b64:	ce 01       	movw	r24, r28
    3b66:	0e 96       	adiw	r24, 0x0e	; 14
    3b68:	fc 01       	movw	r30, r24
    3b6a:	e2 0f       	add	r30, r18
    3b6c:	f3 1f       	adc	r31, r19
    3b6e:	80 81       	ld	r24, Z
    3b70:	88 23       	and	r24, r24
    3b72:	39 f7       	brne	.-50     	; 0x3b42 <LCD_voidWriteFloatNumber+0x1fe>
        LCD_voidSendData(buffer[k]);
    }
}
    3b74:	ed 96       	adiw	r28, 0x3d	; 61
    3b76:	0f b6       	in	r0, 0x3f	; 63
    3b78:	f8 94       	cli
    3b7a:	de bf       	out	0x3e, r29	; 62
    3b7c:	0f be       	out	0x3f, r0	; 63
    3b7e:	cd bf       	out	0x3d, r28	; 61
    3b80:	cf 91       	pop	r28
    3b82:	df 91       	pop	r29
    3b84:	1f 91       	pop	r17
    3b86:	0f 91       	pop	r16
    3b88:	08 95       	ret

00003b8a <KEYPAD_voidini>:
		{'4','5','6', '*'},
		{'1','2','3', '-'},
		{'N','0','=', '+'}
};

void 	KEYPAD_voidini	(void){
    3b8a:	df 93       	push	r29
    3b8c:	cf 93       	push	r28
    3b8e:	cd b7       	in	r28, 0x3d	; 61
    3b90:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(KEYPAD_DDR,KEYPAD_ROW0);
    3b92:	aa e3       	ldi	r26, 0x3A	; 58
    3b94:	b0 e0       	ldi	r27, 0x00	; 0
    3b96:	ea e3       	ldi	r30, 0x3A	; 58
    3b98:	f0 e0       	ldi	r31, 0x00	; 0
    3b9a:	80 81       	ld	r24, Z
    3b9c:	81 60       	ori	r24, 0x01	; 1
    3b9e:	8c 93       	st	X, r24
	SET_BIT(KEYPAD_DDR,KEYPAD_ROW1);
    3ba0:	aa e3       	ldi	r26, 0x3A	; 58
    3ba2:	b0 e0       	ldi	r27, 0x00	; 0
    3ba4:	ea e3       	ldi	r30, 0x3A	; 58
    3ba6:	f0 e0       	ldi	r31, 0x00	; 0
    3ba8:	80 81       	ld	r24, Z
    3baa:	82 60       	ori	r24, 0x02	; 2
    3bac:	8c 93       	st	X, r24
	SET_BIT(KEYPAD_DDR,KEYPAD_ROW2);
    3bae:	aa e3       	ldi	r26, 0x3A	; 58
    3bb0:	b0 e0       	ldi	r27, 0x00	; 0
    3bb2:	ea e3       	ldi	r30, 0x3A	; 58
    3bb4:	f0 e0       	ldi	r31, 0x00	; 0
    3bb6:	80 81       	ld	r24, Z
    3bb8:	84 60       	ori	r24, 0x04	; 4
    3bba:	8c 93       	st	X, r24
	SET_BIT(KEYPAD_DDR,KEYPAD_ROW3);
    3bbc:	aa e3       	ldi	r26, 0x3A	; 58
    3bbe:	b0 e0       	ldi	r27, 0x00	; 0
    3bc0:	ea e3       	ldi	r30, 0x3A	; 58
    3bc2:	f0 e0       	ldi	r31, 0x00	; 0
    3bc4:	80 81       	ld	r24, Z
    3bc6:	88 60       	ori	r24, 0x08	; 8
    3bc8:	8c 93       	st	X, r24
	CLR_BIT(KEYPAD_DDR,KEYPAD_COLUM0);
    3bca:	aa e3       	ldi	r26, 0x3A	; 58
    3bcc:	b0 e0       	ldi	r27, 0x00	; 0
    3bce:	ea e3       	ldi	r30, 0x3A	; 58
    3bd0:	f0 e0       	ldi	r31, 0x00	; 0
    3bd2:	80 81       	ld	r24, Z
    3bd4:	8f 7e       	andi	r24, 0xEF	; 239
    3bd6:	8c 93       	st	X, r24
	CLR_BIT(KEYPAD_DDR,KEYPAD_COLUM1);
    3bd8:	aa e3       	ldi	r26, 0x3A	; 58
    3bda:	b0 e0       	ldi	r27, 0x00	; 0
    3bdc:	ea e3       	ldi	r30, 0x3A	; 58
    3bde:	f0 e0       	ldi	r31, 0x00	; 0
    3be0:	80 81       	ld	r24, Z
    3be2:	8f 7d       	andi	r24, 0xDF	; 223
    3be4:	8c 93       	st	X, r24
	CLR_BIT(KEYPAD_DDR,KEYPAD_COLUM2);
    3be6:	aa e3       	ldi	r26, 0x3A	; 58
    3be8:	b0 e0       	ldi	r27, 0x00	; 0
    3bea:	ea e3       	ldi	r30, 0x3A	; 58
    3bec:	f0 e0       	ldi	r31, 0x00	; 0
    3bee:	80 81       	ld	r24, Z
    3bf0:	8f 7b       	andi	r24, 0xBF	; 191
    3bf2:	8c 93       	st	X, r24
	CLR_BIT(KEYPAD_DDR,KEYPAD_COLUM3);
    3bf4:	aa e3       	ldi	r26, 0x3A	; 58
    3bf6:	b0 e0       	ldi	r27, 0x00	; 0
    3bf8:	ea e3       	ldi	r30, 0x3A	; 58
    3bfa:	f0 e0       	ldi	r31, 0x00	; 0
    3bfc:	80 81       	ld	r24, Z
    3bfe:	8f 77       	andi	r24, 0x7F	; 127
    3c00:	8c 93       	st	X, r24
	KEYPAD_PORT=0xFF;
    3c02:	eb e3       	ldi	r30, 0x3B	; 59
    3c04:	f0 e0       	ldi	r31, 0x00	; 0
    3c06:	8f ef       	ldi	r24, 0xFF	; 255
    3c08:	80 83       	st	Z, r24

}
    3c0a:	cf 91       	pop	r28
    3c0c:	df 91       	pop	r29
    3c0e:	08 95       	ret

00003c10 <KEYPAD_u8Scan>:
u8 		KEYPAD_u8Scan	(void){
    3c10:	df 93       	push	r29
    3c12:	cf 93       	push	r28
    3c14:	cd b7       	in	r28, 0x3d	; 61
    3c16:	de b7       	in	r29, 0x3e	; 62
    3c18:	61 97       	sbiw	r28, 0x11	; 17
    3c1a:	0f b6       	in	r0, 0x3f	; 63
    3c1c:	f8 94       	cli
    3c1e:	de bf       	out	0x3e, r29	; 62
    3c20:	0f be       	out	0x3f, r0	; 63
    3c22:	cd bf       	out	0x3d, r28	; 61
	u8 Local_u8RowsCounter=0;
    3c24:	19 8a       	std	Y+17, r1	; 0x11
	u8 Local_u8ColumnCounter=0;
    3c26:	18 8a       	std	Y+16, r1	; 0x10
	u8 Local_u8PressedKey='\0';
    3c28:	1f 86       	std	Y+15, r1	; 0x0f
	for(Local_u8RowsCounter=0;Local_u8RowsCounter<ROWS_NUMBER;Local_u8RowsCounter++){
    3c2a:	19 8a       	std	Y+17, r1	; 0x11
    3c2c:	dd c0       	rjmp	.+442    	; 0x3de8 <KEYPAD_u8Scan+0x1d8>
		CLR_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //active ROW
    3c2e:	ab e3       	ldi	r26, 0x3B	; 59
    3c30:	b0 e0       	ldi	r27, 0x00	; 0
    3c32:	eb e3       	ldi	r30, 0x3B	; 59
    3c34:	f0 e0       	ldi	r31, 0x00	; 0
    3c36:	80 81       	ld	r24, Z
    3c38:	48 2f       	mov	r20, r24
    3c3a:	89 89       	ldd	r24, Y+17	; 0x11
    3c3c:	88 2f       	mov	r24, r24
    3c3e:	90 e0       	ldi	r25, 0x00	; 0
    3c40:	fc 01       	movw	r30, r24
    3c42:	e2 56       	subi	r30, 0x62	; 98
    3c44:	fe 4f       	sbci	r31, 0xFE	; 254
    3c46:	80 81       	ld	r24, Z
    3c48:	28 2f       	mov	r18, r24
    3c4a:	30 e0       	ldi	r19, 0x00	; 0
    3c4c:	81 e0       	ldi	r24, 0x01	; 1
    3c4e:	90 e0       	ldi	r25, 0x00	; 0
    3c50:	02 2e       	mov	r0, r18
    3c52:	02 c0       	rjmp	.+4      	; 0x3c58 <KEYPAD_u8Scan+0x48>
    3c54:	88 0f       	add	r24, r24
    3c56:	99 1f       	adc	r25, r25
    3c58:	0a 94       	dec	r0
    3c5a:	e2 f7       	brpl	.-8      	; 0x3c54 <KEYPAD_u8Scan+0x44>
    3c5c:	80 95       	com	r24
    3c5e:	84 23       	and	r24, r20
    3c60:	8c 93       	st	X, r24
		for(Local_u8ColumnCounter=0;Local_u8ColumnCounter<COLUMS_NUMBER;Local_u8ColumnCounter++){
    3c62:	18 8a       	std	Y+16, r1	; 0x10
    3c64:	a1 c0       	rjmp	.+322    	; 0x3da8 <KEYPAD_u8Scan+0x198>
				if(GET_BIT(KEYPAD_PIN,COLUMS[Local_u8ColumnCounter])==0){
    3c66:	e9 e3       	ldi	r30, 0x39	; 57
    3c68:	f0 e0       	ldi	r31, 0x00	; 0
    3c6a:	80 81       	ld	r24, Z
    3c6c:	28 2f       	mov	r18, r24
    3c6e:	30 e0       	ldi	r19, 0x00	; 0
    3c70:	88 89       	ldd	r24, Y+16	; 0x10
    3c72:	88 2f       	mov	r24, r24
    3c74:	90 e0       	ldi	r25, 0x00	; 0
    3c76:	fc 01       	movw	r30, r24
    3c78:	ee 55       	subi	r30, 0x5E	; 94
    3c7a:	fe 4f       	sbci	r31, 0xFE	; 254
    3c7c:	80 81       	ld	r24, Z
    3c7e:	88 2f       	mov	r24, r24
    3c80:	90 e0       	ldi	r25, 0x00	; 0
    3c82:	a9 01       	movw	r20, r18
    3c84:	02 c0       	rjmp	.+4      	; 0x3c8a <KEYPAD_u8Scan+0x7a>
    3c86:	55 95       	asr	r21
    3c88:	47 95       	ror	r20
    3c8a:	8a 95       	dec	r24
    3c8c:	e2 f7       	brpl	.-8      	; 0x3c86 <KEYPAD_u8Scan+0x76>
    3c8e:	ca 01       	movw	r24, r20
    3c90:	81 70       	andi	r24, 0x01	; 1
    3c92:	90 70       	andi	r25, 0x00	; 0
    3c94:	00 97       	sbiw	r24, 0x00	; 0
    3c96:	09 f0       	breq	.+2      	; 0x3c9a <KEYPAD_u8Scan+0x8a>
    3c98:	84 c0       	rjmp	.+264    	; 0x3da2 <KEYPAD_u8Scan+0x192>
					Local_u8PressedKey=KEYS[Local_u8RowsCounter][Local_u8ColumnCounter];
    3c9a:	89 89       	ldd	r24, Y+17	; 0x11
    3c9c:	48 2f       	mov	r20, r24
    3c9e:	50 e0       	ldi	r21, 0x00	; 0
    3ca0:	88 89       	ldd	r24, Y+16	; 0x10
    3ca2:	28 2f       	mov	r18, r24
    3ca4:	30 e0       	ldi	r19, 0x00	; 0
    3ca6:	ca 01       	movw	r24, r20
    3ca8:	88 0f       	add	r24, r24
    3caa:	99 1f       	adc	r25, r25
    3cac:	88 0f       	add	r24, r24
    3cae:	99 1f       	adc	r25, r25
    3cb0:	82 0f       	add	r24, r18
    3cb2:	93 1f       	adc	r25, r19
    3cb4:	fc 01       	movw	r30, r24
    3cb6:	ea 55       	subi	r30, 0x5A	; 90
    3cb8:	fe 4f       	sbci	r31, 0xFE	; 254
    3cba:	80 81       	ld	r24, Z
    3cbc:	8f 87       	std	Y+15, r24	; 0x0f
    3cbe:	80 e0       	ldi	r24, 0x00	; 0
    3cc0:	90 e0       	ldi	r25, 0x00	; 0
    3cc2:	a0 e2       	ldi	r26, 0x20	; 32
    3cc4:	b1 e4       	ldi	r27, 0x41	; 65
    3cc6:	8b 87       	std	Y+11, r24	; 0x0b
    3cc8:	9c 87       	std	Y+12, r25	; 0x0c
    3cca:	ad 87       	std	Y+13, r26	; 0x0d
    3ccc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3cce:	6b 85       	ldd	r22, Y+11	; 0x0b
    3cd0:	7c 85       	ldd	r23, Y+12	; 0x0c
    3cd2:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cd4:	9e 85       	ldd	r25, Y+14	; 0x0e
    3cd6:	20 e0       	ldi	r18, 0x00	; 0
    3cd8:	30 e0       	ldi	r19, 0x00	; 0
    3cda:	4a ef       	ldi	r20, 0xFA	; 250
    3cdc:	54 e4       	ldi	r21, 0x44	; 68
    3cde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ce2:	dc 01       	movw	r26, r24
    3ce4:	cb 01       	movw	r24, r22
    3ce6:	8f 83       	std	Y+7, r24	; 0x07
    3ce8:	98 87       	std	Y+8, r25	; 0x08
    3cea:	a9 87       	std	Y+9, r26	; 0x09
    3cec:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3cee:	6f 81       	ldd	r22, Y+7	; 0x07
    3cf0:	78 85       	ldd	r23, Y+8	; 0x08
    3cf2:	89 85       	ldd	r24, Y+9	; 0x09
    3cf4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cf6:	20 e0       	ldi	r18, 0x00	; 0
    3cf8:	30 e0       	ldi	r19, 0x00	; 0
    3cfa:	40 e8       	ldi	r20, 0x80	; 128
    3cfc:	5f e3       	ldi	r21, 0x3F	; 63
    3cfe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3d02:	88 23       	and	r24, r24
    3d04:	2c f4       	brge	.+10     	; 0x3d10 <KEYPAD_u8Scan+0x100>
		__ticks = 1;
    3d06:	81 e0       	ldi	r24, 0x01	; 1
    3d08:	90 e0       	ldi	r25, 0x00	; 0
    3d0a:	9e 83       	std	Y+6, r25	; 0x06
    3d0c:	8d 83       	std	Y+5, r24	; 0x05
    3d0e:	3f c0       	rjmp	.+126    	; 0x3d8e <KEYPAD_u8Scan+0x17e>
	else if (__tmp > 65535)
    3d10:	6f 81       	ldd	r22, Y+7	; 0x07
    3d12:	78 85       	ldd	r23, Y+8	; 0x08
    3d14:	89 85       	ldd	r24, Y+9	; 0x09
    3d16:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d18:	20 e0       	ldi	r18, 0x00	; 0
    3d1a:	3f ef       	ldi	r19, 0xFF	; 255
    3d1c:	4f e7       	ldi	r20, 0x7F	; 127
    3d1e:	57 e4       	ldi	r21, 0x47	; 71
    3d20:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3d24:	18 16       	cp	r1, r24
    3d26:	4c f5       	brge	.+82     	; 0x3d7a <KEYPAD_u8Scan+0x16a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d28:	6b 85       	ldd	r22, Y+11	; 0x0b
    3d2a:	7c 85       	ldd	r23, Y+12	; 0x0c
    3d2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3d2e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3d30:	20 e0       	ldi	r18, 0x00	; 0
    3d32:	30 e0       	ldi	r19, 0x00	; 0
    3d34:	40 e2       	ldi	r20, 0x20	; 32
    3d36:	51 e4       	ldi	r21, 0x41	; 65
    3d38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d3c:	dc 01       	movw	r26, r24
    3d3e:	cb 01       	movw	r24, r22
    3d40:	bc 01       	movw	r22, r24
    3d42:	cd 01       	movw	r24, r26
    3d44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d48:	dc 01       	movw	r26, r24
    3d4a:	cb 01       	movw	r24, r22
    3d4c:	9e 83       	std	Y+6, r25	; 0x06
    3d4e:	8d 83       	std	Y+5, r24	; 0x05
    3d50:	0f c0       	rjmp	.+30     	; 0x3d70 <KEYPAD_u8Scan+0x160>
    3d52:	88 ec       	ldi	r24, 0xC8	; 200
    3d54:	90 e0       	ldi	r25, 0x00	; 0
    3d56:	9c 83       	std	Y+4, r25	; 0x04
    3d58:	8b 83       	std	Y+3, r24	; 0x03
    3d5a:	8b 81       	ldd	r24, Y+3	; 0x03
    3d5c:	9c 81       	ldd	r25, Y+4	; 0x04
    3d5e:	01 97       	sbiw	r24, 0x01	; 1
    3d60:	f1 f7       	brne	.-4      	; 0x3d5e <KEYPAD_u8Scan+0x14e>
    3d62:	9c 83       	std	Y+4, r25	; 0x04
    3d64:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d66:	8d 81       	ldd	r24, Y+5	; 0x05
    3d68:	9e 81       	ldd	r25, Y+6	; 0x06
    3d6a:	01 97       	sbiw	r24, 0x01	; 1
    3d6c:	9e 83       	std	Y+6, r25	; 0x06
    3d6e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d70:	8d 81       	ldd	r24, Y+5	; 0x05
    3d72:	9e 81       	ldd	r25, Y+6	; 0x06
    3d74:	00 97       	sbiw	r24, 0x00	; 0
    3d76:	69 f7       	brne	.-38     	; 0x3d52 <KEYPAD_u8Scan+0x142>
    3d78:	14 c0       	rjmp	.+40     	; 0x3da2 <KEYPAD_u8Scan+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d7a:	6f 81       	ldd	r22, Y+7	; 0x07
    3d7c:	78 85       	ldd	r23, Y+8	; 0x08
    3d7e:	89 85       	ldd	r24, Y+9	; 0x09
    3d80:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d86:	dc 01       	movw	r26, r24
    3d88:	cb 01       	movw	r24, r22
    3d8a:	9e 83       	std	Y+6, r25	; 0x06
    3d8c:	8d 83       	std	Y+5, r24	; 0x05
    3d8e:	8d 81       	ldd	r24, Y+5	; 0x05
    3d90:	9e 81       	ldd	r25, Y+6	; 0x06
    3d92:	9a 83       	std	Y+2, r25	; 0x02
    3d94:	89 83       	std	Y+1, r24	; 0x01
    3d96:	89 81       	ldd	r24, Y+1	; 0x01
    3d98:	9a 81       	ldd	r25, Y+2	; 0x02
    3d9a:	01 97       	sbiw	r24, 0x01	; 1
    3d9c:	f1 f7       	brne	.-4      	; 0x3d9a <KEYPAD_u8Scan+0x18a>
    3d9e:	9a 83       	std	Y+2, r25	; 0x02
    3da0:	89 83       	std	Y+1, r24	; 0x01
	u8 Local_u8RowsCounter=0;
	u8 Local_u8ColumnCounter=0;
	u8 Local_u8PressedKey='\0';
	for(Local_u8RowsCounter=0;Local_u8RowsCounter<ROWS_NUMBER;Local_u8RowsCounter++){
		CLR_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //active ROW
		for(Local_u8ColumnCounter=0;Local_u8ColumnCounter<COLUMS_NUMBER;Local_u8ColumnCounter++){
    3da2:	88 89       	ldd	r24, Y+16	; 0x10
    3da4:	8f 5f       	subi	r24, 0xFF	; 255
    3da6:	88 8b       	std	Y+16, r24	; 0x10
    3da8:	88 89       	ldd	r24, Y+16	; 0x10
    3daa:	84 30       	cpi	r24, 0x04	; 4
    3dac:	08 f4       	brcc	.+2      	; 0x3db0 <KEYPAD_u8Scan+0x1a0>
    3dae:	5b cf       	rjmp	.-330    	; 0x3c66 <KEYPAD_u8Scan+0x56>
				}
				else{

				}
		}
		SET_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //deactive ROW
    3db0:	ab e3       	ldi	r26, 0x3B	; 59
    3db2:	b0 e0       	ldi	r27, 0x00	; 0
    3db4:	eb e3       	ldi	r30, 0x3B	; 59
    3db6:	f0 e0       	ldi	r31, 0x00	; 0
    3db8:	80 81       	ld	r24, Z
    3dba:	48 2f       	mov	r20, r24
    3dbc:	89 89       	ldd	r24, Y+17	; 0x11
    3dbe:	88 2f       	mov	r24, r24
    3dc0:	90 e0       	ldi	r25, 0x00	; 0
    3dc2:	fc 01       	movw	r30, r24
    3dc4:	e2 56       	subi	r30, 0x62	; 98
    3dc6:	fe 4f       	sbci	r31, 0xFE	; 254
    3dc8:	80 81       	ld	r24, Z
    3dca:	28 2f       	mov	r18, r24
    3dcc:	30 e0       	ldi	r19, 0x00	; 0
    3dce:	81 e0       	ldi	r24, 0x01	; 1
    3dd0:	90 e0       	ldi	r25, 0x00	; 0
    3dd2:	02 2e       	mov	r0, r18
    3dd4:	02 c0       	rjmp	.+4      	; 0x3dda <KEYPAD_u8Scan+0x1ca>
    3dd6:	88 0f       	add	r24, r24
    3dd8:	99 1f       	adc	r25, r25
    3dda:	0a 94       	dec	r0
    3ddc:	e2 f7       	brpl	.-8      	; 0x3dd6 <KEYPAD_u8Scan+0x1c6>
    3dde:	84 2b       	or	r24, r20
    3de0:	8c 93       	st	X, r24
}
u8 		KEYPAD_u8Scan	(void){
	u8 Local_u8RowsCounter=0;
	u8 Local_u8ColumnCounter=0;
	u8 Local_u8PressedKey='\0';
	for(Local_u8RowsCounter=0;Local_u8RowsCounter<ROWS_NUMBER;Local_u8RowsCounter++){
    3de2:	89 89       	ldd	r24, Y+17	; 0x11
    3de4:	8f 5f       	subi	r24, 0xFF	; 255
    3de6:	89 8b       	std	Y+17, r24	; 0x11
    3de8:	89 89       	ldd	r24, Y+17	; 0x11
    3dea:	84 30       	cpi	r24, 0x04	; 4
    3dec:	08 f4       	brcc	.+2      	; 0x3df0 <KEYPAD_u8Scan+0x1e0>
    3dee:	1f cf       	rjmp	.-450    	; 0x3c2e <KEYPAD_u8Scan+0x1e>

				}
		}
		SET_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //deactive ROW
	}
	return Local_u8PressedKey;
    3df0:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    3df2:	61 96       	adiw	r28, 0x11	; 17
    3df4:	0f b6       	in	r0, 0x3f	; 63
    3df6:	f8 94       	cli
    3df8:	de bf       	out	0x3e, r29	; 62
    3dfa:	0f be       	out	0x3f, r0	; 63
    3dfc:	cd bf       	out	0x3d, r28	; 61
    3dfe:	cf 91       	pop	r28
    3e00:	df 91       	pop	r29
    3e02:	08 95       	ret

00003e04 <KEYPAD_u8ScanWithStop>:

u8 		KEYPAD_u8ScanWithStop	(void){
    3e04:	df 93       	push	r29
    3e06:	cf 93       	push	r28
    3e08:	cd b7       	in	r28, 0x3d	; 61
    3e0a:	de b7       	in	r29, 0x3e	; 62
    3e0c:	61 97       	sbiw	r28, 0x11	; 17
    3e0e:	0f b6       	in	r0, 0x3f	; 63
    3e10:	f8 94       	cli
    3e12:	de bf       	out	0x3e, r29	; 62
    3e14:	0f be       	out	0x3f, r0	; 63
    3e16:	cd bf       	out	0x3d, r28	; 61
	u8 Local_u8RowsCounter=0;
    3e18:	19 8a       	std	Y+17, r1	; 0x11
	u8 Local_u8ColumnCounter=0;
    3e1a:	18 8a       	std	Y+16, r1	; 0x10
	u8 Local_u8PressedKey='\0';
    3e1c:	1f 86       	std	Y+15, r1	; 0x0f
	for(Local_u8RowsCounter=0;Local_u8RowsCounter<ROWS_NUMBER;Local_u8RowsCounter++){
    3e1e:	19 8a       	std	Y+17, r1	; 0x11
    3e20:	f6 c0       	rjmp	.+492    	; 0x400e <KEYPAD_u8ScanWithStop+0x20a>
		CLR_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //active ROW
    3e22:	ab e3       	ldi	r26, 0x3B	; 59
    3e24:	b0 e0       	ldi	r27, 0x00	; 0
    3e26:	eb e3       	ldi	r30, 0x3B	; 59
    3e28:	f0 e0       	ldi	r31, 0x00	; 0
    3e2a:	80 81       	ld	r24, Z
    3e2c:	48 2f       	mov	r20, r24
    3e2e:	89 89       	ldd	r24, Y+17	; 0x11
    3e30:	88 2f       	mov	r24, r24
    3e32:	90 e0       	ldi	r25, 0x00	; 0
    3e34:	fc 01       	movw	r30, r24
    3e36:	e2 56       	subi	r30, 0x62	; 98
    3e38:	fe 4f       	sbci	r31, 0xFE	; 254
    3e3a:	80 81       	ld	r24, Z
    3e3c:	28 2f       	mov	r18, r24
    3e3e:	30 e0       	ldi	r19, 0x00	; 0
    3e40:	81 e0       	ldi	r24, 0x01	; 1
    3e42:	90 e0       	ldi	r25, 0x00	; 0
    3e44:	02 2e       	mov	r0, r18
    3e46:	02 c0       	rjmp	.+4      	; 0x3e4c <KEYPAD_u8ScanWithStop+0x48>
    3e48:	88 0f       	add	r24, r24
    3e4a:	99 1f       	adc	r25, r25
    3e4c:	0a 94       	dec	r0
    3e4e:	e2 f7       	brpl	.-8      	; 0x3e48 <KEYPAD_u8ScanWithStop+0x44>
    3e50:	80 95       	com	r24
    3e52:	84 23       	and	r24, r20
    3e54:	8c 93       	st	X, r24
		for(Local_u8ColumnCounter=0;Local_u8ColumnCounter<COLUMS_NUMBER;Local_u8ColumnCounter++){
    3e56:	18 8a       	std	Y+16, r1	; 0x10
    3e58:	ba c0       	rjmp	.+372    	; 0x3fce <KEYPAD_u8ScanWithStop+0x1ca>
				if(GET_BIT(KEYPAD_PIN,COLUMS[Local_u8ColumnCounter])==0){
    3e5a:	e9 e3       	ldi	r30, 0x39	; 57
    3e5c:	f0 e0       	ldi	r31, 0x00	; 0
    3e5e:	80 81       	ld	r24, Z
    3e60:	28 2f       	mov	r18, r24
    3e62:	30 e0       	ldi	r19, 0x00	; 0
    3e64:	88 89       	ldd	r24, Y+16	; 0x10
    3e66:	88 2f       	mov	r24, r24
    3e68:	90 e0       	ldi	r25, 0x00	; 0
    3e6a:	fc 01       	movw	r30, r24
    3e6c:	ee 55       	subi	r30, 0x5E	; 94
    3e6e:	fe 4f       	sbci	r31, 0xFE	; 254
    3e70:	80 81       	ld	r24, Z
    3e72:	88 2f       	mov	r24, r24
    3e74:	90 e0       	ldi	r25, 0x00	; 0
    3e76:	a9 01       	movw	r20, r18
    3e78:	02 c0       	rjmp	.+4      	; 0x3e7e <KEYPAD_u8ScanWithStop+0x7a>
    3e7a:	55 95       	asr	r21
    3e7c:	47 95       	ror	r20
    3e7e:	8a 95       	dec	r24
    3e80:	e2 f7       	brpl	.-8      	; 0x3e7a <KEYPAD_u8ScanWithStop+0x76>
    3e82:	ca 01       	movw	r24, r20
    3e84:	81 70       	andi	r24, 0x01	; 1
    3e86:	90 70       	andi	r25, 0x00	; 0
    3e88:	00 97       	sbiw	r24, 0x00	; 0
    3e8a:	09 f0       	breq	.+2      	; 0x3e8e <KEYPAD_u8ScanWithStop+0x8a>
    3e8c:	9d c0       	rjmp	.+314    	; 0x3fc8 <KEYPAD_u8ScanWithStop+0x1c4>
					Local_u8PressedKey=KEYS[Local_u8RowsCounter][Local_u8ColumnCounter];
    3e8e:	89 89       	ldd	r24, Y+17	; 0x11
    3e90:	48 2f       	mov	r20, r24
    3e92:	50 e0       	ldi	r21, 0x00	; 0
    3e94:	88 89       	ldd	r24, Y+16	; 0x10
    3e96:	28 2f       	mov	r18, r24
    3e98:	30 e0       	ldi	r19, 0x00	; 0
    3e9a:	ca 01       	movw	r24, r20
    3e9c:	88 0f       	add	r24, r24
    3e9e:	99 1f       	adc	r25, r25
    3ea0:	88 0f       	add	r24, r24
    3ea2:	99 1f       	adc	r25, r25
    3ea4:	82 0f       	add	r24, r18
    3ea6:	93 1f       	adc	r25, r19
    3ea8:	fc 01       	movw	r30, r24
    3eaa:	ea 55       	subi	r30, 0x5A	; 90
    3eac:	fe 4f       	sbci	r31, 0xFE	; 254
    3eae:	80 81       	ld	r24, Z
    3eb0:	8f 87       	std	Y+15, r24	; 0x0f
    3eb2:	80 e0       	ldi	r24, 0x00	; 0
    3eb4:	90 e0       	ldi	r25, 0x00	; 0
    3eb6:	a0 e2       	ldi	r26, 0x20	; 32
    3eb8:	b1 e4       	ldi	r27, 0x41	; 65
    3eba:	8b 87       	std	Y+11, r24	; 0x0b
    3ebc:	9c 87       	std	Y+12, r25	; 0x0c
    3ebe:	ad 87       	std	Y+13, r26	; 0x0d
    3ec0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ec2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ec4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ec6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ec8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3eca:	20 e0       	ldi	r18, 0x00	; 0
    3ecc:	30 e0       	ldi	r19, 0x00	; 0
    3ece:	4a ef       	ldi	r20, 0xFA	; 250
    3ed0:	54 e4       	ldi	r21, 0x44	; 68
    3ed2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ed6:	dc 01       	movw	r26, r24
    3ed8:	cb 01       	movw	r24, r22
    3eda:	8f 83       	std	Y+7, r24	; 0x07
    3edc:	98 87       	std	Y+8, r25	; 0x08
    3ede:	a9 87       	std	Y+9, r26	; 0x09
    3ee0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3ee2:	6f 81       	ldd	r22, Y+7	; 0x07
    3ee4:	78 85       	ldd	r23, Y+8	; 0x08
    3ee6:	89 85       	ldd	r24, Y+9	; 0x09
    3ee8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3eea:	20 e0       	ldi	r18, 0x00	; 0
    3eec:	30 e0       	ldi	r19, 0x00	; 0
    3eee:	40 e8       	ldi	r20, 0x80	; 128
    3ef0:	5f e3       	ldi	r21, 0x3F	; 63
    3ef2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ef6:	88 23       	and	r24, r24
    3ef8:	2c f4       	brge	.+10     	; 0x3f04 <KEYPAD_u8ScanWithStop+0x100>
		__ticks = 1;
    3efa:	81 e0       	ldi	r24, 0x01	; 1
    3efc:	90 e0       	ldi	r25, 0x00	; 0
    3efe:	9e 83       	std	Y+6, r25	; 0x06
    3f00:	8d 83       	std	Y+5, r24	; 0x05
    3f02:	3f c0       	rjmp	.+126    	; 0x3f82 <KEYPAD_u8ScanWithStop+0x17e>
	else if (__tmp > 65535)
    3f04:	6f 81       	ldd	r22, Y+7	; 0x07
    3f06:	78 85       	ldd	r23, Y+8	; 0x08
    3f08:	89 85       	ldd	r24, Y+9	; 0x09
    3f0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f0c:	20 e0       	ldi	r18, 0x00	; 0
    3f0e:	3f ef       	ldi	r19, 0xFF	; 255
    3f10:	4f e7       	ldi	r20, 0x7F	; 127
    3f12:	57 e4       	ldi	r21, 0x47	; 71
    3f14:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3f18:	18 16       	cp	r1, r24
    3f1a:	4c f5       	brge	.+82     	; 0x3f6e <KEYPAD_u8ScanWithStop+0x16a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f1c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f1e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f20:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f22:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f24:	20 e0       	ldi	r18, 0x00	; 0
    3f26:	30 e0       	ldi	r19, 0x00	; 0
    3f28:	40 e2       	ldi	r20, 0x20	; 32
    3f2a:	51 e4       	ldi	r21, 0x41	; 65
    3f2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f30:	dc 01       	movw	r26, r24
    3f32:	cb 01       	movw	r24, r22
    3f34:	bc 01       	movw	r22, r24
    3f36:	cd 01       	movw	r24, r26
    3f38:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f3c:	dc 01       	movw	r26, r24
    3f3e:	cb 01       	movw	r24, r22
    3f40:	9e 83       	std	Y+6, r25	; 0x06
    3f42:	8d 83       	std	Y+5, r24	; 0x05
    3f44:	0f c0       	rjmp	.+30     	; 0x3f64 <KEYPAD_u8ScanWithStop+0x160>
    3f46:	88 ec       	ldi	r24, 0xC8	; 200
    3f48:	90 e0       	ldi	r25, 0x00	; 0
    3f4a:	9c 83       	std	Y+4, r25	; 0x04
    3f4c:	8b 83       	std	Y+3, r24	; 0x03
    3f4e:	8b 81       	ldd	r24, Y+3	; 0x03
    3f50:	9c 81       	ldd	r25, Y+4	; 0x04
    3f52:	01 97       	sbiw	r24, 0x01	; 1
    3f54:	f1 f7       	brne	.-4      	; 0x3f52 <KEYPAD_u8ScanWithStop+0x14e>
    3f56:	9c 83       	std	Y+4, r25	; 0x04
    3f58:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f5a:	8d 81       	ldd	r24, Y+5	; 0x05
    3f5c:	9e 81       	ldd	r25, Y+6	; 0x06
    3f5e:	01 97       	sbiw	r24, 0x01	; 1
    3f60:	9e 83       	std	Y+6, r25	; 0x06
    3f62:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f64:	8d 81       	ldd	r24, Y+5	; 0x05
    3f66:	9e 81       	ldd	r25, Y+6	; 0x06
    3f68:	00 97       	sbiw	r24, 0x00	; 0
    3f6a:	69 f7       	brne	.-38     	; 0x3f46 <KEYPAD_u8ScanWithStop+0x142>
    3f6c:	14 c0       	rjmp	.+40     	; 0x3f96 <KEYPAD_u8ScanWithStop+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f6e:	6f 81       	ldd	r22, Y+7	; 0x07
    3f70:	78 85       	ldd	r23, Y+8	; 0x08
    3f72:	89 85       	ldd	r24, Y+9	; 0x09
    3f74:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f7a:	dc 01       	movw	r26, r24
    3f7c:	cb 01       	movw	r24, r22
    3f7e:	9e 83       	std	Y+6, r25	; 0x06
    3f80:	8d 83       	std	Y+5, r24	; 0x05
    3f82:	8d 81       	ldd	r24, Y+5	; 0x05
    3f84:	9e 81       	ldd	r25, Y+6	; 0x06
    3f86:	9a 83       	std	Y+2, r25	; 0x02
    3f88:	89 83       	std	Y+1, r24	; 0x01
    3f8a:	89 81       	ldd	r24, Y+1	; 0x01
    3f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f8e:	01 97       	sbiw	r24, 0x01	; 1
    3f90:	f1 f7       	brne	.-4      	; 0x3f8e <KEYPAD_u8ScanWithStop+0x18a>
    3f92:	9a 83       	std	Y+2, r25	; 0x02
    3f94:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(10);//debouncing
					while(GET_BIT(KEYPAD_PIN,COLUMS[Local_u8ColumnCounter])==0);
    3f96:	e9 e3       	ldi	r30, 0x39	; 57
    3f98:	f0 e0       	ldi	r31, 0x00	; 0
    3f9a:	80 81       	ld	r24, Z
    3f9c:	28 2f       	mov	r18, r24
    3f9e:	30 e0       	ldi	r19, 0x00	; 0
    3fa0:	88 89       	ldd	r24, Y+16	; 0x10
    3fa2:	88 2f       	mov	r24, r24
    3fa4:	90 e0       	ldi	r25, 0x00	; 0
    3fa6:	fc 01       	movw	r30, r24
    3fa8:	ee 55       	subi	r30, 0x5E	; 94
    3faa:	fe 4f       	sbci	r31, 0xFE	; 254
    3fac:	80 81       	ld	r24, Z
    3fae:	88 2f       	mov	r24, r24
    3fb0:	90 e0       	ldi	r25, 0x00	; 0
    3fb2:	a9 01       	movw	r20, r18
    3fb4:	02 c0       	rjmp	.+4      	; 0x3fba <KEYPAD_u8ScanWithStop+0x1b6>
    3fb6:	55 95       	asr	r21
    3fb8:	47 95       	ror	r20
    3fba:	8a 95       	dec	r24
    3fbc:	e2 f7       	brpl	.-8      	; 0x3fb6 <KEYPAD_u8ScanWithStop+0x1b2>
    3fbe:	ca 01       	movw	r24, r20
    3fc0:	81 70       	andi	r24, 0x01	; 1
    3fc2:	90 70       	andi	r25, 0x00	; 0
    3fc4:	00 97       	sbiw	r24, 0x00	; 0
    3fc6:	39 f3       	breq	.-50     	; 0x3f96 <KEYPAD_u8ScanWithStop+0x192>
	u8 Local_u8RowsCounter=0;
	u8 Local_u8ColumnCounter=0;
	u8 Local_u8PressedKey='\0';
	for(Local_u8RowsCounter=0;Local_u8RowsCounter<ROWS_NUMBER;Local_u8RowsCounter++){
		CLR_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //active ROW
		for(Local_u8ColumnCounter=0;Local_u8ColumnCounter<COLUMS_NUMBER;Local_u8ColumnCounter++){
    3fc8:	88 89       	ldd	r24, Y+16	; 0x10
    3fca:	8f 5f       	subi	r24, 0xFF	; 255
    3fcc:	88 8b       	std	Y+16, r24	; 0x10
    3fce:	88 89       	ldd	r24, Y+16	; 0x10
    3fd0:	84 30       	cpi	r24, 0x04	; 4
    3fd2:	08 f4       	brcc	.+2      	; 0x3fd6 <KEYPAD_u8ScanWithStop+0x1d2>
    3fd4:	42 cf       	rjmp	.-380    	; 0x3e5a <KEYPAD_u8ScanWithStop+0x56>
				}
				else{

				}
		}
		SET_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //deactive ROW
    3fd6:	ab e3       	ldi	r26, 0x3B	; 59
    3fd8:	b0 e0       	ldi	r27, 0x00	; 0
    3fda:	eb e3       	ldi	r30, 0x3B	; 59
    3fdc:	f0 e0       	ldi	r31, 0x00	; 0
    3fde:	80 81       	ld	r24, Z
    3fe0:	48 2f       	mov	r20, r24
    3fe2:	89 89       	ldd	r24, Y+17	; 0x11
    3fe4:	88 2f       	mov	r24, r24
    3fe6:	90 e0       	ldi	r25, 0x00	; 0
    3fe8:	fc 01       	movw	r30, r24
    3fea:	e2 56       	subi	r30, 0x62	; 98
    3fec:	fe 4f       	sbci	r31, 0xFE	; 254
    3fee:	80 81       	ld	r24, Z
    3ff0:	28 2f       	mov	r18, r24
    3ff2:	30 e0       	ldi	r19, 0x00	; 0
    3ff4:	81 e0       	ldi	r24, 0x01	; 1
    3ff6:	90 e0       	ldi	r25, 0x00	; 0
    3ff8:	02 2e       	mov	r0, r18
    3ffa:	02 c0       	rjmp	.+4      	; 0x4000 <KEYPAD_u8ScanWithStop+0x1fc>
    3ffc:	88 0f       	add	r24, r24
    3ffe:	99 1f       	adc	r25, r25
    4000:	0a 94       	dec	r0
    4002:	e2 f7       	brpl	.-8      	; 0x3ffc <KEYPAD_u8ScanWithStop+0x1f8>
    4004:	84 2b       	or	r24, r20
    4006:	8c 93       	st	X, r24

u8 		KEYPAD_u8ScanWithStop	(void){
	u8 Local_u8RowsCounter=0;
	u8 Local_u8ColumnCounter=0;
	u8 Local_u8PressedKey='\0';
	for(Local_u8RowsCounter=0;Local_u8RowsCounter<ROWS_NUMBER;Local_u8RowsCounter++){
    4008:	89 89       	ldd	r24, Y+17	; 0x11
    400a:	8f 5f       	subi	r24, 0xFF	; 255
    400c:	89 8b       	std	Y+17, r24	; 0x11
    400e:	89 89       	ldd	r24, Y+17	; 0x11
    4010:	84 30       	cpi	r24, 0x04	; 4
    4012:	08 f4       	brcc	.+2      	; 0x4016 <KEYPAD_u8ScanWithStop+0x212>
    4014:	06 cf       	rjmp	.-500    	; 0x3e22 <KEYPAD_u8ScanWithStop+0x1e>

				}
		}
		SET_BIT(KEYPAD_PORT,ROWS[Local_u8RowsCounter]); //deactive ROW
	}
	return Local_u8PressedKey;
    4016:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    4018:	61 96       	adiw	r28, 0x11	; 17
    401a:	0f b6       	in	r0, 0x3f	; 63
    401c:	f8 94       	cli
    401e:	de bf       	out	0x3e, r29	; 62
    4020:	0f be       	out	0x3f, r0	; 63
    4022:	cd bf       	out	0x3d, r28	; 61
    4024:	cf 91       	pop	r28
    4026:	df 91       	pop	r29
    4028:	08 95       	ret

0000402a <counter_func>:
f32 poten_digital , Temp_digital;
u8 is_first=0;
u8 i =2;
u8 option = '\0', mode = '\0';
void myfun(void);
void counter_func (void){
    402a:	df 93       	push	r29
    402c:	cf 93       	push	r28
    402e:	cd b7       	in	r28, 0x3d	; 61
    4030:	de b7       	in	r29, 0x3e	; 62
static  u32 count =0 ;
	LCD_voidClearDisplay();
    4032:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <LCD_voidClearDisplay>
	LCD_voidwriteString((u8 *)"counter : ");
    4036:	80 e6       	ldi	r24, 0x60	; 96
    4038:	90 e0       	ldi	r25, 0x00	; 0
    403a:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
	LCD_voidWriteNumber(count+1);
    403e:	80 91 f1 01 	lds	r24, 0x01F1
    4042:	90 91 f2 01 	lds	r25, 0x01F2
    4046:	a0 91 f3 01 	lds	r26, 0x01F3
    404a:	b0 91 f4 01 	lds	r27, 0x01F4
    404e:	01 96       	adiw	r24, 0x01	; 1
    4050:	a1 1d       	adc	r26, r1
    4052:	b1 1d       	adc	r27, r1
    4054:	bc 01       	movw	r22, r24
    4056:	cd 01       	movw	r24, r26
    4058:	0e 94 25 1c 	call	0x384a	; 0x384a <LCD_voidWriteNumber>
	count++;
    405c:	80 91 f1 01 	lds	r24, 0x01F1
    4060:	90 91 f2 01 	lds	r25, 0x01F2
    4064:	a0 91 f3 01 	lds	r26, 0x01F3
    4068:	b0 91 f4 01 	lds	r27, 0x01F4
    406c:	01 96       	adiw	r24, 0x01	; 1
    406e:	a1 1d       	adc	r26, r1
    4070:	b1 1d       	adc	r27, r1
    4072:	80 93 f1 01 	sts	0x01F1, r24
    4076:	90 93 f2 01 	sts	0x01F2, r25
    407a:	a0 93 f3 01 	sts	0x01F3, r26
    407e:	b0 93 f4 01 	sts	0x01F4, r27
}
    4082:	cf 91       	pop	r28
    4084:	df 91       	pop	r29
    4086:	08 95       	ret

00004088 <receive_char>:


void receive_char(void){
    4088:	df 93       	push	r29
    408a:	cf 93       	push	r28
    408c:	cd b7       	in	r28, 0x3d	; 61
    408e:	de b7       	in	r29, 0x3e	; 62
	Rx_data=UART_u8ReceiveData();
    4090:	0e 94 e9 07 	call	0xfd2	; 0xfd2 <UART_u8ReceiveData>
    4094:	80 93 fc 01 	sts	0x01FC, r24
	enable_tx();
    4098:	0e 94 8f 08 	call	0x111e	; 0x111e <enable_tx>
	if(i%2 == 0){
    409c:	80 91 9d 01 	lds	r24, 0x019D
    40a0:	88 2f       	mov	r24, r24
    40a2:	90 e0       	ldi	r25, 0x00	; 0
    40a4:	81 70       	andi	r24, 0x01	; 1
    40a6:	90 70       	andi	r25, 0x00	; 0
    40a8:	00 97       	sbiw	r24, 0x00	; 0
    40aa:	29 f4       	brne	.+10     	; 0x40b6 <receive_char+0x2e>
		mode = Rx_data;
    40ac:	80 91 fc 01 	lds	r24, 0x01FC
    40b0:	80 93 f0 01 	sts	0x01F0, r24
    40b4:	06 c0       	rjmp	.+12     	; 0x40c2 <receive_char+0x3a>
	}else{
		option = Rx_data;
    40b6:	80 91 fc 01 	lds	r24, 0x01FC
    40ba:	80 93 ef 01 	sts	0x01EF, r24
		mode = '\0';
    40be:	10 92 f0 01 	sts	0x01F0, r1
	}
	i+=1;
    40c2:	80 91 9d 01 	lds	r24, 0x019D
    40c6:	8f 5f       	subi	r24, 0xFF	; 255
    40c8:	80 93 9d 01 	sts	0x019D, r24
	disable_tx();
    40cc:	0e 94 81 08 	call	0x1102	; 0x1102 <disable_tx>
}
    40d0:	cf 91       	pop	r28
    40d2:	df 91       	pop	r29
    40d4:	08 95       	ret

000040d6 <main>:



size_t main(void){
    40d6:	df 93       	push	r29
    40d8:	cf 93       	push	r28
    40da:	cd b7       	in	r28, 0x3d	; 61
    40dc:	de b7       	in	r29, 0x3e	; 62
    40de:	2e 97       	sbiw	r28, 0x0e	; 14
    40e0:	0f b6       	in	r0, 0x3f	; 63
    40e2:	f8 94       	cli
    40e4:	de bf       	out	0x3e, r29	; 62
    40e6:	0f be       	out	0x3f, r0	; 63
    40e8:	cd bf       	out	0x3d, r28	; 61

	UART_voidInit();
    40ea:	0e 94 91 07 	call	0xf22	; 0xf22 <UART_voidInit>
	LCD_voidini();
    40ee:	0e 94 3c 19 	call	0x3278	; 0x3278 <LCD_voidini>
	LCD_voidwriteString((u8 *)"welcome : ");
    40f2:	8b e6       	ldi	r24, 0x6B	; 107
    40f4:	90 e0       	ldi	r25, 0x00	; 0
    40f6:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
	UARTRX_vidSetISR(receive_char);
    40fa:	84 e4       	ldi	r24, 0x44	; 68
    40fc:	90 e2       	ldi	r25, 0x20	; 32
    40fe:	0e 94 6f 08 	call	0x10de	; 0x10de <UARTRX_vidSetISR>
	Global_Interrupt_Enable();
    4102:	0e 94 75 07 	call	0xeea	; 0xeea <Global_Interrupt_Enable>


	//led
	DIO_voidIniPins(DIOB,DIO_PIN0 ,DIO_OUTPUT);
    4106:	86 e3       	ldi	r24, 0x36	; 54
    4108:	90 e0       	ldi	r25, 0x00	; 0
    410a:	61 e0       	ldi	r22, 0x01	; 1
    410c:	4f ef       	ldi	r20, 0xFF	; 255
    410e:	0e 94 0a 14 	call	0x2814	; 0x2814 <DIO_voidIniPins>
	DIO_voidIniPins(DIOB,DIO_PIN1 ,DIO_INPUT);
    4112:	86 e3       	ldi	r24, 0x36	; 54
    4114:	90 e0       	ldi	r25, 0x00	; 0
    4116:	62 e0       	ldi	r22, 0x02	; 2
    4118:	40 e0       	ldi	r20, 0x00	; 0
    411a:	0e 94 0a 14 	call	0x2814	; 0x2814 <DIO_voidIniPins>
	DIO_voidSetPinsValue(DIOB,DIO_PIN1 ,DIO_HIGH);
    411e:	86 e3       	ldi	r24, 0x36	; 54
    4120:	90 e0       	ldi	r25, 0x00	; 0
    4122:	62 e0       	ldi	r22, 0x02	; 2
    4124:	4f ef       	ldi	r20, 0xFF	; 255
    4126:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>

	  //Pin for the potentiometer input , ADC0 , ADC1>> Temp sensor
	  DIO_voidIniPins(DIOA , DIO_PIN0|DIO_PIN1 , DIO_INPUT);
    412a:	89 e3       	ldi	r24, 0x39	; 57
    412c:	90 e0       	ldi	r25, 0x00	; 0
    412e:	63 e0       	ldi	r22, 0x03	; 3
    4130:	40 e0       	ldi	r20, 0x00	; 0
    4132:	0e 94 0a 14 	call	0x2814	; 0x2814 <DIO_voidIniPins>
	  //for oc2 output
	  DIO_voidIniPins(DIOD, DIO_PIN7 , DIO_OUTPUT);
    4136:	80 e3       	ldi	r24, 0x30	; 48
    4138:	90 e0       	ldi	r25, 0x00	; 0
    413a:	60 e8       	ldi	r22, 0x80	; 128
    413c:	4f ef       	ldi	r20, 0xFF	; 255
    413e:	0e 94 0a 14 	call	0x2814	; 0x2814 <DIO_voidIniPins>

	  DIO_voidIniPins(DIOA , DIO_PIN2|DIO_PIN3| DIO_PIN4| DIO_PIN5 , DIO_OUTPUT);
    4142:	89 e3       	ldi	r24, 0x39	; 57
    4144:	90 e0       	ldi	r25, 0x00	; 0
    4146:	6c e3       	ldi	r22, 0x3C	; 60
    4148:	4f ef       	ldi	r20, 0xFF	; 255
    414a:	0e 94 0a 14 	call	0x2814	; 0x2814 <DIO_voidIniPins>

	  ADC_voidini();
    414e:	0e 94 92 14 	call	0x2924	; 0x2924 <ADC_voidini>
	  ADC_voidEnable();
    4152:	0e 94 ca 14 	call	0x2994	; 0x2994 <ADC_voidEnable>


	  TIM_voidIni(TIM2);
    4156:	82 e0       	ldi	r24, 0x02	; 2
    4158:	0e 94 9d 08 	call	0x113a	; 0x113a <TIM_voidIni>
	  TIM_voidStart(TIM2,TIMS_DIVISION_1024);
    415c:	82 e0       	ldi	r24, 0x02	; 2
    415e:	67 e0       	ldi	r22, 0x07	; 7
    4160:	0e 94 4c 09 	call	0x1298	; 0x1298 <TIM_voidStart>

	while(1){
		if((option != '\0') && (mode != '\0')){
    4164:	80 91 ef 01 	lds	r24, 0x01EF
    4168:	88 23       	and	r24, r24
    416a:	e1 f3       	breq	.-8      	; 0x4164 <main+0x8e>
    416c:	80 91 f0 01 	lds	r24, 0x01F0
    4170:	88 23       	and	r24, r24
    4172:	c1 f3       	breq	.-16     	; 0x4164 <main+0x8e>
				myfun();
    4174:	0e 94 2f 21 	call	0x425e	; 0x425e <myfun>
    4178:	80 e0       	ldi	r24, 0x00	; 0
    417a:	90 e0       	ldi	r25, 0x00	; 0
    417c:	a8 e4       	ldi	r26, 0x48	; 72
    417e:	b3 e4       	ldi	r27, 0x43	; 67
    4180:	8b 87       	std	Y+11, r24	; 0x0b
    4182:	9c 87       	std	Y+12, r25	; 0x0c
    4184:	ad 87       	std	Y+13, r26	; 0x0d
    4186:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4188:	6b 85       	ldd	r22, Y+11	; 0x0b
    418a:	7c 85       	ldd	r23, Y+12	; 0x0c
    418c:	8d 85       	ldd	r24, Y+13	; 0x0d
    418e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4190:	20 e0       	ldi	r18, 0x00	; 0
    4192:	30 e0       	ldi	r19, 0x00	; 0
    4194:	4a ef       	ldi	r20, 0xFA	; 250
    4196:	54 e4       	ldi	r21, 0x44	; 68
    4198:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    419c:	dc 01       	movw	r26, r24
    419e:	cb 01       	movw	r24, r22
    41a0:	8f 83       	std	Y+7, r24	; 0x07
    41a2:	98 87       	std	Y+8, r25	; 0x08
    41a4:	a9 87       	std	Y+9, r26	; 0x09
    41a6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    41a8:	6f 81       	ldd	r22, Y+7	; 0x07
    41aa:	78 85       	ldd	r23, Y+8	; 0x08
    41ac:	89 85       	ldd	r24, Y+9	; 0x09
    41ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    41b0:	20 e0       	ldi	r18, 0x00	; 0
    41b2:	30 e0       	ldi	r19, 0x00	; 0
    41b4:	40 e8       	ldi	r20, 0x80	; 128
    41b6:	5f e3       	ldi	r21, 0x3F	; 63
    41b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    41bc:	88 23       	and	r24, r24
    41be:	2c f4       	brge	.+10     	; 0x41ca <main+0xf4>
		__ticks = 1;
    41c0:	81 e0       	ldi	r24, 0x01	; 1
    41c2:	90 e0       	ldi	r25, 0x00	; 0
    41c4:	9e 83       	std	Y+6, r25	; 0x06
    41c6:	8d 83       	std	Y+5, r24	; 0x05
    41c8:	3f c0       	rjmp	.+126    	; 0x4248 <main+0x172>
	else if (__tmp > 65535)
    41ca:	6f 81       	ldd	r22, Y+7	; 0x07
    41cc:	78 85       	ldd	r23, Y+8	; 0x08
    41ce:	89 85       	ldd	r24, Y+9	; 0x09
    41d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    41d2:	20 e0       	ldi	r18, 0x00	; 0
    41d4:	3f ef       	ldi	r19, 0xFF	; 255
    41d6:	4f e7       	ldi	r20, 0x7F	; 127
    41d8:	57 e4       	ldi	r21, 0x47	; 71
    41da:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    41de:	18 16       	cp	r1, r24
    41e0:	4c f5       	brge	.+82     	; 0x4234 <main+0x15e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41e2:	6b 85       	ldd	r22, Y+11	; 0x0b
    41e4:	7c 85       	ldd	r23, Y+12	; 0x0c
    41e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    41e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    41ea:	20 e0       	ldi	r18, 0x00	; 0
    41ec:	30 e0       	ldi	r19, 0x00	; 0
    41ee:	40 e2       	ldi	r20, 0x20	; 32
    41f0:	51 e4       	ldi	r21, 0x41	; 65
    41f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41f6:	dc 01       	movw	r26, r24
    41f8:	cb 01       	movw	r24, r22
    41fa:	bc 01       	movw	r22, r24
    41fc:	cd 01       	movw	r24, r26
    41fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4202:	dc 01       	movw	r26, r24
    4204:	cb 01       	movw	r24, r22
    4206:	9e 83       	std	Y+6, r25	; 0x06
    4208:	8d 83       	std	Y+5, r24	; 0x05
    420a:	0f c0       	rjmp	.+30     	; 0x422a <main+0x154>
    420c:	88 ec       	ldi	r24, 0xC8	; 200
    420e:	90 e0       	ldi	r25, 0x00	; 0
    4210:	9c 83       	std	Y+4, r25	; 0x04
    4212:	8b 83       	std	Y+3, r24	; 0x03
    4214:	8b 81       	ldd	r24, Y+3	; 0x03
    4216:	9c 81       	ldd	r25, Y+4	; 0x04
    4218:	01 97       	sbiw	r24, 0x01	; 1
    421a:	f1 f7       	brne	.-4      	; 0x4218 <main+0x142>
    421c:	9c 83       	std	Y+4, r25	; 0x04
    421e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4220:	8d 81       	ldd	r24, Y+5	; 0x05
    4222:	9e 81       	ldd	r25, Y+6	; 0x06
    4224:	01 97       	sbiw	r24, 0x01	; 1
    4226:	9e 83       	std	Y+6, r25	; 0x06
    4228:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    422a:	8d 81       	ldd	r24, Y+5	; 0x05
    422c:	9e 81       	ldd	r25, Y+6	; 0x06
    422e:	00 97       	sbiw	r24, 0x00	; 0
    4230:	69 f7       	brne	.-38     	; 0x420c <main+0x136>
    4232:	98 cf       	rjmp	.-208    	; 0x4164 <main+0x8e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4234:	6f 81       	ldd	r22, Y+7	; 0x07
    4236:	78 85       	ldd	r23, Y+8	; 0x08
    4238:	89 85       	ldd	r24, Y+9	; 0x09
    423a:	9a 85       	ldd	r25, Y+10	; 0x0a
    423c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4240:	dc 01       	movw	r26, r24
    4242:	cb 01       	movw	r24, r22
    4244:	9e 83       	std	Y+6, r25	; 0x06
    4246:	8d 83       	std	Y+5, r24	; 0x05
    4248:	8d 81       	ldd	r24, Y+5	; 0x05
    424a:	9e 81       	ldd	r25, Y+6	; 0x06
    424c:	9a 83       	std	Y+2, r25	; 0x02
    424e:	89 83       	std	Y+1, r24	; 0x01
    4250:	89 81       	ldd	r24, Y+1	; 0x01
    4252:	9a 81       	ldd	r25, Y+2	; 0x02
    4254:	01 97       	sbiw	r24, 0x01	; 1
    4256:	f1 f7       	brne	.-4      	; 0x4254 <main+0x17e>
    4258:	9a 83       	std	Y+2, r25	; 0x02
    425a:	89 83       	std	Y+1, r24	; 0x01
    425c:	83 cf       	rjmp	.-250    	; 0x4164 <main+0x8e>

0000425e <myfun>:
			}
	}

}

void myfun(void){
    425e:	df 93       	push	r29
    4260:	cf 93       	push	r28
    4262:	cd b7       	in	r28, 0x3d	; 61
    4264:	de b7       	in	r29, 0x3e	; 62

	LCD_voidClearDisplay();
    4266:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <LCD_voidClearDisplay>

    if(option !='\0' && mode!='\0'){
    426a:	80 91 ef 01 	lds	r24, 0x01EF
    426e:	88 23       	and	r24, r24
    4270:	09 f4       	brne	.+2      	; 0x4274 <myfun+0x16>
    4272:	e7 c0       	rjmp	.+462    	; 0x4442 <myfun+0x1e4>
    4274:	80 91 f0 01 	lds	r24, 0x01F0
    4278:	88 23       	and	r24, r24
    427a:	09 f4       	brne	.+2      	; 0x427e <myfun+0x20>
    427c:	e2 c0       	rjmp	.+452    	; 0x4442 <myfun+0x1e4>

	if(option=='T'){
    427e:	80 91 ef 01 	lds	r24, 0x01EF
    4282:	84 35       	cpi	r24, 0x54	; 84
    4284:	09 f0       	breq	.+2      	; 0x4288 <myfun+0x2a>
    4286:	aa c0       	rjmp	.+340    	; 0x43dc <myfun+0x17e>
	 if(mode=='M'){
    4288:	80 91 f0 01 	lds	r24, 0x01F0
    428c:	8d 34       	cpi	r24, 0x4D	; 77
    428e:	09 f0       	breq	.+2      	; 0x4292 <myfun+0x34>
    4290:	50 c0       	rjmp	.+160    	; 0x4332 <myfun+0xd4>

		   while(1){
		     LCD_voidClearDisplay();
    4292:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <LCD_voidClearDisplay>
		     Poten_Analog=ADC_u16Conversion(ADC0);
    4296:	80 e0       	ldi	r24, 0x00	; 0
    4298:	0e 94 ea 14 	call	0x29d4	; 0x29d4 <ADC_u16Conversion>
    429c:	90 93 03 02 	sts	0x0203, r25
    42a0:	80 93 02 02 	sts	0x0202, r24
		 	 poten_digital=(((f32)Poten_Analog *5)/1024);
    42a4:	80 91 02 02 	lds	r24, 0x0202
    42a8:	90 91 03 02 	lds	r25, 0x0203
    42ac:	cc 01       	movw	r24, r24
    42ae:	a0 e0       	ldi	r26, 0x00	; 0
    42b0:	b0 e0       	ldi	r27, 0x00	; 0
    42b2:	bc 01       	movw	r22, r24
    42b4:	cd 01       	movw	r24, r26
    42b6:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    42ba:	dc 01       	movw	r26, r24
    42bc:	cb 01       	movw	r24, r22
    42be:	bc 01       	movw	r22, r24
    42c0:	cd 01       	movw	r24, r26
    42c2:	20 e0       	ldi	r18, 0x00	; 0
    42c4:	30 e0       	ldi	r19, 0x00	; 0
    42c6:	40 ea       	ldi	r20, 0xA0	; 160
    42c8:	50 e4       	ldi	r21, 0x40	; 64
    42ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42ce:	dc 01       	movw	r26, r24
    42d0:	cb 01       	movw	r24, r22
    42d2:	bc 01       	movw	r22, r24
    42d4:	cd 01       	movw	r24, r26
    42d6:	20 e0       	ldi	r18, 0x00	; 0
    42d8:	30 e0       	ldi	r19, 0x00	; 0
    42da:	40 e8       	ldi	r20, 0x80	; 128
    42dc:	54 e4       	ldi	r21, 0x44	; 68
    42de:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    42e2:	dc 01       	movw	r26, r24
    42e4:	cb 01       	movw	r24, r22
    42e6:	80 93 fd 01 	sts	0x01FD, r24
    42ea:	90 93 fe 01 	sts	0x01FE, r25
    42ee:	a0 93 ff 01 	sts	0x01FF, r26
    42f2:	b0 93 00 02 	sts	0x0200, r27
             LCD_voidwriteString((u8 *)"Manual");
    42f6:	86 e7       	ldi	r24, 0x76	; 118
    42f8:	90 e0       	ldi	r25, 0x00	; 0
    42fa:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
             LCD_voidWriteFloatNumber(poten_digital,2);
    42fe:	80 91 fd 01 	lds	r24, 0x01FD
    4302:	90 91 fe 01 	lds	r25, 0x01FE
    4306:	a0 91 ff 01 	lds	r26, 0x01FF
    430a:	b0 91 00 02 	lds	r27, 0x0200
    430e:	bc 01       	movw	r22, r24
    4310:	cd 01       	movw	r24, r26
    4312:	42 e0       	ldi	r20, 0x02	; 2
    4314:	0e 94 a2 1c 	call	0x3944	; 0x3944 <LCD_voidWriteFloatNumber>
		 	 Motor_Speed_Func_Manual(poten_digital);
    4318:	80 91 fd 01 	lds	r24, 0x01FD
    431c:	90 91 fe 01 	lds	r25, 0x01FE
    4320:	a0 91 ff 01 	lds	r26, 0x01FF
    4324:	b0 91 00 02 	lds	r27, 0x0200
    4328:	bc 01       	movw	r22, r24
    432a:	cd 01       	movw	r24, r26
    432c:	0e 94 24 22 	call	0x4448	; 0x4448 <Motor_Speed_Func_Manual>
    4330:	88 c0       	rjmp	.+272    	; 0x4442 <myfun+0x1e4>
		 	break;
		   }

	 }
	 else if (mode=='A'){
    4332:	80 91 f0 01 	lds	r24, 0x01F0
    4336:	81 34       	cpi	r24, 0x41	; 65
    4338:	09 f0       	breq	.+2      	; 0x433c <myfun+0xde>
    433a:	83 c0       	rjmp	.+262    	; 0x4442 <myfun+0x1e4>

		    LCD_voidClearDisplay();
    433c:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <LCD_voidClearDisplay>
		    while(1){
				Temp_Analog=ADC_u16Conversion(ADC1);
    4340:	81 e0       	ldi	r24, 0x01	; 1
    4342:	0e 94 ea 14 	call	0x29d4	; 0x29d4 <ADC_u16Conversion>
    4346:	90 93 fa 01 	sts	0x01FA, r25
    434a:	80 93 f9 01 	sts	0x01F9, r24
				Temp_digital=(((f32)Temp_Analog *500)/1024);
    434e:	80 91 f9 01 	lds	r24, 0x01F9
    4352:	90 91 fa 01 	lds	r25, 0x01FA
    4356:	cc 01       	movw	r24, r24
    4358:	a0 e0       	ldi	r26, 0x00	; 0
    435a:	b0 e0       	ldi	r27, 0x00	; 0
    435c:	bc 01       	movw	r22, r24
    435e:	cd 01       	movw	r24, r26
    4360:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    4364:	dc 01       	movw	r26, r24
    4366:	cb 01       	movw	r24, r22
    4368:	bc 01       	movw	r22, r24
    436a:	cd 01       	movw	r24, r26
    436c:	20 e0       	ldi	r18, 0x00	; 0
    436e:	30 e0       	ldi	r19, 0x00	; 0
    4370:	4a ef       	ldi	r20, 0xFA	; 250
    4372:	53 e4       	ldi	r21, 0x43	; 67
    4374:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4378:	dc 01       	movw	r26, r24
    437a:	cb 01       	movw	r24, r22
    437c:	bc 01       	movw	r22, r24
    437e:	cd 01       	movw	r24, r26
    4380:	20 e0       	ldi	r18, 0x00	; 0
    4382:	30 e0       	ldi	r19, 0x00	; 0
    4384:	40 e8       	ldi	r20, 0x80	; 128
    4386:	54 e4       	ldi	r21, 0x44	; 68
    4388:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    438c:	dc 01       	movw	r26, r24
    438e:	cb 01       	movw	r24, r22
    4390:	80 93 f5 01 	sts	0x01F5, r24
    4394:	90 93 f6 01 	sts	0x01F6, r25
    4398:	a0 93 f7 01 	sts	0x01F7, r26
    439c:	b0 93 f8 01 	sts	0x01F8, r27
				LCD_voidwriteString((u8 *) "Auto : ");
    43a0:	8d e7       	ldi	r24, 0x7D	; 125
    43a2:	90 e0       	ldi	r25, 0x00	; 0
    43a4:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
				LCD_voidWriteFloatNumber(Temp_digital,2);
    43a8:	80 91 f5 01 	lds	r24, 0x01F5
    43ac:	90 91 f6 01 	lds	r25, 0x01F6
    43b0:	a0 91 f7 01 	lds	r26, 0x01F7
    43b4:	b0 91 f8 01 	lds	r27, 0x01F8
    43b8:	bc 01       	movw	r22, r24
    43ba:	cd 01       	movw	r24, r26
    43bc:	42 e0       	ldi	r20, 0x02	; 2
    43be:	0e 94 a2 1c 	call	0x3944	; 0x3944 <LCD_voidWriteFloatNumber>
				Temp_Automatic_measure( Temp_digital);
    43c2:	80 91 f5 01 	lds	r24, 0x01F5
    43c6:	90 91 f6 01 	lds	r25, 0x01F6
    43ca:	a0 91 f7 01 	lds	r26, 0x01F7
    43ce:	b0 91 f8 01 	lds	r27, 0x01F8
    43d2:	bc 01       	movw	r22, r24
    43d4:	cd 01       	movw	r24, r26
    43d6:	0e 94 48 22 	call	0x4490	; 0x4490 <Temp_Automatic_measure>
    43da:	33 c0       	rjmp	.+102    	; 0x4442 <myfun+0x1e4>
				break;
		    }
	 }

	}
	else if(option=='L'){
    43dc:	80 91 ef 01 	lds	r24, 0x01EF
    43e0:	8c 34       	cpi	r24, 0x4C	; 76
    43e2:	79 f5       	brne	.+94     	; 0x4442 <myfun+0x1e4>
		if(mode=='M'){
    43e4:	80 91 f0 01 	lds	r24, 0x01F0
    43e8:	8d 34       	cpi	r24, 0x4D	; 77
    43ea:	d9 f4       	brne	.+54     	; 0x4422 <myfun+0x1c4>

				   while(1){
				     LCD_voidClearDisplay();
    43ec:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <LCD_voidClearDisplay>

		             LCD_voidwriteString((u8 *)"Manual");
    43f0:	86 e7       	ldi	r24, 0x76	; 118
    43f2:	90 e0       	ldi	r25, 0x00	; 0
    43f4:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
		             if(DIO_u8GetPinsValue(DIOB,DIO_PIN1) == 0){
    43f8:	86 e3       	ldi	r24, 0x36	; 54
    43fa:	90 e0       	ldi	r25, 0x00	; 0
    43fc:	62 e0       	ldi	r22, 0x02	; 2
    43fe:	0e 94 54 14 	call	0x28a8	; 0x28a8 <DIO_u8GetPinsValue>
    4402:	88 23       	and	r24, r24
    4404:	39 f4       	brne	.+14     	; 0x4414 <myfun+0x1b6>
		            	 DIO_voidSetPinsValue(DIOB,DIO_PIN0,DIO_HIGH);
    4406:	86 e3       	ldi	r24, 0x36	; 54
    4408:	90 e0       	ldi	r25, 0x00	; 0
    440a:	61 e0       	ldi	r22, 0x01	; 1
    440c:	4f ef       	ldi	r20, 0xFF	; 255
    440e:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
    4412:	17 c0       	rjmp	.+46     	; 0x4442 <myfun+0x1e4>
		             }else{
		            	 DIO_voidSetPinsValue(DIOB,DIO_PIN0,DIO_LOW);
    4414:	86 e3       	ldi	r24, 0x36	; 54
    4416:	90 e0       	ldi	r25, 0x00	; 0
    4418:	61 e0       	ldi	r22, 0x01	; 1
    441a:	40 e0       	ldi	r20, 0x00	; 0
    441c:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
    4420:	10 c0       	rjmp	.+32     	; 0x4442 <myfun+0x1e4>

				 	break;
				   }

			 }
			 else if (mode=='A'){
    4422:	80 91 f0 01 	lds	r24, 0x01F0
    4426:	81 34       	cpi	r24, 0x41	; 65
    4428:	61 f4       	brne	.+24     	; 0x4442 <myfun+0x1e4>

				    LCD_voidClearDisplay();
    442a:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <LCD_voidClearDisplay>
				    while(1){
				    LCD_voidwriteString((u8 *) "Auto : ");
    442e:	8d e7       	ldi	r24, 0x7D	; 125
    4430:	90 e0       	ldi	r25, 0x00	; 0
    4432:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
				    DIO_voidSetPinsValue(DIOB,DIO_PIN0,DIO_HIGH);
    4436:	86 e3       	ldi	r24, 0x36	; 54
    4438:	90 e0       	ldi	r25, 0x00	; 0
    443a:	61 e0       	ldi	r22, 0x01	; 1
    443c:	4f ef       	ldi	r20, 0xFF	; 255
    443e:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
					 break;
				    }
	}
	}
    }
}
    4442:	cf 91       	pop	r28
    4444:	df 91       	pop	r29
    4446:	08 95       	ret

00004448 <Motor_Speed_Func_Manual>:


void Motor_Speed_Func_Manual(f32 Potentiometer_read){
    4448:	df 93       	push	r29
    444a:	cf 93       	push	r28
    444c:	00 d0       	rcall	.+0      	; 0x444e <Motor_Speed_Func_Manual+0x6>
    444e:	00 d0       	rcall	.+0      	; 0x4450 <Motor_Speed_Func_Manual+0x8>
    4450:	cd b7       	in	r28, 0x3d	; 61
    4452:	de b7       	in	r29, 0x3e	; 62
    4454:	69 83       	std	Y+1, r22	; 0x01
    4456:	7a 83       	std	Y+2, r23	; 0x02
    4458:	8b 83       	std	Y+3, r24	; 0x03
    445a:	9c 83       	std	Y+4, r25	; 0x04
	TIM_voidSetPWMDC(OC2,Potentiometer_read*20);
    445c:	69 81       	ldd	r22, Y+1	; 0x01
    445e:	7a 81       	ldd	r23, Y+2	; 0x02
    4460:	8b 81       	ldd	r24, Y+3	; 0x03
    4462:	9c 81       	ldd	r25, Y+4	; 0x04
    4464:	20 e0       	ldi	r18, 0x00	; 0
    4466:	30 e0       	ldi	r19, 0x00	; 0
    4468:	40 ea       	ldi	r20, 0xA0	; 160
    446a:	51 e4       	ldi	r21, 0x41	; 65
    446c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4470:	dc 01       	movw	r26, r24
    4472:	cb 01       	movw	r24, r22
    4474:	9c 01       	movw	r18, r24
    4476:	ad 01       	movw	r20, r26
    4478:	83 e0       	ldi	r24, 0x03	; 3
    447a:	ba 01       	movw	r22, r20
    447c:	a9 01       	movw	r20, r18
    447e:	0e 94 2d 11 	call	0x225a	; 0x225a <TIM_voidSetPWMDC>
}
    4482:	0f 90       	pop	r0
    4484:	0f 90       	pop	r0
    4486:	0f 90       	pop	r0
    4488:	0f 90       	pop	r0
    448a:	cf 91       	pop	r28
    448c:	df 91       	pop	r29
    448e:	08 95       	ret

00004490 <Temp_Automatic_measure>:


void Temp_Automatic_measure(f32 Temp_read){
    4490:	df 93       	push	r29
    4492:	cf 93       	push	r28
    4494:	cd b7       	in	r28, 0x3d	; 61
    4496:	de b7       	in	r29, 0x3e	; 62
    4498:	66 97       	sbiw	r28, 0x16	; 22
    449a:	0f b6       	in	r0, 0x3f	; 63
    449c:	f8 94       	cli
    449e:	de bf       	out	0x3e, r29	; 62
    44a0:	0f be       	out	0x3f, r0	; 63
    44a2:	cd bf       	out	0x3d, r28	; 61
    44a4:	6f 87       	std	Y+15, r22	; 0x0f
    44a6:	78 8b       	std	Y+16, r23	; 0x10
    44a8:	89 8b       	std	Y+17, r24	; 0x11
    44aa:	9a 8b       	std	Y+18, r25	; 0x12

	if(Temp_read <20){
    44ac:	6f 85       	ldd	r22, Y+15	; 0x0f
    44ae:	78 89       	ldd	r23, Y+16	; 0x10
    44b0:	89 89       	ldd	r24, Y+17	; 0x11
    44b2:	9a 89       	ldd	r25, Y+18	; 0x12
    44b4:	20 e0       	ldi	r18, 0x00	; 0
    44b6:	30 e0       	ldi	r19, 0x00	; 0
    44b8:	40 ea       	ldi	r20, 0xA0	; 160
    44ba:	51 e4       	ldi	r21, 0x41	; 65
    44bc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    44c0:	88 23       	and	r24, r24
    44c2:	04 f5       	brge	.+64     	; 0x4504 <Temp_Automatic_measure+0x74>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN2 ,DIO_HIGH);
    44c4:	89 e3       	ldi	r24, 0x39	; 57
    44c6:	90 e0       	ldi	r25, 0x00	; 0
    44c8:	64 e0       	ldi	r22, 0x04	; 4
    44ca:	4f ef       	ldi	r20, 0xFF	; 255
    44cc:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN3 ,DIO_LOW);
    44d0:	89 e3       	ldi	r24, 0x39	; 57
    44d2:	90 e0       	ldi	r25, 0x00	; 0
    44d4:	68 e0       	ldi	r22, 0x08	; 8
    44d6:	40 e0       	ldi	r20, 0x00	; 0
    44d8:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN4 ,DIO_LOW);
    44dc:	89 e3       	ldi	r24, 0x39	; 57
    44de:	90 e0       	ldi	r25, 0x00	; 0
    44e0:	60 e1       	ldi	r22, 0x10	; 16
    44e2:	40 e0       	ldi	r20, 0x00	; 0
    44e4:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN5 ,DIO_LOW);
    44e8:	89 e3       	ldi	r24, 0x39	; 57
    44ea:	90 e0       	ldi	r25, 0x00	; 0
    44ec:	60 e2       	ldi	r22, 0x20	; 32
    44ee:	40 e0       	ldi	r20, 0x00	; 0
    44f0:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 TIM_voidSetPWMDC(OC2,0);
    44f4:	83 e0       	ldi	r24, 0x03	; 3
    44f6:	40 e0       	ldi	r20, 0x00	; 0
    44f8:	50 e0       	ldi	r21, 0x00	; 0
    44fa:	60 e0       	ldi	r22, 0x00	; 0
    44fc:	70 e0       	ldi	r23, 0x00	; 0
    44fe:	0e 94 2d 11 	call	0x225a	; 0x225a <TIM_voidSetPWMDC>
    4502:	43 c1       	rjmp	.+646    	; 0x478a <Temp_Automatic_measure+0x2fa>
	}
	else if(Temp_read>=20 && Temp_read<40){
    4504:	1e 8a       	std	Y+22, r1	; 0x16
    4506:	6f 85       	ldd	r22, Y+15	; 0x0f
    4508:	78 89       	ldd	r23, Y+16	; 0x10
    450a:	89 89       	ldd	r24, Y+17	; 0x11
    450c:	9a 89       	ldd	r25, Y+18	; 0x12
    450e:	20 e0       	ldi	r18, 0x00	; 0
    4510:	30 e0       	ldi	r19, 0x00	; 0
    4512:	40 ea       	ldi	r20, 0xA0	; 160
    4514:	51 e4       	ldi	r21, 0x41	; 65
    4516:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
    451a:	88 23       	and	r24, r24
    451c:	14 f0       	brlt	.+4      	; 0x4522 <Temp_Automatic_measure+0x92>
    451e:	81 e0       	ldi	r24, 0x01	; 1
    4520:	8e 8b       	std	Y+22, r24	; 0x16
    4522:	81 e0       	ldi	r24, 0x01	; 1
    4524:	9e 89       	ldd	r25, Y+22	; 0x16
    4526:	89 27       	eor	r24, r25
    4528:	88 23       	and	r24, r24
    452a:	09 f0       	breq	.+2      	; 0x452e <Temp_Automatic_measure+0x9e>
    452c:	47 c0       	rjmp	.+142    	; 0x45bc <Temp_Automatic_measure+0x12c>
    452e:	1d 8a       	std	Y+21, r1	; 0x15
    4530:	6f 85       	ldd	r22, Y+15	; 0x0f
    4532:	78 89       	ldd	r23, Y+16	; 0x10
    4534:	89 89       	ldd	r24, Y+17	; 0x11
    4536:	9a 89       	ldd	r25, Y+18	; 0x12
    4538:	20 e0       	ldi	r18, 0x00	; 0
    453a:	30 e0       	ldi	r19, 0x00	; 0
    453c:	40 e2       	ldi	r20, 0x20	; 32
    453e:	52 e4       	ldi	r21, 0x42	; 66
    4540:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4544:	88 23       	and	r24, r24
    4546:	14 f4       	brge	.+4      	; 0x454c <Temp_Automatic_measure+0xbc>
    4548:	81 e0       	ldi	r24, 0x01	; 1
    454a:	8d 8b       	std	Y+21, r24	; 0x15
    454c:	81 e0       	ldi	r24, 0x01	; 1
    454e:	9d 89       	ldd	r25, Y+21	; 0x15
    4550:	89 27       	eor	r24, r25
    4552:	88 23       	and	r24, r24
    4554:	99 f5       	brne	.+102    	; 0x45bc <Temp_Automatic_measure+0x12c>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN2 ,DIO_LOW);
    4556:	89 e3       	ldi	r24, 0x39	; 57
    4558:	90 e0       	ldi	r25, 0x00	; 0
    455a:	64 e0       	ldi	r22, 0x04	; 4
    455c:	40 e0       	ldi	r20, 0x00	; 0
    455e:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN3 ,DIO_HIGH);
    4562:	89 e3       	ldi	r24, 0x39	; 57
    4564:	90 e0       	ldi	r25, 0x00	; 0
    4566:	68 e0       	ldi	r22, 0x08	; 8
    4568:	4f ef       	ldi	r20, 0xFF	; 255
    456a:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN4 ,DIO_LOW);
    456e:	89 e3       	ldi	r24, 0x39	; 57
    4570:	90 e0       	ldi	r25, 0x00	; 0
    4572:	60 e1       	ldi	r22, 0x10	; 16
    4574:	40 e0       	ldi	r20, 0x00	; 0
    4576:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN5 ,DIO_LOW);
    457a:	89 e3       	ldi	r24, 0x39	; 57
    457c:	90 e0       	ldi	r25, 0x00	; 0
    457e:	60 e2       	ldi	r22, 0x20	; 32
    4580:	40 e0       	ldi	r20, 0x00	; 0
    4582:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		TIM_voidSetPWMDC(OC2, (u8)Temp_read+50);
    4586:	6f 85       	ldd	r22, Y+15	; 0x0f
    4588:	78 89       	ldd	r23, Y+16	; 0x10
    458a:	89 89       	ldd	r24, Y+17	; 0x11
    458c:	9a 89       	ldd	r25, Y+18	; 0x12
    458e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4592:	dc 01       	movw	r26, r24
    4594:	cb 01       	movw	r24, r22
    4596:	88 2f       	mov	r24, r24
    4598:	90 e0       	ldi	r25, 0x00	; 0
    459a:	c2 96       	adiw	r24, 0x32	; 50
    459c:	aa 27       	eor	r26, r26
    459e:	97 fd       	sbrc	r25, 7
    45a0:	a0 95       	com	r26
    45a2:	ba 2f       	mov	r27, r26
    45a4:	bc 01       	movw	r22, r24
    45a6:	cd 01       	movw	r24, r26
    45a8:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    45ac:	9b 01       	movw	r18, r22
    45ae:	ac 01       	movw	r20, r24
    45b0:	83 e0       	ldi	r24, 0x03	; 3
    45b2:	ba 01       	movw	r22, r20
    45b4:	a9 01       	movw	r20, r18
    45b6:	0e 94 2d 11 	call	0x225a	; 0x225a <TIM_voidSetPWMDC>
    45ba:	e7 c0       	rjmp	.+462    	; 0x478a <Temp_Automatic_measure+0x2fa>
	}
	else if(Temp_read>40 && Temp_read<50){
    45bc:	1c 8a       	std	Y+20, r1	; 0x14
    45be:	6f 85       	ldd	r22, Y+15	; 0x0f
    45c0:	78 89       	ldd	r23, Y+16	; 0x10
    45c2:	89 89       	ldd	r24, Y+17	; 0x11
    45c4:	9a 89       	ldd	r25, Y+18	; 0x12
    45c6:	20 e0       	ldi	r18, 0x00	; 0
    45c8:	30 e0       	ldi	r19, 0x00	; 0
    45ca:	40 e2       	ldi	r20, 0x20	; 32
    45cc:	52 e4       	ldi	r21, 0x42	; 66
    45ce:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    45d2:	18 16       	cp	r1, r24
    45d4:	14 f4       	brge	.+4      	; 0x45da <Temp_Automatic_measure+0x14a>
    45d6:	81 e0       	ldi	r24, 0x01	; 1
    45d8:	8c 8b       	std	Y+20, r24	; 0x14
    45da:	81 e0       	ldi	r24, 0x01	; 1
    45dc:	9c 89       	ldd	r25, Y+20	; 0x14
    45de:	89 27       	eor	r24, r25
    45e0:	88 23       	and	r24, r24
    45e2:	a1 f5       	brne	.+104    	; 0x464c <Temp_Automatic_measure+0x1bc>
    45e4:	1b 8a       	std	Y+19, r1	; 0x13
    45e6:	6f 85       	ldd	r22, Y+15	; 0x0f
    45e8:	78 89       	ldd	r23, Y+16	; 0x10
    45ea:	89 89       	ldd	r24, Y+17	; 0x11
    45ec:	9a 89       	ldd	r25, Y+18	; 0x12
    45ee:	20 e0       	ldi	r18, 0x00	; 0
    45f0:	30 e0       	ldi	r19, 0x00	; 0
    45f2:	48 e4       	ldi	r20, 0x48	; 72
    45f4:	52 e4       	ldi	r21, 0x42	; 66
    45f6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    45fa:	88 23       	and	r24, r24
    45fc:	14 f4       	brge	.+4      	; 0x4602 <Temp_Automatic_measure+0x172>
    45fe:	81 e0       	ldi	r24, 0x01	; 1
    4600:	8b 8b       	std	Y+19, r24	; 0x13
    4602:	81 e0       	ldi	r24, 0x01	; 1
    4604:	9b 89       	ldd	r25, Y+19	; 0x13
    4606:	89 27       	eor	r24, r25
    4608:	88 23       	and	r24, r24
    460a:	01 f5       	brne	.+64     	; 0x464c <Temp_Automatic_measure+0x1bc>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN2 ,DIO_LOW);
    460c:	89 e3       	ldi	r24, 0x39	; 57
    460e:	90 e0       	ldi	r25, 0x00	; 0
    4610:	64 e0       	ldi	r22, 0x04	; 4
    4612:	40 e0       	ldi	r20, 0x00	; 0
    4614:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN3 ,DIO_LOW);
    4618:	89 e3       	ldi	r24, 0x39	; 57
    461a:	90 e0       	ldi	r25, 0x00	; 0
    461c:	68 e0       	ldi	r22, 0x08	; 8
    461e:	40 e0       	ldi	r20, 0x00	; 0
    4620:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN4 ,DIO_HIGH);
    4624:	89 e3       	ldi	r24, 0x39	; 57
    4626:	90 e0       	ldi	r25, 0x00	; 0
    4628:	60 e1       	ldi	r22, 0x10	; 16
    462a:	4f ef       	ldi	r20, 0xFF	; 255
    462c:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN5 ,DIO_LOW);
    4630:	89 e3       	ldi	r24, 0x39	; 57
    4632:	90 e0       	ldi	r25, 0x00	; 0
    4634:	60 e2       	ldi	r22, 0x20	; 32
    4636:	40 e0       	ldi	r20, 0x00	; 0
    4638:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 TIM_voidSetPWMDC(OC2,90 );
    463c:	83 e0       	ldi	r24, 0x03	; 3
    463e:	40 e0       	ldi	r20, 0x00	; 0
    4640:	50 e0       	ldi	r21, 0x00	; 0
    4642:	64 eb       	ldi	r22, 0xB4	; 180
    4644:	72 e4       	ldi	r23, 0x42	; 66
    4646:	0e 94 2d 11 	call	0x225a	; 0x225a <TIM_voidSetPWMDC>
    464a:	9f c0       	rjmp	.+318    	; 0x478a <Temp_Automatic_measure+0x2fa>
	}
	else if(Temp_read>=50){
    464c:	6f 85       	ldd	r22, Y+15	; 0x0f
    464e:	78 89       	ldd	r23, Y+16	; 0x10
    4650:	89 89       	ldd	r24, Y+17	; 0x11
    4652:	9a 89       	ldd	r25, Y+18	; 0x12
    4654:	20 e0       	ldi	r18, 0x00	; 0
    4656:	30 e0       	ldi	r19, 0x00	; 0
    4658:	48 e4       	ldi	r20, 0x48	; 72
    465a:	52 e4       	ldi	r21, 0x42	; 66
    465c:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
    4660:	88 23       	and	r24, r24
    4662:	0c f4       	brge	.+2      	; 0x4666 <Temp_Automatic_measure+0x1d6>
    4664:	92 c0       	rjmp	.+292    	; 0x478a <Temp_Automatic_measure+0x2fa>
		 LCD_voidSetCursorLocation(1,0);
    4666:	81 e0       	ldi	r24, 0x01	; 1
    4668:	60 e0       	ldi	r22, 0x00	; 0
    466a:	0e 94 c7 1b 	call	0x378e	; 0x378e <LCD_voidSetCursorLocation>
		 LCD_voidwriteString((u8 *)"Emergency State");
    466e:	85 e8       	ldi	r24, 0x85	; 133
    4670:	90 e0       	ldi	r25, 0x00	; 0
    4672:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_voidwriteString>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN2 ,DIO_LOW);
    4676:	89 e3       	ldi	r24, 0x39	; 57
    4678:	90 e0       	ldi	r25, 0x00	; 0
    467a:	64 e0       	ldi	r22, 0x04	; 4
    467c:	40 e0       	ldi	r20, 0x00	; 0
    467e:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN3 ,DIO_LOW);
    4682:	89 e3       	ldi	r24, 0x39	; 57
    4684:	90 e0       	ldi	r25, 0x00	; 0
    4686:	68 e0       	ldi	r22, 0x08	; 8
    4688:	40 e0       	ldi	r20, 0x00	; 0
    468a:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN4 ,DIO_HIGH);
    468e:	89 e3       	ldi	r24, 0x39	; 57
    4690:	90 e0       	ldi	r25, 0x00	; 0
    4692:	60 e1       	ldi	r22, 0x10	; 16
    4694:	4f ef       	ldi	r20, 0xFF	; 255
    4696:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
		 DIO_voidSetPinsValue(DIOA ,DIO_PIN5 ,DIO_HIGH);
    469a:	89 e3       	ldi	r24, 0x39	; 57
    469c:	90 e0       	ldi	r25, 0x00	; 0
    469e:	60 e2       	ldi	r22, 0x20	; 32
    46a0:	4f ef       	ldi	r20, 0xFF	; 255
    46a2:	0e 94 2f 14 	call	0x285e	; 0x285e <DIO_voidSetPinsValue>
    46a6:	80 e0       	ldi	r24, 0x00	; 0
    46a8:	90 e0       	ldi	r25, 0x00	; 0
    46aa:	a0 ea       	ldi	r26, 0xA0	; 160
    46ac:	b1 e4       	ldi	r27, 0x41	; 65
    46ae:	8b 87       	std	Y+11, r24	; 0x0b
    46b0:	9c 87       	std	Y+12, r25	; 0x0c
    46b2:	ad 87       	std	Y+13, r26	; 0x0d
    46b4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    46b6:	6b 85       	ldd	r22, Y+11	; 0x0b
    46b8:	7c 85       	ldd	r23, Y+12	; 0x0c
    46ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    46bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    46be:	20 e0       	ldi	r18, 0x00	; 0
    46c0:	30 e0       	ldi	r19, 0x00	; 0
    46c2:	4a ef       	ldi	r20, 0xFA	; 250
    46c4:	54 e4       	ldi	r21, 0x44	; 68
    46c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46ca:	dc 01       	movw	r26, r24
    46cc:	cb 01       	movw	r24, r22
    46ce:	8f 83       	std	Y+7, r24	; 0x07
    46d0:	98 87       	std	Y+8, r25	; 0x08
    46d2:	a9 87       	std	Y+9, r26	; 0x09
    46d4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    46d6:	6f 81       	ldd	r22, Y+7	; 0x07
    46d8:	78 85       	ldd	r23, Y+8	; 0x08
    46da:	89 85       	ldd	r24, Y+9	; 0x09
    46dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    46de:	20 e0       	ldi	r18, 0x00	; 0
    46e0:	30 e0       	ldi	r19, 0x00	; 0
    46e2:	40 e8       	ldi	r20, 0x80	; 128
    46e4:	5f e3       	ldi	r21, 0x3F	; 63
    46e6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    46ea:	88 23       	and	r24, r24
    46ec:	2c f4       	brge	.+10     	; 0x46f8 <Temp_Automatic_measure+0x268>
		__ticks = 1;
    46ee:	81 e0       	ldi	r24, 0x01	; 1
    46f0:	90 e0       	ldi	r25, 0x00	; 0
    46f2:	9e 83       	std	Y+6, r25	; 0x06
    46f4:	8d 83       	std	Y+5, r24	; 0x05
    46f6:	3f c0       	rjmp	.+126    	; 0x4776 <Temp_Automatic_measure+0x2e6>
	else if (__tmp > 65535)
    46f8:	6f 81       	ldd	r22, Y+7	; 0x07
    46fa:	78 85       	ldd	r23, Y+8	; 0x08
    46fc:	89 85       	ldd	r24, Y+9	; 0x09
    46fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4700:	20 e0       	ldi	r18, 0x00	; 0
    4702:	3f ef       	ldi	r19, 0xFF	; 255
    4704:	4f e7       	ldi	r20, 0x7F	; 127
    4706:	57 e4       	ldi	r21, 0x47	; 71
    4708:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    470c:	18 16       	cp	r1, r24
    470e:	4c f5       	brge	.+82     	; 0x4762 <Temp_Automatic_measure+0x2d2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4710:	6b 85       	ldd	r22, Y+11	; 0x0b
    4712:	7c 85       	ldd	r23, Y+12	; 0x0c
    4714:	8d 85       	ldd	r24, Y+13	; 0x0d
    4716:	9e 85       	ldd	r25, Y+14	; 0x0e
    4718:	20 e0       	ldi	r18, 0x00	; 0
    471a:	30 e0       	ldi	r19, 0x00	; 0
    471c:	40 e2       	ldi	r20, 0x20	; 32
    471e:	51 e4       	ldi	r21, 0x41	; 65
    4720:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4724:	dc 01       	movw	r26, r24
    4726:	cb 01       	movw	r24, r22
    4728:	bc 01       	movw	r22, r24
    472a:	cd 01       	movw	r24, r26
    472c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4730:	dc 01       	movw	r26, r24
    4732:	cb 01       	movw	r24, r22
    4734:	9e 83       	std	Y+6, r25	; 0x06
    4736:	8d 83       	std	Y+5, r24	; 0x05
    4738:	0f c0       	rjmp	.+30     	; 0x4758 <Temp_Automatic_measure+0x2c8>
    473a:	88 ec       	ldi	r24, 0xC8	; 200
    473c:	90 e0       	ldi	r25, 0x00	; 0
    473e:	9c 83       	std	Y+4, r25	; 0x04
    4740:	8b 83       	std	Y+3, r24	; 0x03
    4742:	8b 81       	ldd	r24, Y+3	; 0x03
    4744:	9c 81       	ldd	r25, Y+4	; 0x04
    4746:	01 97       	sbiw	r24, 0x01	; 1
    4748:	f1 f7       	brne	.-4      	; 0x4746 <Temp_Automatic_measure+0x2b6>
    474a:	9c 83       	std	Y+4, r25	; 0x04
    474c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    474e:	8d 81       	ldd	r24, Y+5	; 0x05
    4750:	9e 81       	ldd	r25, Y+6	; 0x06
    4752:	01 97       	sbiw	r24, 0x01	; 1
    4754:	9e 83       	std	Y+6, r25	; 0x06
    4756:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4758:	8d 81       	ldd	r24, Y+5	; 0x05
    475a:	9e 81       	ldd	r25, Y+6	; 0x06
    475c:	00 97       	sbiw	r24, 0x00	; 0
    475e:	69 f7       	brne	.-38     	; 0x473a <Temp_Automatic_measure+0x2aa>
    4760:	14 c0       	rjmp	.+40     	; 0x478a <Temp_Automatic_measure+0x2fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4762:	6f 81       	ldd	r22, Y+7	; 0x07
    4764:	78 85       	ldd	r23, Y+8	; 0x08
    4766:	89 85       	ldd	r24, Y+9	; 0x09
    4768:	9a 85       	ldd	r25, Y+10	; 0x0a
    476a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    476e:	dc 01       	movw	r26, r24
    4770:	cb 01       	movw	r24, r22
    4772:	9e 83       	std	Y+6, r25	; 0x06
    4774:	8d 83       	std	Y+5, r24	; 0x05
    4776:	8d 81       	ldd	r24, Y+5	; 0x05
    4778:	9e 81       	ldd	r25, Y+6	; 0x06
    477a:	9a 83       	std	Y+2, r25	; 0x02
    477c:	89 83       	std	Y+1, r24	; 0x01
    477e:	89 81       	ldd	r24, Y+1	; 0x01
    4780:	9a 81       	ldd	r25, Y+2	; 0x02
    4782:	01 97       	sbiw	r24, 0x01	; 1
    4784:	f1 f7       	brne	.-4      	; 0x4782 <Temp_Automatic_measure+0x2f2>
    4786:	9a 83       	std	Y+2, r25	; 0x02
    4788:	89 83       	std	Y+1, r24	; 0x01
         _delay_ms(20);
	}

}
    478a:	66 96       	adiw	r28, 0x16	; 22
    478c:	0f b6       	in	r0, 0x3f	; 63
    478e:	f8 94       	cli
    4790:	de bf       	out	0x3e, r29	; 62
    4792:	0f be       	out	0x3f, r0	; 63
    4794:	cd bf       	out	0x3d, r28	; 61
    4796:	cf 91       	pop	r28
    4798:	df 91       	pop	r29
    479a:	08 95       	ret

0000479c <__mulsi3>:
    479c:	62 9f       	mul	r22, r18
    479e:	d0 01       	movw	r26, r0
    47a0:	73 9f       	mul	r23, r19
    47a2:	f0 01       	movw	r30, r0
    47a4:	82 9f       	mul	r24, r18
    47a6:	e0 0d       	add	r30, r0
    47a8:	f1 1d       	adc	r31, r1
    47aa:	64 9f       	mul	r22, r20
    47ac:	e0 0d       	add	r30, r0
    47ae:	f1 1d       	adc	r31, r1
    47b0:	92 9f       	mul	r25, r18
    47b2:	f0 0d       	add	r31, r0
    47b4:	83 9f       	mul	r24, r19
    47b6:	f0 0d       	add	r31, r0
    47b8:	74 9f       	mul	r23, r20
    47ba:	f0 0d       	add	r31, r0
    47bc:	65 9f       	mul	r22, r21
    47be:	f0 0d       	add	r31, r0
    47c0:	99 27       	eor	r25, r25
    47c2:	72 9f       	mul	r23, r18
    47c4:	b0 0d       	add	r27, r0
    47c6:	e1 1d       	adc	r30, r1
    47c8:	f9 1f       	adc	r31, r25
    47ca:	63 9f       	mul	r22, r19
    47cc:	b0 0d       	add	r27, r0
    47ce:	e1 1d       	adc	r30, r1
    47d0:	f9 1f       	adc	r31, r25
    47d2:	bd 01       	movw	r22, r26
    47d4:	cf 01       	movw	r24, r30
    47d6:	11 24       	eor	r1, r1
    47d8:	08 95       	ret

000047da <__udivmodsi4>:
    47da:	a1 e2       	ldi	r26, 0x21	; 33
    47dc:	1a 2e       	mov	r1, r26
    47de:	aa 1b       	sub	r26, r26
    47e0:	bb 1b       	sub	r27, r27
    47e2:	fd 01       	movw	r30, r26
    47e4:	0d c0       	rjmp	.+26     	; 0x4800 <__udivmodsi4_ep>

000047e6 <__udivmodsi4_loop>:
    47e6:	aa 1f       	adc	r26, r26
    47e8:	bb 1f       	adc	r27, r27
    47ea:	ee 1f       	adc	r30, r30
    47ec:	ff 1f       	adc	r31, r31
    47ee:	a2 17       	cp	r26, r18
    47f0:	b3 07       	cpc	r27, r19
    47f2:	e4 07       	cpc	r30, r20
    47f4:	f5 07       	cpc	r31, r21
    47f6:	20 f0       	brcs	.+8      	; 0x4800 <__udivmodsi4_ep>
    47f8:	a2 1b       	sub	r26, r18
    47fa:	b3 0b       	sbc	r27, r19
    47fc:	e4 0b       	sbc	r30, r20
    47fe:	f5 0b       	sbc	r31, r21

00004800 <__udivmodsi4_ep>:
    4800:	66 1f       	adc	r22, r22
    4802:	77 1f       	adc	r23, r23
    4804:	88 1f       	adc	r24, r24
    4806:	99 1f       	adc	r25, r25
    4808:	1a 94       	dec	r1
    480a:	69 f7       	brne	.-38     	; 0x47e6 <__udivmodsi4_loop>
    480c:	60 95       	com	r22
    480e:	70 95       	com	r23
    4810:	80 95       	com	r24
    4812:	90 95       	com	r25
    4814:	9b 01       	movw	r18, r22
    4816:	ac 01       	movw	r20, r24
    4818:	bd 01       	movw	r22, r26
    481a:	cf 01       	movw	r24, r30
    481c:	08 95       	ret

0000481e <__prologue_saves__>:
    481e:	2f 92       	push	r2
    4820:	3f 92       	push	r3
    4822:	4f 92       	push	r4
    4824:	5f 92       	push	r5
    4826:	6f 92       	push	r6
    4828:	7f 92       	push	r7
    482a:	8f 92       	push	r8
    482c:	9f 92       	push	r9
    482e:	af 92       	push	r10
    4830:	bf 92       	push	r11
    4832:	cf 92       	push	r12
    4834:	df 92       	push	r13
    4836:	ef 92       	push	r14
    4838:	ff 92       	push	r15
    483a:	0f 93       	push	r16
    483c:	1f 93       	push	r17
    483e:	cf 93       	push	r28
    4840:	df 93       	push	r29
    4842:	cd b7       	in	r28, 0x3d	; 61
    4844:	de b7       	in	r29, 0x3e	; 62
    4846:	ca 1b       	sub	r28, r26
    4848:	db 0b       	sbc	r29, r27
    484a:	0f b6       	in	r0, 0x3f	; 63
    484c:	f8 94       	cli
    484e:	de bf       	out	0x3e, r29	; 62
    4850:	0f be       	out	0x3f, r0	; 63
    4852:	cd bf       	out	0x3d, r28	; 61
    4854:	09 94       	ijmp

00004856 <__epilogue_restores__>:
    4856:	2a 88       	ldd	r2, Y+18	; 0x12
    4858:	39 88       	ldd	r3, Y+17	; 0x11
    485a:	48 88       	ldd	r4, Y+16	; 0x10
    485c:	5f 84       	ldd	r5, Y+15	; 0x0f
    485e:	6e 84       	ldd	r6, Y+14	; 0x0e
    4860:	7d 84       	ldd	r7, Y+13	; 0x0d
    4862:	8c 84       	ldd	r8, Y+12	; 0x0c
    4864:	9b 84       	ldd	r9, Y+11	; 0x0b
    4866:	aa 84       	ldd	r10, Y+10	; 0x0a
    4868:	b9 84       	ldd	r11, Y+9	; 0x09
    486a:	c8 84       	ldd	r12, Y+8	; 0x08
    486c:	df 80       	ldd	r13, Y+7	; 0x07
    486e:	ee 80       	ldd	r14, Y+6	; 0x06
    4870:	fd 80       	ldd	r15, Y+5	; 0x05
    4872:	0c 81       	ldd	r16, Y+4	; 0x04
    4874:	1b 81       	ldd	r17, Y+3	; 0x03
    4876:	aa 81       	ldd	r26, Y+2	; 0x02
    4878:	b9 81       	ldd	r27, Y+1	; 0x01
    487a:	ce 0f       	add	r28, r30
    487c:	d1 1d       	adc	r29, r1
    487e:	0f b6       	in	r0, 0x3f	; 63
    4880:	f8 94       	cli
    4882:	de bf       	out	0x3e, r29	; 62
    4884:	0f be       	out	0x3f, r0	; 63
    4886:	cd bf       	out	0x3d, r28	; 61
    4888:	ed 01       	movw	r28, r26
    488a:	08 95       	ret

0000488c <_exit>:
    488c:	f8 94       	cli

0000488e <__stop_program>:
    488e:	ff cf       	rjmp	.-2      	; 0x488e <__stop_program>
