library ieee;
use ieee.std_logic_1164.all;

entity SerialControl_TB is 
end SerialControl_TB;

architecture behavioral of SerialControl_TB is

component SerialControl is 
port
	(
		-- Input ports
		clk 		: in std_logic;
		enRx 		: in std_logic;
		accept 	: in std_logic;
		eq5	 	: in std_logic;
		reset    : in std_logic;
	
		-- Output ports
		clr		: out std_logic;
		wr			: out std_logic;
		DXval		: out std_logic
	);
end component;

--UUT signals
constant MClk_PERIOD 		: time := 20 ns;
constant MClk_HALF_PERIOD	: time := MClk_PERIOD /2 ;

signal clk_TB, enRx_TB, accept_TB, reset_TB, eq5_TB, clr_TB, wr_TB, DXval_TB: std_logic;

begin

-- UNIT UNDER TEST
UUT: SerialControl port map (clk => clk_TB, enRX => enRX_TB, accept => accept_TB, eq5 => eq5_TB, reset => reset_TB ,
								  clr => clr_TB, wr => wr_TB, DXval => DXval_TB);

clk_gen : process 

begin

clk_tb <= '0';

wait for MClk_HALF_PERIOD;

clk_tb <= '1';

wait for MClk_HALF_PERIOD;

end process;

stimulus : process
begin

-- Reset
Reset_TB <= '1';


wait for MClk_PERIOD;

Reset_TB <= '0';

wait for MClk_PERIOD;

enRX_TB <= '0';

wait for MClk_PERIOD;
wait for MClk_PERIOD;
wait for MClk_PERIOD;
wait for MClk_PERIOD;
wait for MClk_PERIOD;
wait for MClk_PERIOD;

enRX_TB <= '1';
eq5_TB  <= '1';


wait for MClk_PERIOD;


accept_TB <= '1';

wait for MClk_PERIOD;

accept_TB <= '0';

wait for MClk_PERIOD;


wait;

end process;

end behavioral;