Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb 19 01:23:31 2023
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FilterCircuit_timing_summary_routed.rpt -pb FilterCircuit_timing_summary_routed.pb -rpx FilterCircuit_timing_summary_routed.rpx -warn_on_violation
| Design       : FilterCircuit
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  85          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (59)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (59)
-------------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.176        0.000                      0                  582        0.107        0.000                      0                  582        2.970        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
my_clock  {0.000 3.950}        7.900           126.582         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_clock            0.176        0.000                      0                  582        0.107        0.000                      0                  582        2.970        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        my_clock                    
(none)                      my_clock      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_clock
  To Clock:  my_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 Pipeline_Register_module1/Reg3/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 1.924ns (25.008%)  route 5.769ns (74.992%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.540 - 7.900 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.833     5.163    Pipeline_Register_module1/Reg3/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  Pipeline_Register_module1/Reg3/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  Pipeline_Register_module1/Reg3/Q_reg[0]/Q
                         net (fo=24, routed)          0.936     6.555    Pipeline_Register_module1/Reg3/Q[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.148     6.703 r  Pipeline_Register_module1/Reg3/Q[4]_i_8__5/O
                         net (fo=4, routed)           0.635     7.338    Pipeline_Register_module1/Reg3/Q[4]_i_8__5_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.328     7.666 r  Pipeline_Register_module1/Reg3/Q[4]_i_5__7/O
                         net (fo=4, routed)           0.743     8.408    Pipeline_Register_module2/Reg3/Q_reg[6]_1[1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.532 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846     9.378    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.502 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    10.129    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.253 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    10.565    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    10.689 r  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    11.156    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    11.280 r  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    11.576    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    11.700 r  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.324    12.024    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.148 r  Pipeline_Register_module2/Reg3/Q[19]_i_2__0/O
                         net (fo=3, routed)           0.585    12.733    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124    12.857 r  Pipeline_Register_module2/Reg3/Q[17]_i_1__1/O
                         net (fo=1, routed)           0.000    12.857    Pipeline_Register_module2/Reg3/mult_output[2][17]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653    12.540    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[17]/C
                         clock pessimism              0.497    13.037    
                         clock uncertainty           -0.035    13.002    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.031    13.033    Pipeline_Register_module2/Reg3/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 Pipeline_Register_module1/Reg3/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.924ns (25.406%)  route 5.649ns (74.594%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.540 - 7.900 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.833     5.163    Pipeline_Register_module1/Reg3/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  Pipeline_Register_module1/Reg3/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  Pipeline_Register_module1/Reg3/Q_reg[0]/Q
                         net (fo=24, routed)          0.936     6.555    Pipeline_Register_module1/Reg3/Q[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.148     6.703 r  Pipeline_Register_module1/Reg3/Q[4]_i_8__5/O
                         net (fo=4, routed)           0.635     7.338    Pipeline_Register_module1/Reg3/Q[4]_i_8__5_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.328     7.666 r  Pipeline_Register_module1/Reg3/Q[4]_i_5__7/O
                         net (fo=4, routed)           0.743     8.408    Pipeline_Register_module2/Reg3/Q_reg[6]_1[1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.532 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846     9.378    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.502 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    10.129    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.253 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    10.565    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    10.689 r  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    11.156    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    11.280 r  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    11.576    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    11.700 r  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.324    12.024    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.148 r  Pipeline_Register_module2/Reg3/Q[19]_i_2__0/O
                         net (fo=3, routed)           0.464    12.612    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X5Y40          LUT4 (Prop_lut4_I1_O)        0.124    12.736 r  Pipeline_Register_module2/Reg3/Q[18]_i_1__1/O
                         net (fo=1, routed)           0.000    12.736    Pipeline_Register_module2/Reg3/mult_output[2][18]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653    12.540    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[18]/C
                         clock pessimism              0.497    13.037    
                         clock uncertainty           -0.035    13.002    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.031    13.033    Pipeline_Register_module2/Reg3/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 Pipeline_Register_module1/Reg3/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 1.920ns (25.367%)  route 5.649ns (74.633%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.540 - 7.900 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.833     5.163    Pipeline_Register_module1/Reg3/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  Pipeline_Register_module1/Reg3/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  Pipeline_Register_module1/Reg3/Q_reg[0]/Q
                         net (fo=24, routed)          0.936     6.555    Pipeline_Register_module1/Reg3/Q[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.148     6.703 r  Pipeline_Register_module1/Reg3/Q[4]_i_8__5/O
                         net (fo=4, routed)           0.635     7.338    Pipeline_Register_module1/Reg3/Q[4]_i_8__5_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.328     7.666 r  Pipeline_Register_module1/Reg3/Q[4]_i_5__7/O
                         net (fo=4, routed)           0.743     8.408    Pipeline_Register_module2/Reg3/Q_reg[6]_1[1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     8.532 r  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846     9.378    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.502 f  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    10.129    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.253 f  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    10.565    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    10.689 f  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    11.156    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    11.280 f  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    11.576    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    11.700 f  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.324    12.024    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    12.148 f  Pipeline_Register_module2/Reg3/Q[19]_i_2__0/O
                         net (fo=3, routed)           0.464    12.612    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.120    12.732 r  Pipeline_Register_module2/Reg3/Q[19]_i_1__1/O
                         net (fo=1, routed)           0.000    12.732    Pipeline_Register_module2/Reg3/mult_output[2][19]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653    12.540    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[19]/C
                         clock pessimism              0.497    13.037    
                         clock uncertainty           -0.035    13.002    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.075    13.077    Pipeline_Register_module2/Reg3/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 Pipeline_Register_module2/Reg2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Final_Pipeline_Register_no_sat/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 1.892ns (25.454%)  route 5.541ns (74.546%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 12.464 - 7.900 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.835     5.165    Pipeline_Register_module2/Reg2/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.478     5.643 r  Pipeline_Register_module2/Reg2/Q_reg[1]/Q
                         net (fo=4, routed)           0.649     6.293    Pipeline_Register_module2/Reg1/Q_reg[23]_6[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.298     6.591 r  Pipeline_Register_module2/Reg1/Q[4]_i_8__8/O
                         net (fo=4, routed)           0.874     7.465    Pipeline_Register_module2/Reg1/Q[4]_i_8__8_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.589 f  Pipeline_Register_module2/Reg1/Q[3]_i_4/O
                         net (fo=3, routed)           0.816     8.405    Pipeline_Register_module2/Reg1/Q_reg[1]_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.529 r  Pipeline_Register_module2/Reg1/Q[6]_i_2__8/O
                         net (fo=4, routed)           0.327     8.856    Pipeline_Register_module2/Reg3/Q_reg[5]_1
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.980 f  Pipeline_Register_module2/Reg3/Q[15]_i_18__0/O
                         net (fo=1, routed)           0.389     9.369    Pipeline_Register_module2/Reg3/Q[15]_i_18__0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     9.493 r  Pipeline_Register_module2/Reg3/Q[15]_i_14__0/O
                         net (fo=2, routed)           0.529    10.022    Pipeline_Register_module2/Reg3/Q[15]_i_14__0_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.146 f  Pipeline_Register_module2/Reg3/Q[23]_i_20/O
                         net (fo=1, routed)           0.296    10.442    Pipeline_Register_module2/Reg3/Q[23]_i_20_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124    10.566 r  Pipeline_Register_module2/Reg3/Q[23]_i_18/O
                         net (fo=2, routed)           0.434    10.999    Pipeline_Register_module2/Reg3/Q[23]_i_18_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I0_O)        0.124    11.123 r  Pipeline_Register_module2/Reg3/Q[21]_i_10/O
                         net (fo=1, routed)           0.550    11.674    Pipeline_Register_module2/Reg3/Q[21]_i_10_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.124    11.798 r  Pipeline_Register_module2/Reg3/Q[21]_i_5/O
                         net (fo=3, routed)           0.677    12.474    Pipeline_Register_module2/Reg6/Q_reg[21]_1
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.598 r  Pipeline_Register_module2/Reg6/Q[21]_i_1/O
                         net (fo=1, routed)           0.000    12.598    Final_Pipeline_Register_no_sat/D[21]
    SLICE_X8Y45          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.577    12.464    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[21]/C
                         clock pessimism              0.458    12.922    
                         clock uncertainty           -0.035    12.887    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.077    12.964    Final_Pipeline_Register_no_sat/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 Pipeline_Register_module1/Reg2/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module2/Reg2/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.831ns (25.052%)  route 5.478ns (74.948%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.539 - 7.900 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.831     5.161    Pipeline_Register_module1/Reg2/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  Pipeline_Register_module1/Reg2/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     5.580 f  Pipeline_Register_module1/Reg2/Q_reg[5]/Q
                         net (fo=9, routed)           0.859     6.440    Pipeline_Register_module1/Reg2/Q[5]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.296     6.736 f  Pipeline_Register_module1/Reg2/Q[19]_i_13__0/O
                         net (fo=10, routed)          0.625     7.361    Pipeline_Register_module1/Reg2/Q_reg[5]_1
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.124     7.485 r  Pipeline_Register_module1/Reg2/Q[15]_i_16/O
                         net (fo=4, routed)           0.674     8.159    Pipeline_Register_module2/Reg2/Q[15]_i_3__0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.283 r  Pipeline_Register_module2/Reg2/Q[15]_i_7/O
                         net (fo=3, routed)           0.276     8.558    Pipeline_Register_module1/Reg2/Q_reg[15]_1
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  Pipeline_Register_module1/Reg2/Q[15]_i_15__0/O
                         net (fo=3, routed)           0.589     9.271    Pipeline_Register_module1/Reg2/W4[1]_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.124     9.395 r  Pipeline_Register_module1/Reg2/Q[13]_i_4__0/O
                         net (fo=4, routed)           0.555     9.950    Pipeline_Register_module2/Reg2/Q_reg[12]_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.124    10.074 f  Pipeline_Register_module2/Reg2/Q[19]_i_17/O
                         net (fo=1, routed)           0.587    10.661    Pipeline_Register_module2/Reg2/Q[19]_i_17_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.124    10.785 f  Pipeline_Register_module2/Reg2/Q[19]_i_16__0/O
                         net (fo=1, routed)           0.573    11.358    Pipeline_Register_module1/Reg2/Q[19]_i_6_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124    11.482 r  Pipeline_Register_module1/Reg2/Q[19]_i_12/O
                         net (fo=1, routed)           0.297    11.780    Pipeline_Register_module1/Reg2/Q[19]_i_12_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.904 r  Pipeline_Register_module1/Reg2/Q[19]_i_6/O
                         net (fo=2, routed)           0.443    12.346    Pipeline_Register_module2/Reg2/Q_reg[19]_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.470 r  Pipeline_Register_module2/Reg2/Q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    12.470    Pipeline_Register_module2/Reg2/mult_output[1][19]
    SLICE_X3Y37          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.652    12.539    Pipeline_Register_module2/Reg2/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[19]/C
                         clock pessimism              0.497    13.036    
                         clock uncertainty           -0.035    13.001    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.031    13.032    Pipeline_Register_module2/Reg2/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module1/Reg2/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 1.630ns (22.632%)  route 5.572ns (77.368%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 12.537 - 7.900 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.824     5.154    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.299     5.910    FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]_0[2]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.034 f  FSM_Counter/Finite_state_machine/Q[1]_i_2/O
                         net (fo=164, routed)         0.844     6.878    buffer_line/processing_en
    SLICE_X9Y35          LUT4 (Prop_lut4_I1_O)        0.118     6.996 r  buffer_line/Q[6]_i_23/O
                         net (fo=2, routed)           0.921     7.917    buffer_line/Q[6]_i_23_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.326     8.243 f  buffer_line/Q[4]_i_16/O
                         net (fo=2, routed)           0.712     8.955    buffer_line/Q[4]_i_16_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.150     9.105 f  buffer_line/Q[4]_i_6__4/O
                         net (fo=2, routed)           1.231    10.336    buffer_line/Q[4]_i_6__4_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.332    10.668 r  buffer_line/Q[6]_i_2__9/O
                         net (fo=3, routed)           0.829    11.497    buffer_line/Q[6]_i_2__9_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.621 r  buffer_line/Q[6]_i_1__2/O
                         net (fo=1, routed)           0.735    12.357    Pipeline_Register_module1/Reg2/Q_reg[10]_1[6]
    SLICE_X2Y34          FDRE                                         r  Pipeline_Register_module1/Reg2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.650    12.537    Pipeline_Register_module1/Reg2/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  Pipeline_Register_module1/Reg2/Q_reg[6]/C
                         clock pessimism              0.497    13.034    
                         clock uncertainty           -0.035    12.999    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)       -0.031    12.968    Pipeline_Register_module1/Reg2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 Pipeline_Register_module1/Reg2/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module2/Reg2/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.831ns (25.241%)  route 5.423ns (74.759%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 12.537 - 7.900 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.831     5.161    Pipeline_Register_module1/Reg2/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  Pipeline_Register_module1/Reg2/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     5.580 f  Pipeline_Register_module1/Reg2/Q_reg[5]/Q
                         net (fo=9, routed)           0.859     6.440    Pipeline_Register_module1/Reg2/Q[5]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.296     6.736 f  Pipeline_Register_module1/Reg2/Q[19]_i_13__0/O
                         net (fo=10, routed)          0.625     7.361    Pipeline_Register_module1/Reg2/Q_reg[5]_1
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.124     7.485 r  Pipeline_Register_module1/Reg2/Q[15]_i_16/O
                         net (fo=4, routed)           0.322     7.807    Pipeline_Register_module1/Reg2/Q_reg[6]_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.931 r  Pipeline_Register_module1/Reg2/Q[11]_i_13/O
                         net (fo=3, routed)           0.327     8.258    Pipeline_Register_module2/Reg2/Q_reg[11]_2
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  Pipeline_Register_module2/Reg2/Q[9]_i_13/O
                         net (fo=2, routed)           0.616     8.998    Pipeline_Register_module1/Reg2/Q_reg[9]_7
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.124     9.122 f  Pipeline_Register_module1/Reg2/Q[9]_i_3__4/O
                         net (fo=3, routed)           0.821     9.944    Pipeline_Register_module1/Reg2/Q[9]_i_3__4_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I1_O)        0.124    10.068 r  Pipeline_Register_module1/Reg2/Q[11]_i_2/O
                         net (fo=4, routed)           0.687    10.755    Pipeline_Register_module2/Reg2/Q_reg[11]_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I0_O)        0.124    10.879 r  Pipeline_Register_module2/Reg2/Q[13]_i_2/O
                         net (fo=3, routed)           0.328    11.207    Pipeline_Register_module2/Reg2/Q[11]_i_5_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  Pipeline_Register_module2/Reg2/Q[15]_i_4/O
                         net (fo=3, routed)           0.506    11.837    Pipeline_Register_module1/Reg2/Q_reg[15]
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.961 r  Pipeline_Register_module1/Reg2/Q[17]_i_3/O
                         net (fo=2, routed)           0.330    12.291    Pipeline_Register_module1/Reg2/Q[17]_i_3_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124    12.415 r  Pipeline_Register_module1/Reg2/Q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    12.415    Pipeline_Register_module2/Reg2/Q_reg[17]_2[9]
    SLICE_X4Y35          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.650    12.537    Pipeline_Register_module2/Reg2/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[17]/C
                         clock pessimism              0.458    12.995    
                         clock uncertainty           -0.035    12.960    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.079    13.039    Pipeline_Register_module2/Reg2/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 Pipeline_Register_module1/Reg2/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Pipeline_Register_module2/Reg2/Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.831ns (25.273%)  route 5.414ns (74.727%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 12.537 - 7.900 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.831     5.161    Pipeline_Register_module1/Reg2/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  Pipeline_Register_module1/Reg2/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     5.580 f  Pipeline_Register_module1/Reg2/Q_reg[5]/Q
                         net (fo=9, routed)           0.859     6.440    Pipeline_Register_module1/Reg2/Q[5]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.296     6.736 f  Pipeline_Register_module1/Reg2/Q[19]_i_13__0/O
                         net (fo=10, routed)          0.625     7.361    Pipeline_Register_module1/Reg2/Q_reg[5]_1
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.124     7.485 r  Pipeline_Register_module1/Reg2/Q[15]_i_16/O
                         net (fo=4, routed)           0.322     7.807    Pipeline_Register_module1/Reg2/Q_reg[6]_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.931 r  Pipeline_Register_module1/Reg2/Q[11]_i_13/O
                         net (fo=3, routed)           0.327     8.258    Pipeline_Register_module2/Reg2/Q_reg[11]_2
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.124     8.382 r  Pipeline_Register_module2/Reg2/Q[9]_i_13/O
                         net (fo=2, routed)           0.616     8.998    Pipeline_Register_module1/Reg2/Q_reg[9]_7
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.124     9.122 f  Pipeline_Register_module1/Reg2/Q[9]_i_3__4/O
                         net (fo=3, routed)           0.821     9.944    Pipeline_Register_module1/Reg2/Q[9]_i_3__4_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I1_O)        0.124    10.068 r  Pipeline_Register_module1/Reg2/Q[11]_i_2/O
                         net (fo=4, routed)           0.687    10.755    Pipeline_Register_module2/Reg2/Q_reg[11]_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I0_O)        0.124    10.879 r  Pipeline_Register_module2/Reg2/Q[13]_i_2/O
                         net (fo=3, routed)           0.328    11.207    Pipeline_Register_module2/Reg2/Q[11]_i_5_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  Pipeline_Register_module2/Reg2/Q[15]_i_4/O
                         net (fo=3, routed)           0.506    11.837    Pipeline_Register_module1/Reg2/Q_reg[15]
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.961 r  Pipeline_Register_module1/Reg2/Q[17]_i_3/O
                         net (fo=2, routed)           0.321    12.282    Pipeline_Register_module1/Reg2/Q[17]_i_3_n_0
    SLICE_X4Y35          LUT3 (Prop_lut3_I0_O)        0.124    12.406 r  Pipeline_Register_module1/Reg2/Q[16]_i_1/O
                         net (fo=1, routed)           0.000    12.406    Pipeline_Register_module2/Reg2/Q_reg[17]_2[8]
    SLICE_X4Y35          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.650    12.537    Pipeline_Register_module2/Reg2/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[16]/C
                         clock pessimism              0.458    12.995    
                         clock uncertainty           -0.035    12.960    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.081    13.041    Pipeline_Register_module2/Reg2/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 Pipeline_Register_module2/Reg5/Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Final_Pipeline_Register_no_sat/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.879ns (26.142%)  route 5.309ns (73.858%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 12.542 - 7.900 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.752     5.082    Pipeline_Register_module2/Reg5/clk_IBUF_BUFG
    SLICE_X18Y42         FDRE                                         r  Pipeline_Register_module2/Reg5/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Pipeline_Register_module2/Reg5/Q_reg[17]/Q
                         net (fo=3, routed)           1.427     7.027    Pipeline_Register_module2/Reg6/Q[23]_i_9_0[16]
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.156     7.183 r  Pipeline_Register_module2/Reg6/Q[21]_i_13/O
                         net (fo=2, routed)           0.848     8.031    Pipeline_Register_module2/Reg3/Q[21]_i_3_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I3_O)        0.355     8.386 r  Pipeline_Register_module2/Reg3/Q[18]_i_6/O
                         net (fo=2, routed)           0.425     8.811    Pipeline_Register_module2/Reg3/Q[18]_i_6_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.935 f  Pipeline_Register_module2/Reg3/Q[17]_i_6/O
                         net (fo=5, routed)           1.029     9.963    Pipeline_Register_module2/Reg3/Q[17]_i_6_n_0
    SLICE_X4Y44          LUT2 (Prop_lut2_I0_O)        0.150    10.113 r  Pipeline_Register_module2/Reg3/Q[23]_i_17/O
                         net (fo=1, routed)           0.616    10.729    Pipeline_Register_module2/Reg3/Q[23]_i_17_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.328    11.057 r  Pipeline_Register_module2/Reg3/Q[23]_i_13/O
                         net (fo=1, routed)           0.303    11.360    Pipeline_Register_module2/Reg3/Q[23]_i_13_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.484 f  Pipeline_Register_module2/Reg3/Q[23]_i_7/O
                         net (fo=1, routed)           0.283    11.767    Pipeline_Register_module2/Reg1/Q_reg[23]_4
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  Pipeline_Register_module2/Reg1/Q[23]_i_1/O
                         net (fo=2, routed)           0.379    12.270    Final_Pipeline_Register_no_sat/D[22]
    SLICE_X7Y44          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.655    12.542    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[23]/C
                         clock pessimism              0.458    13.000    
                         clock uncertainty           -0.035    12.965    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.047    12.918    Final_Pipeline_Register_no_sat/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 Pipeline_Register_module2/Reg2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            Final_Pipeline_Register_no_sat/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.900ns  (my_clock rise@7.900ns - my_clock rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.892ns (26.220%)  route 5.324ns (73.780%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 12.542 - 7.900 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.835     5.165    Pipeline_Register_module2/Reg2/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  Pipeline_Register_module2/Reg2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.478     5.643 r  Pipeline_Register_module2/Reg2/Q_reg[1]/Q
                         net (fo=4, routed)           0.649     6.293    Pipeline_Register_module2/Reg1/Q_reg[23]_6[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.298     6.591 r  Pipeline_Register_module2/Reg1/Q[4]_i_8__8/O
                         net (fo=4, routed)           0.874     7.465    Pipeline_Register_module2/Reg1/Q[4]_i_8__8_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.589 f  Pipeline_Register_module2/Reg1/Q[3]_i_4/O
                         net (fo=3, routed)           0.816     8.405    Pipeline_Register_module2/Reg1/Q_reg[1]_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.529 r  Pipeline_Register_module2/Reg1/Q[6]_i_2__8/O
                         net (fo=4, routed)           0.327     8.856    Pipeline_Register_module2/Reg3/Q_reg[5]_1
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.980 f  Pipeline_Register_module2/Reg3/Q[15]_i_18__0/O
                         net (fo=1, routed)           0.389     9.369    Pipeline_Register_module2/Reg3/Q[15]_i_18__0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     9.493 r  Pipeline_Register_module2/Reg3/Q[15]_i_14__0/O
                         net (fo=2, routed)           0.529    10.022    Pipeline_Register_module2/Reg3/Q[15]_i_14__0_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.146 f  Pipeline_Register_module2/Reg3/Q[23]_i_20/O
                         net (fo=1, routed)           0.296    10.442    Pipeline_Register_module2/Reg3/Q[23]_i_20_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124    10.566 r  Pipeline_Register_module2/Reg3/Q[23]_i_18/O
                         net (fo=2, routed)           0.434    10.999    Pipeline_Register_module2/Reg3/Q[23]_i_18_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I0_O)        0.124    11.123 r  Pipeline_Register_module2/Reg3/Q[21]_i_10/O
                         net (fo=1, routed)           0.550    11.674    Pipeline_Register_module2/Reg3/Q[21]_i_10_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.124    11.798 r  Pipeline_Register_module2/Reg3/Q[21]_i_5/O
                         net (fo=3, routed)           0.460    12.257    Pipeline_Register_module2/Reg3/Q_reg[16]_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    12.381 r  Pipeline_Register_module2/Reg3/Q[19]_i_1__5/O
                         net (fo=1, routed)           0.000    12.381    Final_Pipeline_Register_no_sat/D[19]
    SLICE_X6Y43          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      7.900     7.900 r  
    U7                                                0.000     7.900 r  clk (IN)
                         net (fo=0)                   0.000     7.900    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.796    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.655    12.542    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[19]/C
                         clock pessimism              0.458    13.000    
                         clock uncertainty           -0.035    12.965    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.081    13.046    Final_Pipeline_Register_no_sat/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  0.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[36][7]_srl32___buffer_line_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.057%)  route 0.165ns (53.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.561    buffer_line/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  buffer_line/buffer1_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  buffer_line/buffer1_reg[4][7]/Q
                         net (fo=3, routed)           0.165     1.867    buffer_line/buffer1_reg[4]_8[7]
    SLICE_X18Y33         SRLC32E                                      r  buffer_line/buffer1_reg[36][7]_srl32___buffer_line_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     2.080    buffer_line/clk_IBUF_BUFG
    SLICE_X18Y33         SRLC32E                                      r  buffer_line/buffer1_reg[36][7]_srl32___buffer_line_buffer1_reg_r_30/CLK
                         clock pessimism             -0.503     1.577    
    SLICE_X18Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.760    buffer_line/buffer1_reg[36][7]_srl32___buffer_line_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[196][1]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[228][1]_srl32___buffer_line_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.425%)  route 0.191ns (57.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.621     1.596    buffer_line/clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  buffer_line/buffer1_reg[196][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.737 r  buffer_line/buffer1_reg[196][1]/Q
                         net (fo=4, routed)           0.191     1.928    buffer_line/buffer1_reg[196]_19[1]
    SLICE_X6Y37          SRLC32E                                      r  buffer_line/buffer1_reg[228][1]_srl32___buffer_line_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.888     2.112    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y37          SRLC32E                                      r  buffer_line/buffer1_reg[228][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
                         clock pessimism             -0.502     1.610    
    SLICE_X6Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.793    buffer_line/buffer1_reg[228][1]_srl32___buffer_line_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[36][1]_srl32___buffer_line_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.042%)  route 0.194ns (57.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.619     1.594    buffer_line/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  buffer_line/buffer1_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.735 r  buffer_line/buffer1_reg[4][1]/Q
                         net (fo=4, routed)           0.194     1.929    buffer_line/buffer1_reg[4]_8[1]
    SLICE_X6Y34          SRLC32E                                      r  buffer_line/buffer1_reg[36][1]_srl32___buffer_line_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.886     2.110    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y34          SRLC32E                                      r  buffer_line/buffer1_reg[36][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
                         clock pessimism             -0.502     1.608    
    SLICE_X6Y34          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.791    buffer_line/buffer1_reg[36][1]_srl32___buffer_line_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[132][7]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[164][7]_srl32___buffer_line_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.676%)  route 0.173ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.566    buffer_line/clk_IBUF_BUFG
    SLICE_X18Y38         FDRE                                         r  buffer_line/buffer1_reg[132][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  buffer_line/buffer1_reg[132][7]/Q
                         net (fo=3, routed)           0.173     1.903    buffer_line/buffer1_reg[132]_15[7]
    SLICE_X18Y36         SRLC32E                                      r  buffer_line/buffer1_reg[164][7]_srl32___buffer_line_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.082    buffer_line/clk_IBUF_BUFG
    SLICE_X18Y36         SRLC32E                                      r  buffer_line/buffer1_reg[164][7]_srl32___buffer_line_buffer1_reg_r_30/CLK
                         clock pessimism             -0.503     1.579    
    SLICE_X18Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.762    buffer_line/buffer1_reg[164][7]_srl32___buffer_line_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[132][0]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[164][0]_srl32___buffer_line_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.203%)  route 0.228ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.568    buffer_line/clk_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  buffer_line/buffer1_reg[132][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  buffer_line/buffer1_reg[132][0]/Q
                         net (fo=6, routed)           0.228     1.937    buffer_line/buffer1_reg[132]_15[0]
    SLICE_X10Y37         SRLC32E                                      r  buffer_line/buffer1_reg[164][0]_srl32___buffer_line_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.083    buffer_line/clk_IBUF_BUFG
    SLICE_X10Y37         SRLC32E                                      r  buffer_line/buffer1_reg[164][0]_srl32___buffer_line_buffer1_reg_r_30/CLK
                         clock pessimism             -0.482     1.601    
    SLICE_X10Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.784    buffer_line/buffer1_reg[164][0]_srl32___buffer_line_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[256][6]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[257][6]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.563    buffer_line/clk_IBUF_BUFG
    SLICE_X19Y33         FDRE                                         r  buffer_line/buffer1_reg[256][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  buffer_line/buffer1_reg[256][6]/Q
                         net (fo=4, routed)           0.110     1.814    buffer_line/buffer1_reg[256]_3[6]
    SLICE_X17Y33         FDRE                                         r  buffer_line/buffer1_reg[257][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     2.080    buffer_line/clk_IBUF_BUFG
    SLICE_X17Y33         FDRE                                         r  buffer_line/buffer1_reg[257][6]/C
                         clock pessimism             -0.503     1.577    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.075     1.652    buffer_line/buffer1_reg[257][6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[192][6]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[193][6]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.564    buffer_line/clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  buffer_line/buffer1_reg[192][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  buffer_line/buffer1_reg[192][6]/Q
                         net (fo=4, routed)           0.109     1.814    buffer_line/buffer1_reg[192]_2[6]
    SLICE_X17Y35         FDRE                                         r  buffer_line/buffer1_reg[193][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.082    buffer_line/clk_IBUF_BUFG
    SLICE_X17Y35         FDRE                                         r  buffer_line/buffer1_reg[193][6]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.070     1.649    buffer_line/buffer1_reg[193][6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[195][3]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[196][3]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.781%)  route 0.126ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.590     1.565    buffer_line/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  buffer_line/buffer1_reg[195][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  buffer_line/buffer1_reg[195][3]/Q
                         net (fo=3, routed)           0.126     1.832    buffer_line/buffer1_reg[195]_18[3]
    SLICE_X8Y34          FDRE                                         r  buffer_line/buffer1_reg[196][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.857     2.081    buffer_line/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  buffer_line/buffer1_reg[196][3]/C
                         clock pessimism             -0.482     1.599    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.059     1.658    buffer_line/buffer1_reg[196][3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[132][1]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[164][1]_srl32___buffer_line_buffer1_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.792%)  route 0.259ns (61.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.592     1.567    buffer_line/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  buffer_line/buffer1_reg[132][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     1.731 r  buffer_line/buffer1_reg[132][1]/Q
                         net (fo=4, routed)           0.259     1.990    buffer_line/buffer1_reg[132]_15[1]
    SLICE_X6Y39          SRLC32E                                      r  buffer_line/buffer1_reg[164][1]_srl32___buffer_line_buffer1_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.890     2.114    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y39          SRLC32E                                      r  buffer_line/buffer1_reg[164][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
                         clock pessimism             -0.482     1.632    
    SLICE_X6Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.815    buffer_line/buffer1_reg[164][1]_srl32___buffer_line_buffer1_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buffer_line/buffer1_reg[255][7]_buffer_line_buffer1_reg_r_57/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            buffer_line/buffer1_reg[256][7]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             my_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clock rise@0.000ns - my_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.563    buffer_line/clk_IBUF_BUFG
    SLICE_X18Y33         FDRE                                         r  buffer_line/buffer1_reg[255][7]_buffer_line_buffer1_reg_r_57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  buffer_line/buffer1_reg[255][7]_buffer_line_buffer1_reg_r_57/Q
                         net (fo=1, routed)           0.083     1.810    buffer_line/buffer1_reg[255][7]_buffer_line_buffer1_reg_r_57_n_0
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.049     1.859 r  buffer_line/buffer1_reg_gate__23/O
                         net (fo=1, routed)           0.000     1.859    buffer_line/buffer1_reg_gate__23_n_0
    SLICE_X19Y33         FDRE                                         r  buffer_line/buffer1_reg[256][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     2.080    buffer_line/clk_IBUF_BUFG
    SLICE_X19Y33         FDRE                                         r  buffer_line/buffer1_reg[256][7]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.107     1.683    buffer_line/buffer1_reg[256][7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock
Waveform(ns):       { 0.000 3.950 }
Period(ns):         7.900
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.900       5.745      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X2Y25    FSM_Counter/Counter/FFT_first/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X2Y25    FSM_Counter/Counter/FFT_second/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X3Y27    FSM_Counter/Counter/forGen[10].FFT_Gen/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X3Y27    FSM_Counter/Counter/forGen[11].FFT_Gen/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X3Y27    FSM_Counter/Counter/forGen[12].FFT_Gen/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X2Y25    FSM_Counter/Counter/forGen[2].FFT_Gen/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X2Y25    FSM_Counter/Counter/forGen[3].FFT_Gen/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X2Y26    FSM_Counter/Counter/forGen[4].FFT_Gen/Q_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.900       6.900      SLICE_X3Y25    FSM_Counter/Counter/forGen[5].FFT_Gen/Q_int_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y37   buffer_line/buffer1_reg[100][0]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y37   buffer_line/buffer1_reg[100][0]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X6Y39    buffer_line/buffer1_reg[100][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X6Y39    buffer_line/buffer1_reg[100][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][2]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][2]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][3]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][3]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X14Y33   buffer_line/buffer1_reg[100][4]_srl32___buffer_line_buffer1_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X14Y33   buffer_line/buffer1_reg[100][4]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y37   buffer_line/buffer1_reg[100][0]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y37   buffer_line/buffer1_reg[100][0]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X6Y39    buffer_line/buffer1_reg[100][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X6Y39    buffer_line/buffer1_reg[100][1]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][2]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][2]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][3]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X10Y35   buffer_line/buffer1_reg[100][3]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X14Y33   buffer_line/buffer1_reg[100][4]_srl32___buffer_line_buffer1_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         3.950       2.970      SLICE_X14Y33   buffer_line/buffer1_reg[100][4]_srl32___buffer_line_buffer1_reg_r_30/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  my_clock
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.953ns  (logic 3.285ns (33.004%)  route 6.668ns (66.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.834     5.164    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.419     5.583 r  Final_Pipeline_Register_no_sat/Q_reg[23]/Q
                         net (fo=1, routed)           6.668    12.252    filtered_pixel_OBUF[22]
    T10                  OBUF (Prop_obuf_I_O)         2.866    15.118 r  filtered_pixel_OBUF[23]_inst/O
                         net (fo=0)                   0.000    15.118    filtered_pixel[23]
    T10                                                               r  filtered_pixel[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.905ns  (logic 3.290ns (33.213%)  route 6.616ns (66.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.835     5.165    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     5.584 r  Final_Pipeline_Register_no_sat/Q_reg[7]/Q
                         net (fo=1, routed)           6.616    12.200    filtered_pixel_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         2.871    15.071 r  filtered_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.071    filtered_pixel[7]
    U17                                                               r  filtered_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.863ns  (logic 3.342ns (33.884%)  route 6.521ns (66.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.835     5.165    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.419     5.584 r  Final_Pipeline_Register_no_sat/Q_reg[10]/Q
                         net (fo=1, routed)           6.521    12.105    filtered_pixel_OBUF[10]
    W14                  OBUF (Prop_obuf_I_O)         2.923    15.028 r  filtered_pixel_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.028    filtered_pixel[10]
    W14                                                               r  filtered_pixel[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 3.235ns (32.862%)  route 6.608ns (67.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.834     5.164    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  Final_Pipeline_Register_no_sat/Q_reg[20]/Q
                         net (fo=1, routed)           6.608    12.291    filtered_pixel_OBUF[20]
    U13                  OBUF (Prop_obuf_I_O)         2.717    15.008 r  filtered_pixel_OBUF[20]_inst/O
                         net (fo=0)                   0.000    15.008    filtered_pixel[20]
    U13                                                               r  filtered_pixel[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 3.168ns (32.287%)  route 6.644ns (67.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.834     5.164    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  Final_Pipeline_Register_no_sat/Q_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           6.644    12.265    lopt
    T12                  OBUF (Prop_obuf_I_O)         2.712    14.977 r  filtered_pixel_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.977    filtered_pixel[22]
    T12                                                               r  filtered_pixel[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 3.183ns (32.630%)  route 6.571ns (67.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.835     5.165    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Final_Pipeline_Register_no_sat/Q_reg[5]/Q
                         net (fo=1, routed)           6.571    12.193    filtered_pixel_OBUF[5]
    W15                  OBUF (Prop_obuf_I_O)         2.727    14.919 r  filtered_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.919    filtered_pixel[5]
    W15                                                               r  filtered_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 3.236ns (33.458%)  route 6.436ns (66.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.834     5.164    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  Final_Pipeline_Register_no_sat/Q_reg[19]/Q
                         net (fo=1, routed)           6.436    12.118    filtered_pixel_OBUF[19]
    V13                  OBUF (Prop_obuf_I_O)         2.718    14.836 r  filtered_pixel_OBUF[19]_inst/O
                         net (fo=0)                   0.000    14.836    filtered_pixel[19]
    V13                                                               r  filtered_pixel[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 3.251ns (33.713%)  route 6.391ns (66.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.835     5.165    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.683 r  Final_Pipeline_Register_no_sat/Q_reg[3]/Q
                         net (fo=1, routed)           6.391    12.075    filtered_pixel_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         2.733    14.807 r  filtered_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.807    filtered_pixel[3]
    U15                                                               r  filtered_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.723ns  (logic 3.237ns (33.289%)  route 6.486ns (66.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.753     5.083    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Final_Pipeline_Register_no_sat/Q_reg[21]/Q
                         net (fo=1, routed)           6.486    12.087    filtered_pixel_OBUF[21]
    U12                  OBUF (Prop_obuf_I_O)         2.719    14.806 r  filtered_pixel_OBUF[21]_inst/O
                         net (fo=0)                   0.000    14.806    filtered_pixel[21]
    U12                                                               r  filtered_pixel[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 3.193ns (33.187%)  route 6.429ns (66.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.836     5.166    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  Final_Pipeline_Register_no_sat/Q_reg[4]/Q
                         net (fo=1, routed)           6.429    12.051    filtered_pixel_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         2.737    14.789 r  filtered_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.789    filtered_pixel[4]
    U14                                                               r  filtered_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            last_elaboration
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.312ns (75.941%)  route 0.416ns (24.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.611     1.586    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.416     2.143    last_elaboration_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.171     3.314 r  last_elaboration_OBUF_inst/O
                         net (fo=0)                   0.000     3.314    last_elaboration
    U10                                                               r  last_elaboration (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            data_valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.363ns (66.779%)  route 0.678ns (33.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.611     1.586    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.199     1.927    FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]_0[4]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.972 r  FSM_Counter/Finite_state_machine/data_valid_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.479     2.450    data_valid_out_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         1.177     3.627 r  data_valid_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.627    data_valid_out
    Y7                                                                r  data_valid_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.372ns (40.733%)  route 1.996ns (59.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.570    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  Final_Pipeline_Register_no_sat/Q_reg[11]/Q
                         net (fo=1, routed)           1.996     3.707    filtered_pixel_OBUF[11]
    Y17                  OBUF (Prop_obuf_I_O)         1.231     4.937 r  filtered_pixel_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.937    filtered_pixel[11]
    Y17                                                               r  filtered_pixel[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.369ns (39.403%)  route 2.105ns (60.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.594     1.569    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.128     1.697 r  Final_Pipeline_Register_no_sat/Q_reg[15]/Q
                         net (fo=1, routed)           2.105     3.802    filtered_pixel_OBUF[15]
    T15                  OBUF (Prop_obuf_I_O)         1.241     5.043 r  filtered_pixel_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.043    filtered_pixel[15]
    T15                                                               r  filtered_pixel[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.532ns  (logic 1.267ns (35.878%)  route 2.265ns (64.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.623     1.598    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.739 r  Final_Pipeline_Register_no_sat/Q_reg[0]/Q
                         net (fo=1, routed)           2.265     4.004    filtered_pixel_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.126     5.130 r  filtered_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.130    filtered_pixel[0]
    N18                                                               r  filtered_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.695ns  (logic 1.397ns (37.802%)  route 2.298ns (62.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.623     1.598    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     1.762 r  Final_Pipeline_Register_no_sat/Q_reg[12]/Q
                         net (fo=1, routed)           2.298     4.061    filtered_pixel_OBUF[12]
    Y16                  OBUF (Prop_obuf_I_O)         1.233     5.293 r  filtered_pixel_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.293    filtered_pixel[12]
    Y16                                                               r  filtered_pixel[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.754ns  (logic 1.308ns (34.841%)  route 2.446ns (65.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.594     1.569    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  Final_Pipeline_Register_no_sat/Q_reg[14]/Q
                         net (fo=1, routed)           2.446     4.156    filtered_pixel_OBUF[14]
    P14                  OBUF (Prop_obuf_I_O)         1.167     5.323 r  filtered_pixel_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.323    filtered_pixel[14]
    P14                                                               r  filtered_pixel[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.798ns  (logic 1.281ns (33.721%)  route 2.517ns (66.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.570    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  Final_Pipeline_Register_no_sat/Q_reg[13]/Q
                         net (fo=1, routed)           2.517     4.228    filtered_pixel_OBUF[13]
    R14                  OBUF (Prop_obuf_I_O)         1.140     5.368 r  filtered_pixel_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.368    filtered_pixel[13]
    R14                                                               r  filtered_pixel[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.803ns  (logic 1.334ns (35.074%)  route 2.469ns (64.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.594     1.569    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  Final_Pipeline_Register_no_sat/Q_reg[16]/Q
                         net (fo=1, routed)           2.469     4.179    filtered_pixel_OBUF[16]
    T14                  OBUF (Prop_obuf_I_O)         1.193     5.372 r  filtered_pixel_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.372    filtered_pixel[16]
    T14                                                               r  filtered_pixel[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_Pipeline_Register_no_sat/Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Destination:            filtered_pixel[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.855ns  (logic 1.374ns (35.650%)  route 2.481ns (64.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.594     1.569    Final_Pipeline_Register_no_sat/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  Final_Pipeline_Register_no_sat/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Final_Pipeline_Register_no_sat/Q_reg[18]/Q
                         net (fo=1, routed)           2.481     4.214    filtered_pixel_OBUF[18]
    V12                  OBUF (Prop_obuf_I_O)         1.210     5.424 r  filtered_pixel_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.424    filtered_pixel[18]
    V12                                                               r  filtered_pixel[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  my_clock

Max Delay           604 Endpoints
Min Delay           604 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 W3[2]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.390ns  (logic 2.198ns (14.280%)  route 13.193ns (85.720%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  W3[2] (IN)
                         net (fo=0)                   0.000     0.000    W3[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  W3_IBUF[2]_inst/O
                         net (fo=3, routed)           6.528     7.486    Pipeline_Register_module2/Reg3/W3_IBUF[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     7.610 r  Pipeline_Register_module2/Reg3/Third_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.258     9.868    Pipeline_Register_module2/Reg3/W3[3]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     9.992 r  Pipeline_Register_module2/Reg3/Q[4]_i_4__4/O
                         net (fo=3, routed)           0.950    10.942    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/partial_product[1][1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    11.066 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846    11.911    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.035 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    12.662    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    13.098    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    13.222 r  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    13.689    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    13.813 r  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    14.109    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.324    14.558    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.682 r  Pipeline_Register_module2/Reg3/Q[19]_i_2__0/O
                         net (fo=3, routed)           0.585    15.266    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124    15.390 r  Pipeline_Register_module2/Reg3/Q[17]_i_1__1/O
                         net (fo=1, routed)           0.000    15.390    Pipeline_Register_module2/Reg3/mult_output[2][17]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653     4.640    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[17]/C

Slack:                    inf
  Source:                 W3[2]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.270ns  (logic 2.198ns (14.393%)  route 13.072ns (85.607%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  W3[2] (IN)
                         net (fo=0)                   0.000     0.000    W3[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  W3_IBUF[2]_inst/O
                         net (fo=3, routed)           6.528     7.486    Pipeline_Register_module2/Reg3/W3_IBUF[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     7.610 r  Pipeline_Register_module2/Reg3/Third_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.258     9.868    Pipeline_Register_module2/Reg3/W3[3]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     9.992 r  Pipeline_Register_module2/Reg3/Q[4]_i_4__4/O
                         net (fo=3, routed)           0.950    10.942    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/partial_product[1][1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    11.066 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846    11.911    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.035 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    12.662    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    13.098    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    13.222 r  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    13.689    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    13.813 r  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    14.109    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.324    14.558    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.682 r  Pipeline_Register_module2/Reg3/Q[19]_i_2__0/O
                         net (fo=3, routed)           0.464    15.146    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X5Y40          LUT4 (Prop_lut4_I1_O)        0.124    15.270 r  Pipeline_Register_module2/Reg3/Q[18]_i_1__1/O
                         net (fo=1, routed)           0.000    15.270    Pipeline_Register_module2/Reg3/mult_output[2][18]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653     4.640    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[18]/C

Slack:                    inf
  Source:                 W3[2]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.266ns  (logic 2.194ns (14.370%)  route 13.072ns (85.630%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  W3[2] (IN)
                         net (fo=0)                   0.000     0.000    W3[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  W3_IBUF[2]_inst/O
                         net (fo=3, routed)           6.528     7.486    Pipeline_Register_module2/Reg3/W3_IBUF[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     7.610 r  Pipeline_Register_module2/Reg3/Third_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.258     9.868    Pipeline_Register_module2/Reg3/W3[3]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     9.992 r  Pipeline_Register_module2/Reg3/Q[4]_i_4__4/O
                         net (fo=3, routed)           0.950    10.942    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/partial_product[1][1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    11.066 r  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846    11.911    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.035 f  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    12.662    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.786 f  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    13.098    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    13.222 f  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    13.689    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    13.813 f  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    14.109    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.233 f  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.324    14.558    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.682 f  Pipeline_Register_module2/Reg3/Q[19]_i_2__0/O
                         net (fo=3, routed)           0.464    15.146    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.120    15.266 r  Pipeline_Register_module2/Reg3/Q[19]_i_1__1/O
                         net (fo=1, routed)           0.000    15.266    Pipeline_Register_module2/Reg3/mult_output[2][19]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653     4.640    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[19]/C

Slack:                    inf
  Source:                 W5[1]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg1/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.839ns  (logic 2.291ns (15.440%)  route 12.548ns (84.560%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  W5[1] (IN)
                         net (fo=0)                   0.000     0.000    W5[1]
    J14                  IBUF (Prop_ibuf_I_O)         1.051     1.051 f  W5_IBUF[1]_inst/O
                         net (fo=30, routed)          6.573     7.624    Pipeline_Register_module2/Reg1/W5_IBUF[1]
    SLICE_X18Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.748 r  Pipeline_Register_module2/Reg1/First_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.507    10.255    Pipeline_Register_module1/Reg1/Q_reg[19]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.379 r  Pipeline_Register_module1/Reg1/Q[10]_i_12__0/O
                         net (fo=3, routed)           0.578    10.957    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/partial_product[1][6]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.081 r  Pipeline_Register_module1/Reg1/Q[10]_i_10__0/O
                         net (fo=2, routed)           0.417    11.498    Pipeline_Register_module1/Reg1/Q[10]_i_10__0_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  Pipeline_Register_module1/Reg1/Q[8]_i_6__2/O
                         net (fo=2, routed)           0.613    12.235    Pipeline_Register_module1/Reg1/Q[8]_i_6__2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  Pipeline_Register_module1/Reg1/Q[10]_i_4__0/O
                         net (fo=3, routed)           0.194    12.553    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.677 r  Pipeline_Register_module1/Reg1/Q[12]_i_4/O
                         net (fo=3, routed)           0.426    13.103    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.227 r  Pipeline_Register_module1/Reg1/Q[14]_i_4/O
                         net (fo=3, routed)           0.456    13.683    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.807 r  Pipeline_Register_module1/Reg1/Q[16]_i_4/O
                         net (fo=3, routed)           0.177    13.984    Pipeline_Register_module2/Reg1/C_internal_15
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  Pipeline_Register_module2/Reg1/Q[19]_i_2/O
                         net (fo=3, routed)           0.607    14.715    Pipeline_Register_module2/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X11Y38         LUT4 (Prop_lut4_I1_O)        0.124    14.839 r  Pipeline_Register_module2/Reg1/Q[18]_i_1/O
                         net (fo=1, routed)           0.000    14.839    Pipeline_Register_module2/Reg1/mult_output[0][18]
    SLICE_X11Y38         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.575     4.562    Pipeline_Register_module2/Reg1/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[18]/C

Slack:                    inf
  Source:                 W5[1]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg1/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.834ns  (logic 2.286ns (15.411%)  route 12.548ns (84.589%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  W5[1] (IN)
                         net (fo=0)                   0.000     0.000    W5[1]
    J14                  IBUF (Prop_ibuf_I_O)         1.051     1.051 f  W5_IBUF[1]_inst/O
                         net (fo=30, routed)          6.573     7.624    Pipeline_Register_module2/Reg1/W5_IBUF[1]
    SLICE_X18Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.748 r  Pipeline_Register_module2/Reg1/First_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.507    10.255    Pipeline_Register_module1/Reg1/Q_reg[19]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.379 r  Pipeline_Register_module1/Reg1/Q[10]_i_12__0/O
                         net (fo=3, routed)           0.578    10.957    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/partial_product[1][6]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.081 r  Pipeline_Register_module1/Reg1/Q[10]_i_10__0/O
                         net (fo=2, routed)           0.417    11.498    Pipeline_Register_module1/Reg1/Q[10]_i_10__0_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.124    11.622 f  Pipeline_Register_module1/Reg1/Q[8]_i_6__2/O
                         net (fo=2, routed)           0.613    12.235    Pipeline_Register_module1/Reg1/Q[8]_i_6__2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.359 f  Pipeline_Register_module1/Reg1/Q[10]_i_4__0/O
                         net (fo=3, routed)           0.194    12.553    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.677 f  Pipeline_Register_module1/Reg1/Q[12]_i_4/O
                         net (fo=3, routed)           0.426    13.103    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.227 f  Pipeline_Register_module1/Reg1/Q[14]_i_4/O
                         net (fo=3, routed)           0.456    13.683    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.807 f  Pipeline_Register_module1/Reg1/Q[16]_i_4/O
                         net (fo=3, routed)           0.177    13.984    Pipeline_Register_module2/Reg1/C_internal_15
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.108 f  Pipeline_Register_module2/Reg1/Q[19]_i_2/O
                         net (fo=3, routed)           0.607    14.715    Pipeline_Register_module2/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.119    14.834 r  Pipeline_Register_module2/Reg1/Q[19]_i_1/O
                         net (fo=1, routed)           0.000    14.834    Pipeline_Register_module2/Reg1/mult_output[0][19]
    SLICE_X11Y38         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.575     4.562    Pipeline_Register_module2/Reg1/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[19]/C

Slack:                    inf
  Source:                 W3[2]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.806ns  (logic 2.074ns (14.006%)  route 12.733ns (85.994%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  W3[2] (IN)
                         net (fo=0)                   0.000     0.000    W3[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  W3_IBUF[2]_inst/O
                         net (fo=3, routed)           6.528     7.486    Pipeline_Register_module2/Reg3/W3_IBUF[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     7.610 r  Pipeline_Register_module2/Reg3/Third_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.258     9.868    Pipeline_Register_module2/Reg3/W3[3]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     9.992 r  Pipeline_Register_module2/Reg3/Q[4]_i_4__4/O
                         net (fo=3, routed)           0.950    10.942    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/partial_product[1][1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    11.066 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846    11.911    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.035 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    12.662    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    13.098    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    13.222 r  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    13.689    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    13.813 r  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    14.109    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.449    14.682    Pipeline_Register_module1/Reg3/C_internal_15_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.124    14.806 r  Pipeline_Register_module1/Reg3/Q[15]_i_1__1/O
                         net (fo=1, routed)           0.000    14.806    Pipeline_Register_module2/Reg3/Q_reg[15]_0[10]
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653     4.640    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[15]/C

Slack:                    inf
  Source:                 W5[1]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg1/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.709ns  (logic 2.291ns (15.576%)  route 12.418ns (84.424%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  W5[1] (IN)
                         net (fo=0)                   0.000     0.000    W5[1]
    J14                  IBUF (Prop_ibuf_I_O)         1.051     1.051 f  W5_IBUF[1]_inst/O
                         net (fo=30, routed)          6.573     7.624    Pipeline_Register_module2/Reg1/W5_IBUF[1]
    SLICE_X18Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.748 r  Pipeline_Register_module2/Reg1/First_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.507    10.255    Pipeline_Register_module1/Reg1/Q_reg[19]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.379 r  Pipeline_Register_module1/Reg1/Q[10]_i_12__0/O
                         net (fo=3, routed)           0.578    10.957    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/partial_product[1][6]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.081 r  Pipeline_Register_module1/Reg1/Q[10]_i_10__0/O
                         net (fo=2, routed)           0.417    11.498    Pipeline_Register_module1/Reg1/Q[10]_i_10__0_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  Pipeline_Register_module1/Reg1/Q[8]_i_6__2/O
                         net (fo=2, routed)           0.613    12.235    Pipeline_Register_module1/Reg1/Q[8]_i_6__2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  Pipeline_Register_module1/Reg1/Q[10]_i_4__0/O
                         net (fo=3, routed)           0.194    12.553    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.677 r  Pipeline_Register_module1/Reg1/Q[12]_i_4/O
                         net (fo=3, routed)           0.426    13.103    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.227 r  Pipeline_Register_module1/Reg1/Q[14]_i_4/O
                         net (fo=3, routed)           0.456    13.683    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.807 r  Pipeline_Register_module1/Reg1/Q[16]_i_4/O
                         net (fo=3, routed)           0.177    13.984    Pipeline_Register_module2/Reg1/C_internal_15
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  Pipeline_Register_module2/Reg1/Q[19]_i_2/O
                         net (fo=3, routed)           0.477    14.585    Pipeline_Register_module2/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_17
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.709 r  Pipeline_Register_module2/Reg1/Q[17]_i_1/O
                         net (fo=1, routed)           0.000    14.709    Pipeline_Register_module2/Reg1/mult_output[0][17]
    SLICE_X11Y38         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.575     4.562    Pipeline_Register_module2/Reg1/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[17]/C

Slack:                    inf
  Source:                 W3[2]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.686ns  (logic 2.074ns (14.121%)  route 12.612ns (85.879%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  W3[2] (IN)
                         net (fo=0)                   0.000     0.000    W3[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  W3_IBUF[2]_inst/O
                         net (fo=3, routed)           6.528     7.486    Pipeline_Register_module2/Reg3/W3_IBUF[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     7.610 r  Pipeline_Register_module2/Reg3/Third_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.258     9.868    Pipeline_Register_module2/Reg3/W3[3]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     9.992 r  Pipeline_Register_module2/Reg3/Q[4]_i_4__4/O
                         net (fo=3, routed)           0.950    10.942    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/partial_product[1][1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    11.066 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846    11.911    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.035 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    12.662    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.312    13.098    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124    13.222 r  Pipeline_Register_module1/Reg3/Q[12]_i_4__0/O
                         net (fo=3, routed)           0.467    13.689    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.124    13.813 r  Pipeline_Register_module1/Reg3/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.296    14.109    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.233 r  Pipeline_Register_module1/Reg3/Q[16]_i_4__0/O
                         net (fo=3, routed)           0.328    14.562    Pipeline_Register_module2/Reg3/C_internal_15_2
    SLICE_X4Y40          LUT5 (Prop_lut5_I2_O)        0.124    14.686 r  Pipeline_Register_module2/Reg3/Q[16]_i_1__2/O
                         net (fo=1, routed)           0.000    14.686    Pipeline_Register_module2/Reg3/mult_output[2][16]
    SLICE_X4Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.653     4.640    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[16]/C

Slack:                    inf
  Source:                 W5[1]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg1/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.387ns  (logic 2.167ns (15.063%)  route 12.220ns (84.937%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  W5[1] (IN)
                         net (fo=0)                   0.000     0.000    W5[1]
    J14                  IBUF (Prop_ibuf_I_O)         1.051     1.051 f  W5_IBUF[1]_inst/O
                         net (fo=30, routed)          6.573     7.624    Pipeline_Register_module2/Reg1/W5_IBUF[1]
    SLICE_X18Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.748 r  Pipeline_Register_module2/Reg1/First_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.507    10.255    Pipeline_Register_module1/Reg1/Q_reg[19]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.379 r  Pipeline_Register_module1/Reg1/Q[10]_i_12__0/O
                         net (fo=3, routed)           0.578    10.957    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/partial_product[1][6]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.124    11.081 r  Pipeline_Register_module1/Reg1/Q[10]_i_10__0/O
                         net (fo=2, routed)           0.417    11.498    Pipeline_Register_module1/Reg1/Q[10]_i_10__0_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  Pipeline_Register_module1/Reg1/Q[8]_i_6__2/O
                         net (fo=2, routed)           0.613    12.235    Pipeline_Register_module1/Reg1/Q[8]_i_6__2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  Pipeline_Register_module1/Reg1/Q[10]_i_4__0/O
                         net (fo=3, routed)           0.194    12.553    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.677 r  Pipeline_Register_module1/Reg1/Q[12]_i_4/O
                         net (fo=3, routed)           0.426    13.103    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_11
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.227 r  Pipeline_Register_module1/Reg1/Q[14]_i_4/O
                         net (fo=3, routed)           0.456    13.683    Pipeline_Register_module1/Reg1/Multipliers/First_Mult/Adder_tree/RCA_multiplier/C_internal_13
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.807 r  Pipeline_Register_module1/Reg1/Q[16]_i_4/O
                         net (fo=3, routed)           0.456    14.263    Pipeline_Register_module1/Reg1/C_internal_15
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124    14.387 r  Pipeline_Register_module1/Reg1/Q[15]_i_1/O
                         net (fo=1, routed)           0.000    14.387    Pipeline_Register_module2/Reg1/D[10]
    SLICE_X11Y37         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.574     4.561    Pipeline_Register_module2/Reg1/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  Pipeline_Register_module2/Reg1/Q_reg[15]/C

Slack:                    inf
  Source:                 W3[2]
                            (input port)
  Destination:            Pipeline_Register_module2/Reg3/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.370ns  (logic 1.702ns (11.843%)  route 12.668ns (88.157%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  W3[2] (IN)
                         net (fo=0)                   0.000     0.000    W3[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  W3_IBUF[2]_inst/O
                         net (fo=3, routed)           6.528     7.486    Pipeline_Register_module2/Reg3/W3_IBUF[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     7.610 r  Pipeline_Register_module2/Reg3/Third_Mult/Booth_enc_gen[1].if_Gen_2.booth_enc/Q[3]_i_2/O
                         net (fo=26, routed)          2.258     9.868    Pipeline_Register_module2/Reg3/W3[3]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     9.992 r  Pipeline_Register_module2/Reg3/Q[4]_i_4__4/O
                         net (fo=3, routed)           0.950    10.942    Pipeline_Register_module2/Reg3/Multipliers/Third_Mult/partial_product[1][1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    11.066 f  Pipeline_Register_module2/Reg3/Q[6]_i_4__4/O
                         net (fo=3, routed)           0.846    11.911    Pipeline_Register_module2/Reg3/Q[6]_i_4__4_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.035 r  Pipeline_Register_module2/Reg3/Q[8]_i_4__0/O
                         net (fo=3, routed)           0.627    12.662    Pipeline_Register_module1/Reg3/C_internal_7_3
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  Pipeline_Register_module1/Reg3/Q[10]_i_4__1/O
                         net (fo=3, routed)           0.853    13.639    Pipeline_Register_module1/Reg3/Multipliers/Third_Mult/Adder_tree/RCA_multiplier/C_internal_9
    SLICE_X7Y42          LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  Pipeline_Register_module1/Reg3/Q[10]_i_1__3/O
                         net (fo=1, routed)           0.607    14.370    Pipeline_Register_module2/Reg3/Q_reg[15]_0[5]
    SLICE_X8Y42          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.576     4.563    Pipeline_Register_module2/Reg3/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  Pipeline_Register_module2/Reg3/Q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.212ns (30.726%)  route 0.478ns (69.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.478     0.691    FSM_Counter/Finite_state_machine/reset_IBUF
    SLICE_X3Y26          FDSE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.878     2.102    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDSE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.212ns (30.726%)  route 0.478ns (69.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.478     0.691    FSM_Counter/Finite_state_machine/reset_IBUF
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.878     2.102    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.212ns (30.726%)  route 0.478ns (69.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.478     0.691    FSM_Counter/Finite_state_machine/reset_IBUF
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.878     2.102    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.287ns (40.181%)  route 0.427ns (59.819%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  START (IN)
                         net (fo=0)                   0.000     0.000    START
    Y8                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  START_IBUF_inst/O
                         net (fo=2, routed)           0.427     0.669    FSM_Counter/Finite_state_machine/START_IBUF
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.045     0.714 r  FSM_Counter/Finite_state_machine/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.714    FSM_Counter/Finite_state_machine/FSM_onehot_state[0]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.878     2.102    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDSE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 read_enable
                            (input port)
  Destination:            FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.304ns (40.319%)  route 0.450ns (59.681%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  read_enable (IN)
                         net (fo=0)                   0.000     0.000    read_enable
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  read_enable_IBUF_inst/O
                         net (fo=10, routed)          0.450     0.708    FSM_Counter/Finite_state_machine/read_enable_IBUF
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.045     0.753 r  FSM_Counter/Finite_state_machine/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.753    FSM_Counter/Finite_state_machine/FSM_onehot_state[1]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.878     2.102    FSM_Counter/Finite_state_machine/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  FSM_Counter/Finite_state_machine/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_line/buffer1_reg_r/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.775%)  route 0.611ns (74.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.611     0.823    buffer_line/reset_IBUF
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.879     2.103    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_line/buffer1_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.775%)  route 0.611ns (74.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.611     0.823    buffer_line/reset_IBUF
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.879     2.103    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r_0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_line/buffer1_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.775%)  route 0.611ns (74.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.611     0.823    buffer_line/reset_IBUF
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.879     2.103    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r_1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_line/buffer1_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.775%)  route 0.611ns (74.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.611     0.823    buffer_line/reset_IBUF
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.879     2.103    buffer_line/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  buffer_line/buffer1_reg_r_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_line/buffer1_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by my_clock  {rise@0.000ns fall@3.950ns period=7.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.775%)  route 0.611ns (74.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  reset_IBUF_inst/O
                         net (fo=465, routed)         0.611     0.823    buffer_line/reset_IBUF
    SLICE_X7Y27          FDRE                                         r  buffer_line/buffer1_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clock rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.879     2.103    buffer_line/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  buffer_line/buffer1_reg_r_3/C





