-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/01/2019 21:25:07"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_level IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	valid : IN std_logic;
	operate : IN std_logic;
	input : IN std_logic_vector(15 DOWNTO 0);
	Rhex0 : BUFFER std_logic_vector(6 DOWNTO 0);
	Rhex1 : BUFFER std_logic_vector(6 DOWNTO 0);
	Rhex2 : BUFFER std_logic_vector(6 DOWNTO 0);
	Rhex3 : BUFFER std_logic_vector(6 DOWNTO 0);
	led_neg : BUFFER std_logic;
	led_zero : BUFFER std_logic;
	led_over : BUFFER std_logic;
	led_endOP : BUFFER std_logic
	);
END top_level;

-- Design Ports Information
-- Rhex0[0]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex0[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex0[2]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex0[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex0[4]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex0[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex0[6]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[0]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex1[6]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex2[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rhex3[6]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_neg	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_zero	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_over	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_endOP	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[3]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[5]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[8]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[9]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[10]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[15]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valid	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operate	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_valid : std_logic;
SIGNAL ww_operate : std_logic;
SIGNAL ww_input : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Rhex0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Rhex1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Rhex2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Rhex3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led_neg : std_logic;
SIGNAL ww_led_zero : std_logic;
SIGNAL ww_led_over : std_logic;
SIGNAL ww_led_endOP : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \partControle|slt_ula[2]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \partControle|slt_reg[2]~5clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Rhex0[0]~output_o\ : std_logic;
SIGNAL \Rhex0[1]~output_o\ : std_logic;
SIGNAL \Rhex0[2]~output_o\ : std_logic;
SIGNAL \Rhex0[3]~output_o\ : std_logic;
SIGNAL \Rhex0[4]~output_o\ : std_logic;
SIGNAL \Rhex0[5]~output_o\ : std_logic;
SIGNAL \Rhex0[6]~output_o\ : std_logic;
SIGNAL \Rhex1[0]~output_o\ : std_logic;
SIGNAL \Rhex1[1]~output_o\ : std_logic;
SIGNAL \Rhex1[2]~output_o\ : std_logic;
SIGNAL \Rhex1[3]~output_o\ : std_logic;
SIGNAL \Rhex1[4]~output_o\ : std_logic;
SIGNAL \Rhex1[5]~output_o\ : std_logic;
SIGNAL \Rhex1[6]~output_o\ : std_logic;
SIGNAL \Rhex2[0]~output_o\ : std_logic;
SIGNAL \Rhex2[1]~output_o\ : std_logic;
SIGNAL \Rhex2[2]~output_o\ : std_logic;
SIGNAL \Rhex2[3]~output_o\ : std_logic;
SIGNAL \Rhex2[4]~output_o\ : std_logic;
SIGNAL \Rhex2[5]~output_o\ : std_logic;
SIGNAL \Rhex2[6]~output_o\ : std_logic;
SIGNAL \Rhex3[0]~output_o\ : std_logic;
SIGNAL \Rhex3[1]~output_o\ : std_logic;
SIGNAL \Rhex3[2]~output_o\ : std_logic;
SIGNAL \Rhex3[3]~output_o\ : std_logic;
SIGNAL \Rhex3[4]~output_o\ : std_logic;
SIGNAL \Rhex3[5]~output_o\ : std_logic;
SIGNAL \Rhex3[6]~output_o\ : std_logic;
SIGNAL \led_neg~output_o\ : std_logic;
SIGNAL \led_zero~output_o\ : std_logic;
SIGNAL \led_over~output_o\ : std_logic;
SIGNAL \led_endOP~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \valid~input_o\ : std_logic;
SIGNAL \partControle|Equal6~4_combout\ : std_logic;
SIGNAL \input[14]~input_o\ : std_logic;
SIGNAL \input[15]~input_o\ : std_logic;
SIGNAL \input[13]~input_o\ : std_logic;
SIGNAL \input[12]~input_o\ : std_logic;
SIGNAL \demux|Mux5~0_combout\ : std_logic;
SIGNAL \partControle|Mux4~17_combout\ : std_logic;
SIGNAL \partControle|Mux4~18_combout\ : std_logic;
SIGNAL \partControle|Mux4~19_combout\ : std_logic;
SIGNAL \demux|Mux2~0_combout\ : std_logic;
SIGNAL \partControle|Mux4~21_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \operate~input_o\ : std_logic;
SIGNAL \partControle|Mux4~20_combout\ : std_logic;
SIGNAL \partControle|Mux4~22_combout\ : std_logic;
SIGNAL \partControle|Mux4~29_combout\ : std_logic;
SIGNAL \partControle|Mux1~8_combout\ : std_logic;
SIGNAL \partControle|Mux1~5_combout\ : std_logic;
SIGNAL \partControle|Mux1~6_combout\ : std_logic;
SIGNAL \partControle|Equal7~4_combout\ : std_logic;
SIGNAL \partControle|Equal7~6_combout\ : std_logic;
SIGNAL \partControle|Equal1~0_combout\ : std_logic;
SIGNAL \partControle|Equal1~1_combout\ : std_logic;
SIGNAL \partControle|Equal0~0_combout\ : std_logic;
SIGNAL \partControle|Equal0~1_combout\ : std_logic;
SIGNAL \partControle|clear~0_combout\ : std_logic;
SIGNAL \partControle|count~0_combout\ : std_logic;
SIGNAL \partControle|count~combout\ : std_logic;
SIGNAL \input[4]~input_o\ : std_logic;
SIGNAL \input[3]~input_o\ : std_logic;
SIGNAL \input[1]~input_o\ : std_logic;
SIGNAL \input[0]~input_o\ : std_logic;
SIGNAL \contador_dec|Add0~0_combout\ : std_logic;
SIGNAL \contador_dec|Add0~2_combout\ : std_logic;
SIGNAL \partControle|clear~combout\ : std_logic;
SIGNAL \partControle|Equal4~0_combout\ : std_logic;
SIGNAL \partControle|Equal5~0_combout\ : std_logic;
SIGNAL \partControle|rd~combout\ : std_logic;
SIGNAL \contador_dec|valor[5]~0_combout\ : std_logic;
SIGNAL \contador_dec|Add0~1\ : std_logic;
SIGNAL \contador_dec|Add0~3_combout\ : std_logic;
SIGNAL \contador_dec|Add0~5_combout\ : std_logic;
SIGNAL \contador_dec|Add0~4\ : std_logic;
SIGNAL \contador_dec|Add0~6_combout\ : std_logic;
SIGNAL \input[2]~input_o\ : std_logic;
SIGNAL \contador_dec|Add0~8_combout\ : std_logic;
SIGNAL \contador_dec|Add0~7\ : std_logic;
SIGNAL \contador_dec|Add0~9_combout\ : std_logic;
SIGNAL \contador_dec|Add0~11_combout\ : std_logic;
SIGNAL \contador_dec|Add0~10\ : std_logic;
SIGNAL \contador_dec|Add0~12_combout\ : std_logic;
SIGNAL \contador_dec|Add0~14_combout\ : std_logic;
SIGNAL \contador_dec|Add0~13\ : std_logic;
SIGNAL \contador_dec|Add0~15_combout\ : std_logic;
SIGNAL \input[5]~input_o\ : std_logic;
SIGNAL \contador_dec|Add0~17_combout\ : std_logic;
SIGNAL \contador_dec|Equal0~0_combout\ : std_logic;
SIGNAL \partControle|Mux4~27_combout\ : std_logic;
SIGNAL \partControle|Mux4~28_combout\ : std_logic;
SIGNAL \partControle|Mux1~7_combout\ : std_logic;
SIGNAL \partControle|Mux2~0_combout\ : std_logic;
SIGNAL \partControle|Mux2~1_combout\ : std_logic;
SIGNAL \partControle|Mux4~23_combout\ : std_logic;
SIGNAL \partControle|Mux4~24_combout\ : std_logic;
SIGNAL \partControle|Mux4~25_combout\ : std_logic;
SIGNAL \partControle|Mux4~26_combout\ : std_logic;
SIGNAL \partControle|Mux3~0_combout\ : std_logic;
SIGNAL \partControle|Mux3~1_combout\ : std_logic;
SIGNAL \partControle|Mux4~14_combout\ : std_logic;
SIGNAL \contador_dec|Equal0~1_combout\ : std_logic;
SIGNAL \partControle|Mux4~15_combout\ : std_logic;
SIGNAL \partControle|Mux4~30_combout\ : std_logic;
SIGNAL \partControle|Mux4~9_combout\ : std_logic;
SIGNAL \partControle|Mux4~10_combout\ : std_logic;
SIGNAL \partControle|Mux4~11_combout\ : std_logic;
SIGNAL \partControle|Mux4~12_combout\ : std_logic;
SIGNAL \partControle|Mux4~13_combout\ : std_logic;
SIGNAL \partControle|Mux4~8_combout\ : std_logic;
SIGNAL \partControle|Mux4~16_combout\ : std_logic;
SIGNAL \partControle|Mux0~4_combout\ : std_logic;
SIGNAL \partControle|Mux0~7_combout\ : std_logic;
SIGNAL \partControle|Mux0~5_combout\ : std_logic;
SIGNAL \partControle|Mux0~6_combout\ : std_logic;
SIGNAL \partControle|Equal7~5_combout\ : std_logic;
SIGNAL \partControle|Equal15~0_combout\ : std_logic;
SIGNAL \partControle|s_mux~combout\ : std_logic;
SIGNAL \demux|Mux0~0_combout\ : std_logic;
SIGNAL \partControle|slt_ula[1]~2_combout\ : std_logic;
SIGNAL \partControle|slt_ula[2]~1_combout\ : std_logic;
SIGNAL \partControle|slt_ula[2]~1clkctrl_outclk\ : std_logic;
SIGNAL \partControle|slt_ula[2]~3_combout\ : std_logic;
SIGNAL \partControle|ld_B~4_combout\ : std_logic;
SIGNAL \partControle|ld_B~5_combout\ : std_logic;
SIGNAL \partControle|ld_B~6_combout\ : std_logic;
SIGNAL \partControle|ld_B~combout\ : std_logic;
SIGNAL \partControle|Equal6~5_combout\ : std_logic;
SIGNAL \partControle|Equal6~6_combout\ : std_logic;
SIGNAL \partControle|Equal3~4_combout\ : std_logic;
SIGNAL \partControle|c_mux~0_combout\ : std_logic;
SIGNAL \partControle|c_mux~combout\ : std_logic;
SIGNAL \input[11]~input_o\ : std_logic;
SIGNAL \partControle|slt_reg[2]~8_combout\ : std_logic;
SIGNAL \partControle|ld_A~8_combout\ : std_logic;
SIGNAL \input[8]~input_o\ : std_logic;
SIGNAL \partControle|slt_reg[2]~9_combout\ : std_logic;
SIGNAL \partControle|slt_reg[2]~3_combout\ : std_logic;
SIGNAL \partControle|Equal9~4_combout\ : std_logic;
SIGNAL \partControle|Equal11~0_combout\ : std_logic;
SIGNAL \partControle|Equal10~4_combout\ : std_logic;
SIGNAL \partControle|ld_A~9_combout\ : std_logic;
SIGNAL \partControle|ld_A~3_combout\ : std_logic;
SIGNAL \partControle|ld_A~4_combout\ : std_logic;
SIGNAL \partControle|slt_reg[2]~4_combout\ : std_logic;
SIGNAL \partControle|slt_reg[2]~5_combout\ : std_logic;
SIGNAL \partControle|slt_reg[2]~5clkctrl_outclk\ : std_logic;
SIGNAL \partControle|vd_mux~0_combout\ : std_logic;
SIGNAL \partControle|vd_mux~combout\ : std_logic;
SIGNAL \partControle|r_mux~8_combout\ : std_logic;
SIGNAL \partControle|r_mux~6_combout\ : std_logic;
SIGNAL \partControle|r_mux~7_combout\ : std_logic;
SIGNAL \partControle|r_mux~9_combout\ : std_logic;
SIGNAL \partControle|r_mux~combout\ : std_logic;
SIGNAL \demux|Mux1~0_combout\ : std_logic;
SIGNAL \partControle|slt_ula[0]~0_combout\ : std_logic;
SIGNAL \ula1|des~0_combout\ : std_logic;
SIGNAL \partControle|ld_A~2_combout\ : std_logic;
SIGNAL \partControle|ld_A~5_combout\ : std_logic;
SIGNAL \partControle|ld_A~6_combout\ : std_logic;
SIGNAL \partControle|ld_A~7_combout\ : std_logic;
SIGNAL \partControle|ld_A~combout\ : std_logic;
SIGNAL \banco_regs_i[13]~98_combout\ : std_logic;
SIGNAL \partControle|Equal3~5_combout\ : std_logic;
SIGNAL \input[9]~input_o\ : std_logic;
SIGNAL \partControle|slt_reg[0]~0_combout\ : std_logic;
SIGNAL \input[6]~input_o\ : std_logic;
SIGNAL \partControle|slt_reg[0]~1_combout\ : std_logic;
SIGNAL \partControle|slt_reg[0]~2_combout\ : std_logic;
SIGNAL \partControle|wren~2_combout\ : std_logic;
SIGNAL \partControle|wren~4_combout\ : std_logic;
SIGNAL \partControle|wren~combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \reg_B|q~16_combout\ : std_logic;
SIGNAL \reg_B|q[0]~1_combout\ : std_logic;
SIGNAL \reg_A|q~0_combout\ : std_logic;
SIGNAL \reg_A|q[5]~1_combout\ : std_logic;
SIGNAL \reg_A_plus_const[0]~0_combout\ : std_logic;
SIGNAL \reg_A_plus_const[0]~1\ : std_logic;
SIGNAL \reg_A_plus_const[1]~2_combout\ : std_logic;
SIGNAL \reg_A|q~3_combout\ : std_logic;
SIGNAL \reg_A_plus_const[1]~3\ : std_logic;
SIGNAL \reg_A_plus_const[2]~4_combout\ : std_logic;
SIGNAL \input[7]~input_o\ : std_logic;
SIGNAL \input[10]~input_o\ : std_logic;
SIGNAL \partControle|slt_reg[1]~6_combout\ : std_logic;
SIGNAL \partControle|slt_reg[1]~7_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \reg_B|q~4_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \reg_A_plus_const[2]~5\ : std_logic;
SIGNAL \reg_A_plus_const[3]~7\ : std_logic;
SIGNAL \reg_A_plus_const[4]~9\ : std_logic;
SIGNAL \reg_A_plus_const[5]~10_combout\ : std_logic;
SIGNAL \reg_A_plus_const[5]~11\ : std_logic;
SIGNAL \reg_A_plus_const[6]~12_combout\ : std_logic;
SIGNAL \reg_A|q~8_combout\ : std_logic;
SIGNAL \reg_A_plus_const[6]~13\ : std_logic;
SIGNAL \reg_A_plus_const[7]~14_combout\ : std_logic;
SIGNAL \reg_A|q~9_combout\ : std_logic;
SIGNAL \reg_A_plus_const[7]~15\ : std_logic;
SIGNAL \reg_A_plus_const[8]~16_combout\ : std_logic;
SIGNAL \reg_B|q~10_combout\ : std_logic;
SIGNAL \reg_B|q~11_combout\ : std_logic;
SIGNAL \ula1|l10|Yi~0_combout\ : std_logic;
SIGNAL \ula1|l10|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l10|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l9|Yi~0_combout\ : std_logic;
SIGNAL \ula1|l9|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l9|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l8|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l8|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l7|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l7|Xi~4_combout\ : std_logic;
SIGNAL \reg_B|q~7_combout\ : std_logic;
SIGNAL \ula1|l6|Yi~0_combout\ : std_logic;
SIGNAL \reg_B|q~6_combout\ : std_logic;
SIGNAL \ula1|l5|Yi~0_combout\ : std_logic;
SIGNAL \reg_B|q~5_combout\ : std_logic;
SIGNAL \ula1|l4|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l4|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l4|Yi~0_combout\ : std_logic;
SIGNAL \ula1|l3|Yi~0_combout\ : std_logic;
SIGNAL \ula1|l3|Xi~2_combout\ : std_logic;
SIGNAL \ula1|l3|Xi~3_combout\ : std_logic;
SIGNAL \ula1|o3|cout~0_combout\ : std_logic;
SIGNAL \ula1|o4|cout~0_combout\ : std_logic;
SIGNAL \ula1|o5|cout~0_combout\ : std_logic;
SIGNAL \ula1|o6|cout~0_combout\ : std_logic;
SIGNAL \ula1|o7|cout~0_combout\ : std_logic;
SIGNAL \ula1|o8|cout~0_combout\ : std_logic;
SIGNAL \ula1|o9|cout~0_combout\ : std_logic;
SIGNAL \ula1|o10|s~combout\ : std_logic;
SIGNAL \ula1|o9|s~combout\ : std_logic;
SIGNAL \reg_A|q~12_combout\ : std_logic;
SIGNAL \reg_A_plus_const[8]~17\ : std_logic;
SIGNAL \reg_A_plus_const[9]~19\ : std_logic;
SIGNAL \reg_A_plus_const[10]~21\ : std_logic;
SIGNAL \reg_A_plus_const[11]~22_combout\ : std_logic;
SIGNAL \reg_B|q~13_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \banco_regs_i[12]~87_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \banco_regs_i[12]~88_combout\ : std_logic;
SIGNAL \banco_regs_i[12]~89_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \banco_regs_i[12]~84_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \banco_regs_i[12]~85_combout\ : std_logic;
SIGNAL \banco_regs_i[12]~86_combout\ : std_logic;
SIGNAL \ula1|shift|Mux4~0_combout\ : std_logic;
SIGNAL \reg_B|q~14_combout\ : std_logic;
SIGNAL \ula1|l13|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l13|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l13|Yi~0_combout\ : std_logic;
SIGNAL \ula1|l12|Yi~0_combout\ : std_logic;
SIGNAL \ula1|l12|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l12|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l11|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l11|Xi~4_combout\ : std_logic;
SIGNAL \ula1|o10|cout~0_combout\ : std_logic;
SIGNAL \ula1|o11|cout~0_combout\ : std_logic;
SIGNAL \ula1|o12|cout~0_combout\ : std_logic;
SIGNAL \ula1|o13|s~combout\ : std_logic;
SIGNAL \ula1|o12|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux3~0_combout\ : std_logic;
SIGNAL \ula1|shift|Mux3~1_combout\ : std_logic;
SIGNAL \banco_regs_i[12]~90_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~24_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][12]~feeder_combout\ : std_logic;
SIGNAL \partControle|wr~4_combout\ : std_logic;
SIGNAL \partControle|wren~3_combout\ : std_logic;
SIGNAL \partControle|comb~0_combout\ : std_logic;
SIGNAL \partControle|wr~2_combout\ : std_logic;
SIGNAL \partControle|wr~5_combout\ : std_logic;
SIGNAL \partControle|comb~1_combout\ : std_logic;
SIGNAL \partControle|wr~combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][4]~2_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][4]~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][12]~q\ : std_logic;
SIGNAL \banco_reg|Decoder0~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[7][14]~7_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[7][12]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][12]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|Decoder0~0_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[4][8]~6_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[4][12]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][12]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][6]~4_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][6]~5_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][12]~q\ : std_logic;
SIGNAL \banco_reg|Mux3~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux3~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[0][10]~10_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][3]~12_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][12]~q\ : std_logic;
SIGNAL \banco_reg|Decoder0~2_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][3]~8_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][12]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][10]~11_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[0][12]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][12]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|Decoder0~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][7]~9_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][12]~q\ : std_logic;
SIGNAL \banco_reg|Mux3~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux3~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux3~4_combout\ : std_logic;
SIGNAL \reg_A|q~13_combout\ : std_logic;
SIGNAL \reg_A_plus_const[11]~23\ : std_logic;
SIGNAL \reg_A_plus_const[12]~24_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \banco_regs_i[11]~80_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \banco_regs_i[11]~81_combout\ : std_logic;
SIGNAL \banco_regs_i[11]~82_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \banco_regs_i[11]~78_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \banco_regs_i[11]~77_combout\ : std_logic;
SIGNAL \banco_regs_i[11]~79_combout\ : std_logic;
SIGNAL \ula1|shift|Mux4~1_combout\ : std_logic;
SIGNAL \ula1|shift|Mux4~2_combout\ : std_logic;
SIGNAL \banco_regs_i[11]~83_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~23_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][11]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[3][11]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][11]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[0][11]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][11]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][11]~q\ : std_logic;
SIGNAL \banco_reg|Mux4~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux4~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][11]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][11]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][11]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][11]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[4][11]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][11]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][11]~q\ : std_logic;
SIGNAL \banco_reg|Mux4~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux4~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux4~4_combout\ : std_logic;
SIGNAL \reg_B|q~12_combout\ : std_logic;
SIGNAL \ula1|l11|Yi~0_combout\ : std_logic;
SIGNAL \ula1|o11|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux5~4_combout\ : std_logic;
SIGNAL \ula1|shift|Mux5~6_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \banco_regs_i[10]~74_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \banco_regs_i[10]~73_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \banco_regs_i[10]~71_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \banco_regs_i[10]~70_combout\ : std_logic;
SIGNAL \banco_regs_i[10]~72_combout\ : std_logic;
SIGNAL \banco_regs_i[10]~75_combout\ : std_logic;
SIGNAL \banco_regs_i[10]~76_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~22_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][10]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][10]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][10]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][10]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[0][10]~q\ : std_logic;
SIGNAL \banco_reg|Mux5~2_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][10]~q\ : std_logic;
SIGNAL \banco_reg|Mux5~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][10]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][10]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][10]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][10]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][10]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][10]~q\ : std_logic;
SIGNAL \banco_reg|Mux5~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux5~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux5~4_combout\ : std_logic;
SIGNAL \reg_A|q~11_combout\ : std_logic;
SIGNAL \reg_A_plus_const[10]~20_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \banco_regs_i[9]~66_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \banco_regs_i[9]~67_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \banco_regs_i[9]~63_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \banco_regs_i[9]~64_combout\ : std_logic;
SIGNAL \banco_regs_i[9]~65_combout\ : std_logic;
SIGNAL \banco_regs_i[9]~68_combout\ : std_logic;
SIGNAL \ula1|shift|Mux6~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux6~3_combout\ : std_logic;
SIGNAL \banco_regs_i[9]~69_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~21_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][9]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][9]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][9]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][9]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][9]~q\ : std_logic;
SIGNAL \banco_reg|Mux6~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux6~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][9]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][9]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][9]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][9]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][9]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][9]~q\ : std_logic;
SIGNAL \banco_reg|Mux6~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux6~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux6~4_combout\ : std_logic;
SIGNAL \reg_A|q~10_combout\ : std_logic;
SIGNAL \reg_A_plus_const[9]~18_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \banco_regs_i[8]~59_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \banco_regs_i[8]~60_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \banco_regs_i[8]~57_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \banco_regs_i[8]~56_combout\ : std_logic;
SIGNAL \banco_regs_i[8]~58_combout\ : std_logic;
SIGNAL \banco_regs_i[8]~61_combout\ : std_logic;
SIGNAL \ula1|shift|Mux7~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux7~3_combout\ : std_logic;
SIGNAL \banco_regs_i[8]~62_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~20_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][8]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[3][8]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][8]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][8]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][8]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[0][8]~q\ : std_logic;
SIGNAL \banco_reg|Mux7~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux7~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][8]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][8]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][8]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][8]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][8]~q\ : std_logic;
SIGNAL \banco_reg|Mux7~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux7~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux7~4_combout\ : std_logic;
SIGNAL \reg_B|q~9_combout\ : std_logic;
SIGNAL \ula1|l8|Yi~0_combout\ : std_logic;
SIGNAL \ula1|o8|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux8~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux8~3_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \banco_regs_i[7]~53_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \banco_regs_i[7]~52_combout\ : std_logic;
SIGNAL \banco_regs_i[7]~54_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \banco_regs_i[7]~49_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \banco_regs_i[7]~50_combout\ : std_logic;
SIGNAL \banco_regs_i[7]~51_combout\ : std_logic;
SIGNAL \banco_regs_i[7]~55_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~19_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][7]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][7]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][7]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][7]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][7]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][7]~q\ : std_logic;
SIGNAL \banco_reg|Mux8~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux8~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][7]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][7]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][7]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][7]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][7]~q\ : std_logic;
SIGNAL \banco_reg|Mux8~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux8~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux8~4_combout\ : std_logic;
SIGNAL \reg_B|q~8_combout\ : std_logic;
SIGNAL \ula1|l7|Yi~0_combout\ : std_logic;
SIGNAL \ula1|o7|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux9~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux9~3_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \banco_regs_i[6]~45_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \banco_regs_i[6]~46_combout\ : std_logic;
SIGNAL \banco_regs_i[6]~47_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \banco_regs_i[6]~42_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \banco_regs_i[6]~43_combout\ : std_logic;
SIGNAL \banco_regs_i[6]~44_combout\ : std_logic;
SIGNAL \banco_regs_i[6]~48_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~18_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][6]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][6]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][6]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][6]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][6]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][6]~q\ : std_logic;
SIGNAL \banco_reg|Mux9~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux9~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][6]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][6]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][6]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][6]~q\ : std_logic;
SIGNAL \banco_reg|Mux9~2_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][6]~q\ : std_logic;
SIGNAL \banco_reg|Mux9~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux9~4_combout\ : std_logic;
SIGNAL \reg_A|q~7_combout\ : std_logic;
SIGNAL \ula1|l6|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l6|Xi~4_combout\ : std_logic;
SIGNAL \ula1|o6|s~combout\ : std_logic;
SIGNAL \ula1|o4|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux10~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux10~3_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \banco_regs_i[5]~36_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \banco_regs_i[5]~35_combout\ : std_logic;
SIGNAL \banco_regs_i[5]~37_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \banco_regs_i[5]~39_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \banco_regs_i[5]~38_combout\ : std_logic;
SIGNAL \banco_regs_i[5]~40_combout\ : std_logic;
SIGNAL \banco_regs_i[5]~41_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~17_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][5]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][5]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][5]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][5]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][5]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][5]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[4][5]~q\ : std_logic;
SIGNAL \banco_reg|Mux10~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux10~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][5]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][5]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][5]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][5]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][5]~q\ : std_logic;
SIGNAL \banco_reg|Mux10~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux10~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux10~4_combout\ : std_logic;
SIGNAL \reg_A|q~6_combout\ : std_logic;
SIGNAL \ula1|l5|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l5|Xi~4_combout\ : std_logic;
SIGNAL \ula1|o5|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux11~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux11~3_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \banco_regs_i[4]~28_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \banco_regs_i[4]~29_combout\ : std_logic;
SIGNAL \banco_regs_i[4]~30_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \banco_regs_i[4]~31_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \banco_regs_i[4]~32_combout\ : std_logic;
SIGNAL \banco_regs_i[4]~33_combout\ : std_logic;
SIGNAL \banco_regs_i[4]~34_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~16_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][4]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][4]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][4]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][4]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][4]~q\ : std_logic;
SIGNAL \banco_reg|Mux11~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux11~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][4]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][4]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][4]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][4]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][4]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][4]~q\ : std_logic;
SIGNAL \banco_reg|Mux11~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux11~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux11~4_combout\ : std_logic;
SIGNAL \reg_A|q~5_combout\ : std_logic;
SIGNAL \reg_A_plus_const[4]~8_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \banco_regs_i[3]~24_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \banco_regs_i[3]~25_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \banco_regs_i[3]~21_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \banco_regs_i[3]~22_combout\ : std_logic;
SIGNAL \banco_regs_i[3]~23_combout\ : std_logic;
SIGNAL \banco_regs_i[3]~26_combout\ : std_logic;
SIGNAL \banco_regs_i[3]~27_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~15_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][3]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][3]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][3]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][3]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][3]~q\ : std_logic;
SIGNAL \banco_reg|Mux12~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux12~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][3]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][3]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][3]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][3]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][3]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][3]~q\ : std_logic;
SIGNAL \banco_reg|Mux12~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux12~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux12~4_combout\ : std_logic;
SIGNAL \reg_A|q~4_combout\ : std_logic;
SIGNAL \reg_A_plus_const[3]~6_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \banco_regs_i[15]~110_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \banco_regs_i[15]~109_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \banco_regs_i[15]~107_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \banco_regs_i[15]~106_combout\ : std_logic;
SIGNAL \banco_regs_i[15]~108_combout\ : std_logic;
SIGNAL \banco_regs_i[15]~111_combout\ : std_logic;
SIGNAL \banco_regs_i[15]~112_combout\ : std_logic;
SIGNAL \ula1|l15|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l15|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l15|Yi~combout\ : std_logic;
SIGNAL \result[15]~15_combout\ : std_logic;
SIGNAL \reg_B|q~15_combout\ : std_logic;
SIGNAL \ula1|l14|Xi~3_combout\ : std_logic;
SIGNAL \ula1|l14|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l14|Yi~0_combout\ : std_logic;
SIGNAL \ula1|o13|cout~0_combout\ : std_logic;
SIGNAL \ula1|o14|s~combout\ : std_logic;
SIGNAL \ula1|o14|cout~0_combout\ : std_logic;
SIGNAL \result[15]~16_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~27_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][15]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][15]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][15]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][15]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][15]~q\ : std_logic;
SIGNAL \banco_reg|Mux0~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux0~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][15]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][15]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][15]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][15]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][15]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][15]~q\ : std_logic;
SIGNAL \banco_reg|Mux0~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux0~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux0~4_combout\ : std_logic;
SIGNAL \reg_A|q~16_combout\ : std_logic;
SIGNAL \reg_A_plus_const[12]~25\ : std_logic;
SIGNAL \reg_A_plus_const[13]~27\ : std_logic;
SIGNAL \reg_A_plus_const[14]~29\ : std_logic;
SIGNAL \reg_A_plus_const[15]~30_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \banco_regs_i[14]~102_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \banco_regs_i[14]~103_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \banco_regs_i[14]~100_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \banco_regs_i[14]~99_combout\ : std_logic;
SIGNAL \banco_regs_i[14]~101_combout\ : std_logic;
SIGNAL \banco_regs_i[14]~104_combout\ : std_logic;
SIGNAL \banco_regs_i[14]~105_combout\ : std_logic;
SIGNAL \ula1|shift|Mux1~4_combout\ : std_logic;
SIGNAL \ula1|shift|Mux1~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux1~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~26_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][14]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][14]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][14]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][14]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][14]~q\ : std_logic;
SIGNAL \banco_reg|Mux1~0_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[7][14]~q\ : std_logic;
SIGNAL \banco_reg|Mux1~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][14]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][14]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][14]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][14]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][14]~q\ : std_logic;
SIGNAL \banco_reg|Mux1~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux1~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux1~4_combout\ : std_logic;
SIGNAL \reg_A|q~15_combout\ : std_logic;
SIGNAL \reg_A_plus_const[14]~28_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \banco_regs_i[13]~94_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \banco_regs_i[13]~95_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \banco_regs_i[13]~92_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \banco_regs_i[13]~91_combout\ : std_logic;
SIGNAL \banco_regs_i[13]~93_combout\ : std_logic;
SIGNAL \banco_regs_i[13]~96_combout\ : std_logic;
SIGNAL \banco_regs_i[13]~97_combout\ : std_logic;
SIGNAL \ula1|shift|Mux2~0_combout\ : std_logic;
SIGNAL \ula1|shift|Mux2~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~25_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][13]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][13]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[3][13]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][13]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[0][13]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][13]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][13]~q\ : std_logic;
SIGNAL \banco_reg|Mux2~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux2~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][13]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][13]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][13]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][13]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][13]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][13]~q\ : std_logic;
SIGNAL \banco_reg|Mux2~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux2~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux2~4_combout\ : std_logic;
SIGNAL \reg_A|q~14_combout\ : std_logic;
SIGNAL \reg_A_plus_const[13]~26_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \banco_regs_i[0]~4_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \banco_regs_i[0]~5_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \banco_regs_i[0]~2_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \banco_regs_i[0]~1_combout\ : std_logic;
SIGNAL \banco_regs_i[0]~3_combout\ : std_logic;
SIGNAL \banco_regs_i[0]~6_combout\ : std_logic;
SIGNAL \banco_regs_i[0]~0_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~0_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[2][0]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][0]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][0]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][0]~q\ : std_logic;
SIGNAL \banco_reg|Mux15~2_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][0]~q\ : std_logic;
SIGNAL \banco_reg|Mux15~3_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][0]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][0]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][0]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][0]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][0]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][0]~q\ : std_logic;
SIGNAL \banco_reg|Mux15~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux15~1_combout\ : std_logic;
SIGNAL \banco_reg|Mux15~4_combout\ : std_logic;
SIGNAL \reg_B|q~0_combout\ : std_logic;
SIGNAL \ula1|o0|s~3_combout\ : std_logic;
SIGNAL \ula1|o0|s~2_combout\ : std_logic;
SIGNAL \ula1|o0|s~combout\ : std_logic;
SIGNAL \reg_B|q~2_combout\ : std_logic;
SIGNAL \ula1|l1|Yi~0_combout\ : std_logic;
SIGNAL \ula1|o0|cout~3_combout\ : std_logic;
SIGNAL \ula1|o0|cout~6_combout\ : std_logic;
SIGNAL \ula1|o1|cout~0_combout\ : std_logic;
SIGNAL \ula1|l2|Xi~2_combout\ : std_logic;
SIGNAL \ula1|l2|Xi~3_combout\ : std_logic;
SIGNAL \ula1|o2|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux14~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux14~3_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \banco_regs_i[1]~10_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \banco_regs_i[1]~11_combout\ : std_logic;
SIGNAL \banco_regs_i[1]~12_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \banco_regs_i[1]~8_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \banco_regs_i[1]~7_combout\ : std_logic;
SIGNAL \banco_regs_i[1]~9_combout\ : std_logic;
SIGNAL \banco_regs_i[1]~13_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~13_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][1]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][1]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][1]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][1]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][1]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][1]~q\ : std_logic;
SIGNAL \banco_reg|Mux14~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux14~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][1]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][1]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][1]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[1][1]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][1]~q\ : std_logic;
SIGNAL \banco_reg|Mux14~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux14~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux14~4_combout\ : std_logic;
SIGNAL \reg_A|q~2_combout\ : std_logic;
SIGNAL \ula1|l1|Xi~4_combout\ : std_logic;
SIGNAL \ula1|l1|Xi~5_combout\ : std_logic;
SIGNAL \ula1|o1|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux13~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux13~3_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \banco_regs_i[2]~18_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \banco_regs_i[2]~17_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \banco_regs_i[2]~15_combout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \mem|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \banco_regs_i[2]~14_combout\ : std_logic;
SIGNAL \banco_regs_i[2]~16_combout\ : std_logic;
SIGNAL \banco_regs_i[2]~19_combout\ : std_logic;
SIGNAL \banco_regs_i[2]~20_combout\ : std_logic;
SIGNAL \banco_reg|reg_image~14_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][2]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[5][2]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[7][2]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[6][2]~feeder_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[6][2]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[4][2]~q\ : std_logic;
SIGNAL \banco_reg|Mux13~0_combout\ : std_logic;
SIGNAL \banco_reg|Mux13~1_combout\ : std_logic;
SIGNAL \banco_reg|reg_image[3][2]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[2][2]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[1][2]~q\ : std_logic;
SIGNAL \banco_reg|reg_image[0][2]~q\ : std_logic;
SIGNAL \banco_reg|Mux13~2_combout\ : std_logic;
SIGNAL \banco_reg|Mux13~3_combout\ : std_logic;
SIGNAL \banco_reg|Mux13~4_combout\ : std_logic;
SIGNAL \reg_B|q~3_combout\ : std_logic;
SIGNAL \ula1|l2|Yi~0_combout\ : std_logic;
SIGNAL \ula1|o2|cout~0_combout\ : std_logic;
SIGNAL \ula1|o3|s~combout\ : std_logic;
SIGNAL \ula1|shift|Mux12~2_combout\ : std_logic;
SIGNAL \ula1|shift|Mux12~3_combout\ : std_logic;
SIGNAL \result[3]~3_combout\ : std_logic;
SIGNAL \result[0]~0_combout\ : std_logic;
SIGNAL \result[2]~2_combout\ : std_logic;
SIGNAL \result[1]~1_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux0~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux1~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux2~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux3~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux4~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux5~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|Mux6~0_combout\ : std_logic;
SIGNAL \result[6]~6_combout\ : std_logic;
SIGNAL \result[4]~4_combout\ : std_logic;
SIGNAL \result[7]~7_combout\ : std_logic;
SIGNAL \result[5]~5_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux0~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux1~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux2~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux3~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux4~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux5~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|Mux6~0_combout\ : std_logic;
SIGNAL \ula1|shift|Mux5~5_combout\ : std_logic;
SIGNAL \result[10]~10_combout\ : std_logic;
SIGNAL \result[8]~8_combout\ : std_logic;
SIGNAL \result[11]~11_combout\ : std_logic;
SIGNAL \result[9]~9_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux0~0_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux1~0_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux2~0_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux3~0_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux4~0_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux5~0_combout\ : std_logic;
SIGNAL \mod_saida|display2|Mux6~0_combout\ : std_logic;
SIGNAL \result[15]~17_combout\ : std_logic;
SIGNAL \result[12]~12_combout\ : std_logic;
SIGNAL \result[14]~14_combout\ : std_logic;
SIGNAL \result[13]~13_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux0~0_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux1~0_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux2~0_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux3~0_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux4~0_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux5~0_combout\ : std_logic;
SIGNAL \mod_saida|display3|Mux6~0_combout\ : std_logic;
SIGNAL \mod_saida|Equal0~3_combout\ : std_logic;
SIGNAL \mod_saida|Equal0~4_combout\ : std_logic;
SIGNAL \mod_saida|Equal0~0_combout\ : std_logic;
SIGNAL \mod_saida|Equal0~1_combout\ : std_logic;
SIGNAL \mod_saida|Equal0~2_combout\ : std_logic;
SIGNAL \mod_saida|Equal0~5_combout\ : std_logic;
SIGNAL \ula1|l15|Yi~0_combout\ : std_logic;
SIGNAL \ula1|Cout~combout\ : std_logic;
SIGNAL \partControle|led_r~combout\ : std_logic;
SIGNAL \contador_dec|valor\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \reg_A|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \partControle|slt_ula\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \reg_B|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem|ram_image_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \partControle|state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \banco_reg|data_o\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \partControle|slt_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \partControle|ALT_INV_led_r~combout\ : std_logic;
SIGNAL \ula1|ALT_INV_Cout~combout\ : std_logic;
SIGNAL \mod_saida|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \mod_saida|display3|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_result[15]~17_combout\ : std_logic;
SIGNAL \mod_saida|display2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \mod_saida|display1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \mod_saida|display0|ALT_INV_Mux6~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_valid <= valid;
ww_operate <= operate;
ww_input <= input;
Rhex0 <= ww_Rhex0;
Rhex1 <= ww_Rhex1;
Rhex2 <= ww_Rhex2;
Rhex3 <= ww_Rhex3;
led_neg <= ww_led_neg;
led_zero <= ww_led_zero;
led_over <= ww_led_over;
led_endOP <= ww_led_endOP;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \reg_B|q\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \reg_B|q\(1);

\mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \reg_B|q\(2);

\mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \reg_B|q\(3);

\mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \reg_B|q\(4);

\mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \reg_B|q\(5);

\mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \reg_B|q\(6);

\mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \reg_B|q\(7);

\mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \reg_B|q\(8);

\mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \reg_B|q\(9);

\mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \reg_B|q\(10);

\mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \reg_B|q\(11);

\mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \reg_B|q\(12);

\mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \reg_B|q\(13);

\mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \reg_B|q\(14);

\mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \reg_B|q\(15);

\mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\reg_A_plus_const[12]~24_combout\ & \reg_A_plus_const[11]~22_combout\ & \reg_A_plus_const[10]~20_combout\ & \reg_A_plus_const[9]~18_combout\ & \reg_A_plus_const[8]~16_combout\ & 
\reg_A_plus_const[7]~14_combout\ & \reg_A_plus_const[6]~12_combout\ & \reg_A_plus_const[5]~10_combout\ & \reg_A_plus_const[4]~8_combout\ & \reg_A_plus_const[3]~6_combout\ & \reg_A_plus_const[2]~4_combout\ & \reg_A_plus_const[1]~2_combout\ & 
\reg_A_plus_const[0]~0_combout\);

\mem|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\ <= \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\partControle|slt_ula[2]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \partControle|slt_ula[2]~1_combout\);

\partControle|slt_reg[2]~5clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \partControle|slt_reg[2]~5_combout\);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);
\partControle|ALT_INV_led_r~combout\ <= NOT \partControle|led_r~combout\;
\ula1|ALT_INV_Cout~combout\ <= NOT \ula1|Cout~combout\;
\mod_saida|ALT_INV_Equal0~5_combout\ <= NOT \mod_saida|Equal0~5_combout\;
\mod_saida|display3|ALT_INV_Mux6~0_combout\ <= NOT \mod_saida|display3|Mux6~0_combout\;
\ALT_INV_result[15]~17_combout\ <= NOT \result[15]~17_combout\;
\mod_saida|display2|ALT_INV_Mux6~0_combout\ <= NOT \mod_saida|display2|Mux6~0_combout\;
\mod_saida|display1|ALT_INV_Mux6~0_combout\ <= NOT \mod_saida|display1|Mux6~0_combout\;
\mod_saida|display0|ALT_INV_Mux6~0_combout\ <= NOT \mod_saida|display0|Mux6~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X74_Y0_N23
\Rhex0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\Rhex0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[1]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\Rhex0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[2]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\Rhex0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\Rhex0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\Rhex0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[5]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\Rhex0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display0|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \Rhex0[6]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\Rhex1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\Rhex1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\Rhex1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\Rhex1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[3]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\Rhex1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[4]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\Rhex1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[5]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\Rhex1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display1|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \Rhex1[6]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\Rhex2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[0]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\Rhex2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[1]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\Rhex2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[2]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\Rhex2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[3]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\Rhex2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[4]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\Rhex2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\Rhex2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display2|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \Rhex2[6]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\Rhex3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[0]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\Rhex3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[1]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\Rhex3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[2]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\Rhex3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[3]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\Rhex3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[4]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\Rhex3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[5]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\Rhex3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|display3|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \Rhex3[6]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\led_neg~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_result[15]~17_combout\,
	devoe => ww_devoe,
	o => \led_neg~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\led_zero~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mod_saida|ALT_INV_Equal0~5_combout\,
	devoe => ww_devoe,
	o => \led_zero~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\led_over~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula1|ALT_INV_Cout~combout\,
	devoe => ww_devoe,
	o => \led_over~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\led_endOP~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \partControle|ALT_INV_led_r~combout\,
	devoe => ww_devoe,
	o => \led_endOP~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G2
\clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y32_N22
\valid~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_valid,
	o => \valid~input_o\);

-- Location: LCCOMB_X53_Y32_N18
\partControle|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal6~4_combout\ = (!\partControle|state\(4) & \partControle|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Equal6~4_combout\);

-- Location: IOIBUF_X52_Y73_N22
\input[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(14),
	o => \input[14]~input_o\);

-- Location: IOIBUF_X45_Y0_N22
\input[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(15),
	o => \input[15]~input_o\);

-- Location: IOIBUF_X115_Y27_N1
\input[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(13),
	o => \input[13]~input_o\);

-- Location: IOIBUF_X115_Y32_N8
\input[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(12),
	o => \input[12]~input_o\);

-- Location: LCCOMB_X57_Y32_N10
\demux|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \demux|Mux5~0_combout\ = (!\input[14]~input_o\ & (\input[15]~input_o\ & (!\input[13]~input_o\ & \input[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \demux|Mux5~0_combout\);

-- Location: LCCOMB_X52_Y32_N28
\partControle|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~17_combout\ = (!\partControle|state\(0) & \demux|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datac => \demux|Mux5~0_combout\,
	combout => \partControle|Mux4~17_combout\);

-- Location: LCCOMB_X50_Y32_N14
\partControle|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~18_combout\ = (!\partControle|state\(4) & ((\partControle|state\(0) & (\valid~input_o\ & !\partControle|state\(2))) # (!\partControle|state\(0) & ((\partControle|state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \valid~input_o\,
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~18_combout\);

-- Location: LCCOMB_X50_Y32_N26
\partControle|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~19_combout\ = (!\partControle|state\(0) & (\valid~input_o\ & (!\partControle|state\(4) & \partControle|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \valid~input_o\,
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~19_combout\);

-- Location: LCCOMB_X57_Y32_N0
\demux|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \demux|Mux2~0_combout\ = (\input[15]~input_o\ & (\input[14]~input_o\ & ((\input[12]~input_o\) # (!\input[13]~input_o\)))) # (!\input[15]~input_o\ & (((\input[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \demux|Mux2~0_combout\);

-- Location: LCCOMB_X57_Y32_N24
\partControle|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~21_combout\ = (\input[14]~input_o\ & (\input[15]~input_o\ & (\input[13]~input_o\ & !\input[12]~input_o\))) # (!\input[14]~input_o\ & (!\input[15]~input_o\ & ((\input[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \partControle|Mux4~21_combout\);

-- Location: IOIBUF_X45_Y0_N15
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X49_Y73_N15
\operate~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_operate,
	o => \operate~input_o\);

-- Location: LCCOMB_X50_Y32_N12
\partControle|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~20_combout\ = (!\valid~input_o\ & (!\reset~input_o\ & (\operate~input_o\ & !\partControle|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valid~input_o\,
	datab => \reset~input_o\,
	datac => \operate~input_o\,
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~20_combout\);

-- Location: LCCOMB_X50_Y32_N18
\partControle|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~22_combout\ = (\partControle|Mux4~20_combout\) # ((\partControle|state\(2) & ((\partControle|Mux4~21_combout\) # (!\demux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \demux|Mux2~0_combout\,
	datab => \partControle|Mux4~21_combout\,
	datac => \partControle|state\(2),
	datad => \partControle|Mux4~20_combout\,
	combout => \partControle|Mux4~22_combout\);

-- Location: LCCOMB_X50_Y32_N2
\partControle|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~29_combout\ = (\partControle|Mux4~19_combout\) # ((\partControle|state\(0) & (!\partControle|state\(4) & \partControle|Mux4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|state\(4),
	datac => \partControle|Mux4~19_combout\,
	datad => \partControle|Mux4~22_combout\,
	combout => \partControle|Mux4~29_combout\);

-- Location: LCCOMB_X57_Y32_N20
\partControle|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux1~8_combout\ = ((!\input[15]~input_o\) # (!\input[12]~input_o\)) # (!\input[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[12]~input_o\,
	datac => \input[15]~input_o\,
	combout => \partControle|Mux1~8_combout\);

-- Location: LCCOMB_X50_Y32_N4
\partControle|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux1~5_combout\ = (!\partControle|state\(4) & ((\partControle|state\(0) & ((\partControle|state\(2)))) # (!\partControle|state\(0) & (\partControle|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(0),
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Mux1~5_combout\);

-- Location: LCCOMB_X53_Y32_N12
\partControle|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux1~6_combout\ = (\partControle|Mux1~5_combout\ & ((\partControle|Mux1~8_combout\) # (\partControle|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux1~8_combout\,
	datab => \partControle|Mux1~5_combout\,
	datad => \partControle|state\(3),
	combout => \partControle|Mux1~6_combout\);

-- Location: LCCOMB_X53_Y32_N26
\partControle|Equal7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal7~4_combout\ = (\partControle|state\(1) & (!\partControle|state\(4) & \partControle|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datac => \partControle|state\(4),
	datad => \partControle|state\(3),
	combout => \partControle|Equal7~4_combout\);

-- Location: LCCOMB_X54_Y32_N28
\partControle|Equal7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal7~6_combout\ = (!\partControle|state\(0) & (!\partControle|state\(2) & \partControle|Equal7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|state\(2),
	datac => \partControle|Equal7~4_combout\,
	combout => \partControle|Equal7~6_combout\);

-- Location: LCCOMB_X53_Y32_N16
\partControle|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal1~0_combout\ = (!\partControle|state\(4) & \partControle|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|state\(4),
	datad => \partControle|state\(0),
	combout => \partControle|Equal1~0_combout\);

-- Location: LCCOMB_X54_Y32_N26
\partControle|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal1~1_combout\ = (!\partControle|state\(3) & (!\partControle|state\(2) & (\partControle|Equal1~0_combout\ & !\partControle|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(2),
	datac => \partControle|Equal1~0_combout\,
	datad => \partControle|state\(1),
	combout => \partControle|Equal1~1_combout\);

-- Location: LCCOMB_X53_Y32_N20
\partControle|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal0~0_combout\ = (!\partControle|state\(4) & !\partControle|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y32_N24
\partControle|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal0~1_combout\ = (!\partControle|state\(0) & (\partControle|Equal0~0_combout\ & (!\partControle|state\(3) & !\partControle|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|Equal0~0_combout\,
	datac => \partControle|state\(3),
	datad => \partControle|state\(1),
	combout => \partControle|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y32_N30
\partControle|clear~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|clear~0_combout\ = (!\partControle|Equal1~1_combout\ & !\partControle|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|Equal1~1_combout\,
	datad => \partControle|Equal0~1_combout\,
	combout => \partControle|clear~0_combout\);

-- Location: LCCOMB_X54_Y32_N22
\partControle|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|count~0_combout\ = (\partControle|state\(3) & (\partControle|state\(1) & (!\partControle|state\(2) & !\partControle|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(1),
	datac => \partControle|state\(2),
	datad => \partControle|state\(4),
	combout => \partControle|count~0_combout\);

-- Location: LCCOMB_X54_Y32_N18
\partControle|count\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|count~combout\ = (\partControle|clear~0_combout\ & ((\partControle|count~0_combout\ & (!\partControle|Equal7~6_combout\)) # (!\partControle|count~0_combout\ & ((\partControle|count~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal7~6_combout\,
	datab => \partControle|clear~0_combout\,
	datac => \partControle|count~0_combout\,
	datad => \partControle|count~combout\,
	combout => \partControle|count~combout\);

-- Location: IOIBUF_X54_Y0_N22
\input[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(4),
	o => \input[4]~input_o\);

-- Location: IOIBUF_X49_Y0_N8
\input[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(3),
	o => \input[3]~input_o\);

-- Location: IOIBUF_X115_Y37_N1
\input[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(1),
	o => \input[1]~input_o\);

-- Location: IOIBUF_X115_Y37_N8
\input[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(0),
	o => \input[0]~input_o\);

-- Location: LCCOMB_X55_Y32_N10
\contador_dec|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~0_combout\ = \contador_dec|valor\(0) $ (VCC)
-- \contador_dec|Add0~1\ = CARRY(\contador_dec|valor\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contador_dec|valor\(0),
	datad => VCC,
	combout => \contador_dec|Add0~0_combout\,
	cout => \contador_dec|Add0~1\);

-- Location: LCCOMB_X55_Y32_N26
\contador_dec|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~2_combout\ = (\partControle|count~combout\ & ((\contador_dec|Add0~0_combout\))) # (!\partControle|count~combout\ & (\input[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|count~combout\,
	datac => \input[0]~input_o\,
	datad => \contador_dec|Add0~0_combout\,
	combout => \contador_dec|Add0~2_combout\);

-- Location: LCCOMB_X52_Y32_N18
\partControle|clear\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|clear~combout\ = (!\partControle|Equal1~1_combout\ & ((\partControle|Equal0~1_combout\) # (\partControle|clear~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|Equal0~1_combout\,
	datac => \partControle|Equal1~1_combout\,
	datad => \partControle|clear~combout\,
	combout => \partControle|clear~combout\);

-- Location: LCCOMB_X54_Y32_N0
\partControle|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal4~0_combout\ = (!\partControle|state\(3) & (\partControle|state\(2) & (\partControle|Equal1~0_combout\ & !\partControle|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(2),
	datac => \partControle|Equal1~0_combout\,
	datad => \partControle|state\(1),
	combout => \partControle|Equal4~0_combout\);

-- Location: LCCOMB_X53_Y32_N2
\partControle|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal5~0_combout\ = (!\partControle|state\(1) & (\partControle|state\(2) & (!\partControle|state\(4) & \partControle|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datab => \partControle|state\(2),
	datac => \partControle|state\(4),
	datad => \partControle|state\(0),
	combout => \partControle|Equal5~0_combout\);

-- Location: LCCOMB_X54_Y32_N12
\partControle|rd\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|rd~combout\ = (\partControle|clear~0_combout\ & ((\partControle|Equal5~0_combout\ & ((\partControle|Equal4~0_combout\))) # (!\partControle|Equal5~0_combout\ & (\partControle|rd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|rd~combout\,
	datab => \partControle|clear~0_combout\,
	datac => \partControle|Equal4~0_combout\,
	datad => \partControle|Equal5~0_combout\,
	combout => \partControle|rd~combout\);

-- Location: LCCOMB_X55_Y32_N30
\contador_dec|valor[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|valor[5]~0_combout\ = (\partControle|clear~combout\) # ((\partControle|rd~combout\) # (\partControle|count~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|clear~combout\,
	datac => \partControle|rd~combout\,
	datad => \partControle|count~combout\,
	combout => \contador_dec|valor[5]~0_combout\);

-- Location: FF_X55_Y32_N27
\contador_dec|valor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \contador_dec|Add0~2_combout\,
	sclr => \partControle|clear~combout\,
	ena => \contador_dec|valor[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \contador_dec|valor\(0));

-- Location: LCCOMB_X55_Y32_N12
\contador_dec|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~3_combout\ = (\contador_dec|valor\(1) & (\contador_dec|Add0~1\ & VCC)) # (!\contador_dec|valor\(1) & (!\contador_dec|Add0~1\))
-- \contador_dec|Add0~4\ = CARRY((!\contador_dec|valor\(1) & !\contador_dec|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \contador_dec|valor\(1),
	datad => VCC,
	cin => \contador_dec|Add0~1\,
	combout => \contador_dec|Add0~3_combout\,
	cout => \contador_dec|Add0~4\);

-- Location: LCCOMB_X55_Y32_N24
\contador_dec|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~5_combout\ = (\partControle|count~combout\ & ((\contador_dec|Add0~3_combout\))) # (!\partControle|count~combout\ & (\input[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|count~combout\,
	datac => \input[1]~input_o\,
	datad => \contador_dec|Add0~3_combout\,
	combout => \contador_dec|Add0~5_combout\);

-- Location: FF_X55_Y32_N25
\contador_dec|valor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \contador_dec|Add0~5_combout\,
	sclr => \partControle|clear~combout\,
	ena => \contador_dec|valor[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \contador_dec|valor\(1));

-- Location: LCCOMB_X55_Y32_N14
\contador_dec|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~6_combout\ = (\contador_dec|valor\(2) & ((GND) # (!\contador_dec|Add0~4\))) # (!\contador_dec|valor\(2) & (\contador_dec|Add0~4\ $ (GND)))
-- \contador_dec|Add0~7\ = CARRY((\contador_dec|valor\(2)) # (!\contador_dec|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \contador_dec|valor\(2),
	datad => VCC,
	cin => \contador_dec|Add0~4\,
	combout => \contador_dec|Add0~6_combout\,
	cout => \contador_dec|Add0~7\);

-- Location: IOIBUF_X0_Y31_N15
\input[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(2),
	o => \input[2]~input_o\);

-- Location: LCCOMB_X55_Y32_N0
\contador_dec|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~8_combout\ = (\partControle|count~combout\ & (\contador_dec|Add0~6_combout\)) # (!\partControle|count~combout\ & ((\input[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|count~combout\,
	datac => \contador_dec|Add0~6_combout\,
	datad => \input[2]~input_o\,
	combout => \contador_dec|Add0~8_combout\);

-- Location: FF_X55_Y32_N1
\contador_dec|valor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \contador_dec|Add0~8_combout\,
	sclr => \partControle|clear~combout\,
	ena => \contador_dec|valor[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \contador_dec|valor\(2));

-- Location: LCCOMB_X55_Y32_N16
\contador_dec|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~9_combout\ = (\contador_dec|valor\(3) & (\contador_dec|Add0~7\ & VCC)) # (!\contador_dec|valor\(3) & (!\contador_dec|Add0~7\))
-- \contador_dec|Add0~10\ = CARRY((!\contador_dec|valor\(3) & !\contador_dec|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \contador_dec|valor\(3),
	datad => VCC,
	cin => \contador_dec|Add0~7\,
	combout => \contador_dec|Add0~9_combout\,
	cout => \contador_dec|Add0~10\);

-- Location: LCCOMB_X55_Y32_N4
\contador_dec|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~11_combout\ = (\partControle|count~combout\ & ((\contador_dec|Add0~9_combout\))) # (!\partControle|count~combout\ & (\input[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|count~combout\,
	datac => \input[3]~input_o\,
	datad => \contador_dec|Add0~9_combout\,
	combout => \contador_dec|Add0~11_combout\);

-- Location: FF_X55_Y32_N5
\contador_dec|valor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \contador_dec|Add0~11_combout\,
	sclr => \partControle|clear~combout\,
	ena => \contador_dec|valor[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \contador_dec|valor\(3));

-- Location: LCCOMB_X55_Y32_N18
\contador_dec|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~12_combout\ = (\contador_dec|valor\(4) & ((GND) # (!\contador_dec|Add0~10\))) # (!\contador_dec|valor\(4) & (\contador_dec|Add0~10\ $ (GND)))
-- \contador_dec|Add0~13\ = CARRY((\contador_dec|valor\(4)) # (!\contador_dec|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \contador_dec|valor\(4),
	datad => VCC,
	cin => \contador_dec|Add0~10\,
	combout => \contador_dec|Add0~12_combout\,
	cout => \contador_dec|Add0~13\);

-- Location: LCCOMB_X55_Y32_N8
\contador_dec|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~14_combout\ = (\partControle|count~combout\ & ((\contador_dec|Add0~12_combout\))) # (!\partControle|count~combout\ & (\input[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|count~combout\,
	datac => \input[4]~input_o\,
	datad => \contador_dec|Add0~12_combout\,
	combout => \contador_dec|Add0~14_combout\);

-- Location: FF_X55_Y32_N9
\contador_dec|valor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \contador_dec|Add0~14_combout\,
	sclr => \partControle|clear~combout\,
	ena => \contador_dec|valor[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \contador_dec|valor\(4));

-- Location: LCCOMB_X55_Y32_N20
\contador_dec|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~15_combout\ = \contador_dec|Add0~13\ $ (!\contador_dec|valor\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \contador_dec|valor\(5),
	cin => \contador_dec|Add0~13\,
	combout => \contador_dec|Add0~15_combout\);

-- Location: IOIBUF_X42_Y0_N15
\input[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(5),
	o => \input[5]~input_o\);

-- Location: LCCOMB_X55_Y32_N6
\contador_dec|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Add0~17_combout\ = (\partControle|count~combout\ & (\contador_dec|Add0~15_combout\)) # (!\partControle|count~combout\ & ((\input[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contador_dec|Add0~15_combout\,
	datac => \partControle|count~combout\,
	datad => \input[5]~input_o\,
	combout => \contador_dec|Add0~17_combout\);

-- Location: FF_X55_Y32_N7
\contador_dec|valor[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \contador_dec|Add0~17_combout\,
	sclr => \partControle|clear~combout\,
	ena => \contador_dec|valor[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \contador_dec|valor\(5));

-- Location: LCCOMB_X55_Y32_N22
\contador_dec|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Equal0~0_combout\ = (\contador_dec|valor\(0)) # ((\contador_dec|valor\(2)) # ((\contador_dec|valor\(3)) # (\contador_dec|valor\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contador_dec|valor\(0),
	datab => \contador_dec|valor\(2),
	datac => \contador_dec|valor\(3),
	datad => \contador_dec|valor\(1),
	combout => \contador_dec|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y32_N12
\partControle|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~27_combout\ = (\partControle|state\(0)) # ((\contador_dec|valor\(4)) # ((\contador_dec|valor\(5)) # (\contador_dec|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \contador_dec|valor\(4),
	datac => \contador_dec|valor\(5),
	datad => \contador_dec|Equal0~0_combout\,
	combout => \partControle|Mux4~27_combout\);

-- Location: LCCOMB_X52_Y32_N30
\partControle|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~28_combout\ = (!\partControle|state\(4) & ((\partControle|state\(2) & (\partControle|Mux4~17_combout\)) # (!\partControle|state\(2) & ((\partControle|Mux4~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~17_combout\,
	datab => \partControle|state\(2),
	datac => \partControle|state\(4),
	datad => \partControle|Mux4~27_combout\,
	combout => \partControle|Mux4~28_combout\);

-- Location: LCCOMB_X53_Y32_N0
\partControle|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux1~7_combout\ = (\partControle|state\(1) & (((\partControle|Mux4~28_combout\ & \partControle|state\(3))))) # (!\partControle|state\(1) & (\partControle|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux1~6_combout\,
	datab => \partControle|Mux4~28_combout\,
	datac => \partControle|state\(3),
	datad => \partControle|state\(1),
	combout => \partControle|Mux1~7_combout\);

-- Location: FF_X53_Y32_N1
\partControle|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \partControle|Mux1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \partControle|state\(3));

-- Location: LCCOMB_X50_Y32_N24
\partControle|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux2~0_combout\ = (\partControle|state\(3) & (((\partControle|state\(1))))) # (!\partControle|state\(3) & ((\partControle|state\(1) & (\partControle|Mux4~18_combout\)) # (!\partControle|state\(1) & ((\partControle|Mux4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~18_combout\,
	datab => \partControle|Mux4~29_combout\,
	datac => \partControle|state\(3),
	datad => \partControle|state\(1),
	combout => \partControle|Mux2~0_combout\);

-- Location: LCCOMB_X53_Y32_N6
\partControle|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux2~1_combout\ = (\partControle|state\(3) & (\partControle|Equal6~4_combout\ & ((\partControle|Mux4~17_combout\) # (!\partControle|Mux2~0_combout\)))) # (!\partControle|state\(3) & (((\partControle|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal6~4_combout\,
	datab => \partControle|Mux4~17_combout\,
	datac => \partControle|Mux2~0_combout\,
	datad => \partControle|state\(3),
	combout => \partControle|Mux2~1_combout\);

-- Location: FF_X53_Y32_N7
\partControle|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \partControle|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \partControle|state\(2));

-- Location: LCCOMB_X52_Y32_N14
\partControle|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~23_combout\ = (\partControle|state\(4)) # ((\partControle|state\(0) & ((\valid~input_o\) # (\partControle|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \valid~input_o\,
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~23_combout\);

-- Location: LCCOMB_X57_Y32_N14
\partControle|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~24_combout\ = (\input[14]~input_o\ & ((\input[15]~input_o\ & (\input[13]~input_o\ & !\input[12]~input_o\)) # (!\input[15]~input_o\ & ((\input[12]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \partControle|Mux4~24_combout\);

-- Location: LCCOMB_X53_Y32_N8
\partControle|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~25_combout\ = (\partControle|Equal1~0_combout\ & ((\partControle|state\(2) & ((\demux|Mux2~0_combout\))) # (!\partControle|state\(2) & (!\reset~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \partControle|Equal1~0_combout\,
	datac => \demux|Mux2~0_combout\,
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~25_combout\);

-- Location: LCCOMB_X52_Y32_N4
\partControle|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~26_combout\ = (\partControle|Mux4~25_combout\ & ((\partControle|state\(2) & (\partControle|Mux4~24_combout\)) # (!\partControle|state\(2) & ((\valid~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~24_combout\,
	datab => \partControle|Mux4~25_combout\,
	datac => \valid~input_o\,
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~26_combout\);

-- Location: LCCOMB_X52_Y32_N2
\partControle|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux3~0_combout\ = (\partControle|state\(3) & (((\partControle|state\(1)) # (\partControle|Equal6~4_combout\)))) # (!\partControle|state\(3) & (\partControle|Mux4~26_combout\ & (!\partControle|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|Mux4~26_combout\,
	datac => \partControle|state\(1),
	datad => \partControle|Equal6~4_combout\,
	combout => \partControle|Mux3~0_combout\);

-- Location: LCCOMB_X52_Y32_N24
\partControle|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux3~1_combout\ = (\partControle|Mux3~0_combout\ & (((\partControle|Mux4~28_combout\) # (!\partControle|state\(1))))) # (!\partControle|Mux3~0_combout\ & (!\partControle|Mux4~23_combout\ & ((\partControle|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~23_combout\,
	datab => \partControle|Mux4~28_combout\,
	datac => \partControle|Mux3~0_combout\,
	datad => \partControle|state\(1),
	combout => \partControle|Mux3~1_combout\);

-- Location: FF_X53_Y32_N13
\partControle|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \partControle|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \partControle|state\(1));

-- Location: LCCOMB_X52_Y32_N16
\partControle|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~14_combout\ = (!\partControle|state\(0) & !\partControle|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datac => \partControle|state\(4),
	combout => \partControle|Mux4~14_combout\);

-- Location: LCCOMB_X55_Y32_N28
\contador_dec|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \contador_dec|Equal0~1_combout\ = (\contador_dec|valor\(4)) # ((\contador_dec|Equal0~0_combout\) # (\contador_dec|valor\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contador_dec|valor\(4),
	datac => \contador_dec|Equal0~0_combout\,
	datad => \contador_dec|valor\(5),
	combout => \contador_dec|Equal0~1_combout\);

-- Location: LCCOMB_X52_Y32_N10
\partControle|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~15_combout\ = (\partControle|Mux4~14_combout\ & ((\partControle|state\(2) & (\demux|Mux5~0_combout\)) # (!\partControle|state\(2) & ((\contador_dec|Equal0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~14_combout\,
	datab => \partControle|state\(2),
	datac => \demux|Mux5~0_combout\,
	datad => \contador_dec|Equal0~1_combout\,
	combout => \partControle|Mux4~15_combout\);

-- Location: LCCOMB_X57_Y32_N30
\partControle|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~30_combout\ = (\input[15]~input_o\ & (((\input[13]~input_o\) # (\input[12]~input_o\)) # (!\input[14]~input_o\))) # (!\input[15]~input_o\ & (((!\input[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \partControle|Mux4~30_combout\);

-- Location: LCCOMB_X52_Y32_N26
\partControle|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~9_combout\ = (\partControle|Equal6~4_combout\ & ((\partControle|state\(0) & (\partControle|Mux4~30_combout\)) # (!\partControle|state\(0) & ((!\valid~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~30_combout\,
	datab => \valid~input_o\,
	datac => \partControle|state\(0),
	datad => \partControle|Equal6~4_combout\,
	combout => \partControle|Mux4~9_combout\);

-- Location: LCCOMB_X50_Y32_N10
\partControle|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~10_combout\ = (!\partControle|state\(2) & ((\partControle|state\(4)) # ((!\valid~input_o\ & !\reset~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valid~input_o\,
	datab => \reset~input_o\,
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|Mux4~10_combout\);

-- Location: LCCOMB_X50_Y32_N22
\partControle|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~11_combout\ = (\partControle|Mux4~10_combout\ & ((\partControle|state\(0)) # ((\operate~input_o\ & \partControle|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \operate~input_o\,
	datac => \partControle|state\(4),
	datad => \partControle|Mux4~10_combout\,
	combout => \partControle|Mux4~11_combout\);

-- Location: LCCOMB_X52_Y32_N8
\partControle|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~12_combout\ = (\partControle|Mux4~9_combout\) # ((\partControle|Mux4~11_combout\) # ((!\partControle|state\(0) & \partControle|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~9_combout\,
	datab => \partControle|state\(0),
	datac => \partControle|Mux4~11_combout\,
	datad => \partControle|Equal0~0_combout\,
	combout => \partControle|Mux4~12_combout\);

-- Location: LCCOMB_X52_Y32_N22
\partControle|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~13_combout\ = (\partControle|state\(1) & (((\partControle|state\(3))))) # (!\partControle|state\(1) & ((\partControle|state\(3) & ((\partControle|Equal0~0_combout\))) # (!\partControle|state\(3) & (\partControle|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux4~12_combout\,
	datab => \partControle|state\(1),
	datac => \partControle|state\(3),
	datad => \partControle|Equal0~0_combout\,
	combout => \partControle|Mux4~13_combout\);

-- Location: LCCOMB_X52_Y32_N20
\partControle|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~8_combout\ = (!\partControle|state\(4) & ((\partControle|state\(2)) # (!\valid~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datac => \partControle|state\(4),
	datad => \valid~input_o\,
	combout => \partControle|Mux4~8_combout\);

-- Location: LCCOMB_X53_Y32_N10
\partControle|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux4~16_combout\ = (\partControle|state\(1) & ((\partControle|Mux4~13_combout\ & (\partControle|Mux4~15_combout\)) # (!\partControle|Mux4~13_combout\ & ((\partControle|Mux4~8_combout\))))) # (!\partControle|state\(1) & 
-- (((\partControle|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datab => \partControle|Mux4~15_combout\,
	datac => \partControle|Mux4~13_combout\,
	datad => \partControle|Mux4~8_combout\,
	combout => \partControle|Mux4~16_combout\);

-- Location: FF_X53_Y32_N11
\partControle|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \partControle|Mux4~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \partControle|state\(0));

-- Location: LCCOMB_X50_Y32_N8
\partControle|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux0~4_combout\ = (\partControle|state\(4) & (!\partControle|state\(2) & ((\operate~input_o\) # (!\partControle|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|state\(4),
	datac => \operate~input_o\,
	datad => \partControle|state\(2),
	combout => \partControle|Mux0~4_combout\);

-- Location: LCCOMB_X52_Y32_N0
\partControle|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux0~7_combout\ = (\partControle|state\(2) & (((\partControle|state\(0))) # (!\demux|Mux5~0_combout\))) # (!\partControle|state\(2) & (((!\partControle|state\(0) & !\contador_dec|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \demux|Mux5~0_combout\,
	datab => \partControle|state\(2),
	datac => \partControle|state\(0),
	datad => \contador_dec|Equal0~1_combout\,
	combout => \partControle|Mux0~7_combout\);

-- Location: LCCOMB_X52_Y32_N6
\partControle|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux0~5_combout\ = (!\partControle|state\(4) & \partControle|Mux0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|state\(4),
	datac => \partControle|Mux0~7_combout\,
	combout => \partControle|Mux0~5_combout\);

-- Location: LCCOMB_X53_Y32_N22
\partControle|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Mux0~6_combout\ = (\partControle|state\(3) & (((\partControle|Mux0~5_combout\ & \partControle|state\(1))))) # (!\partControle|state\(3) & (\partControle|Mux0~4_combout\ & ((!\partControle|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Mux0~4_combout\,
	datab => \partControle|state\(3),
	datac => \partControle|Mux0~5_combout\,
	datad => \partControle|state\(1),
	combout => \partControle|Mux0~6_combout\);

-- Location: FF_X53_Y32_N23
\partControle|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \partControle|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \partControle|state\(4));

-- Location: LCCOMB_X50_Y32_N20
\partControle|Equal7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal7~5_combout\ = (!\partControle|state\(0) & !\partControle|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|state\(0),
	datad => \partControle|state\(2),
	combout => \partControle|Equal7~5_combout\);

-- Location: LCCOMB_X50_Y32_N16
\partControle|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal15~0_combout\ = (\partControle|state\(4) & (!\partControle|state\(1) & (!\partControle|state\(3) & \partControle|Equal7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(4),
	datab => \partControle|state\(1),
	datac => \partControle|state\(3),
	datad => \partControle|Equal7~5_combout\,
	combout => \partControle|Equal15~0_combout\);

-- Location: LCCOMB_X57_Y32_N18
\partControle|s_mux\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|s_mux~combout\ = (\partControle|clear~0_combout\ & ((\partControle|Equal15~0_combout\) # (\partControle|s_mux~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|Equal15~0_combout\,
	datac => \partControle|clear~0_combout\,
	datad => \partControle|s_mux~combout\,
	combout => \partControle|s_mux~combout\);

-- Location: LCCOMB_X57_Y32_N26
\demux|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \demux|Mux0~0_combout\ = (\input[14]~input_o\) # ((\input[15]~input_o\ & (\input[13]~input_o\ & \input[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \demux|Mux0~0_combout\);

-- Location: LCCOMB_X56_Y32_N10
\partControle|slt_ula[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula[1]~2_combout\ = (\demux|Mux0~0_combout\) # ((\partControle|state\(2) & (\partControle|Equal7~4_combout\ & \partControle|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \demux|Mux0~0_combout\,
	datac => \partControle|Equal7~4_combout\,
	datad => \partControle|state\(0),
	combout => \partControle|slt_ula[1]~2_combout\);

-- Location: LCCOMB_X50_Y32_N28
\partControle|slt_ula[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula[2]~1_combout\ = (\partControle|Equal15~0_combout\) # ((\partControle|Equal7~4_combout\ & ((\partControle|state\(2)) # (!\partControle|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal7~4_combout\,
	datab => \partControle|state\(2),
	datac => \partControle|state\(0),
	datad => \partControle|Equal15~0_combout\,
	combout => \partControle|slt_ula[2]~1_combout\);

-- Location: CLKCTRL_G19
\partControle|slt_ula[2]~1clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \partControle|slt_ula[2]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \partControle|slt_ula[2]~1clkctrl_outclk\);

-- Location: LCCOMB_X54_Y30_N12
\partControle|slt_ula[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula\(1) = (!\partControle|Equal0~1_combout\ & ((GLOBAL(\partControle|slt_ula[2]~1clkctrl_outclk\) & ((\partControle|slt_ula[1]~2_combout\))) # (!GLOBAL(\partControle|slt_ula[2]~1clkctrl_outclk\) & (\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \partControle|slt_ula[1]~2_combout\,
	datac => \partControle|Equal0~1_combout\,
	datad => \partControle|slt_ula[2]~1clkctrl_outclk\,
	combout => \partControle|slt_ula\(1));

-- Location: LCCOMB_X50_Y32_N30
\partControle|slt_ula[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula[2]~3_combout\ = (\input[15]~input_o\) # ((\partControle|state\(2) & (\partControle|Equal7~4_combout\ & \partControle|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \input[15]~input_o\,
	datac => \partControle|Equal7~4_combout\,
	datad => \partControle|state\(0),
	combout => \partControle|slt_ula[2]~3_combout\);

-- Location: LCCOMB_X54_Y30_N2
\partControle|slt_ula[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula\(2) = (!\partControle|Equal0~1_combout\ & ((GLOBAL(\partControle|slt_ula[2]~1clkctrl_outclk\) & (\partControle|slt_ula[2]~3_combout\)) # (!GLOBAL(\partControle|slt_ula[2]~1clkctrl_outclk\) & ((\partControle|slt_ula\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula[2]~3_combout\,
	datab => \partControle|slt_ula\(2),
	datac => \partControle|Equal0~1_combout\,
	datad => \partControle|slt_ula[2]~1clkctrl_outclk\,
	combout => \partControle|slt_ula\(2));

-- Location: LCCOMB_X53_Y32_N14
\partControle|ld_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_B~4_combout\ = (\partControle|Equal6~4_combout\ & (\partControle|state\(3) $ (((\partControle|state\(1) & !\partControle|state\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datab => \partControle|state\(3),
	datac => \partControle|state\(0),
	datad => \partControle|Equal6~4_combout\,
	combout => \partControle|ld_B~4_combout\);

-- Location: LCCOMB_X53_Y32_N30
\partControle|ld_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_B~5_combout\ = (\partControle|state\(1) & (((!\partControle|state\(4))))) # (!\partControle|state\(1) & (!\partControle|state\(2) & ((!\partControle|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datab => \partControle|state\(2),
	datac => \partControle|state\(4),
	datad => \partControle|state\(0),
	combout => \partControle|ld_B~5_combout\);

-- Location: LCCOMB_X53_Y32_N4
\partControle|ld_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_B~6_combout\ = (\partControle|ld_B~5_combout\ & (\partControle|state\(4) $ (((\partControle|state\(3)) # (\partControle|state\(2)))))) # (!\partControle|ld_B~5_combout\ & (\partControle|state\(3) & (!\partControle|state\(4) & 
-- \partControle|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_B~5_combout\,
	datab => \partControle|state\(3),
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|ld_B~6_combout\);

-- Location: LCCOMB_X53_Y30_N22
\partControle|ld_B\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_B~combout\ = (\partControle|clear~0_combout\ & ((\partControle|ld_B~6_combout\ & ((\partControle|ld_B~4_combout\))) # (!\partControle|ld_B~6_combout\ & (\partControle|ld_B~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_B~combout\,
	datab => \partControle|ld_B~4_combout\,
	datac => \partControle|ld_B~6_combout\,
	datad => \partControle|clear~0_combout\,
	combout => \partControle|ld_B~combout\);

-- Location: LCCOMB_X53_Y33_N22
\partControle|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal6~5_combout\ = (!\partControle|state\(1) & \partControle|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|state\(1),
	datad => \partControle|state\(3),
	combout => \partControle|Equal6~5_combout\);

-- Location: LCCOMB_X53_Y33_N30
\partControle|Equal6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal6~6_combout\ = (\partControle|Equal6~5_combout\ & (!\partControle|state\(4) & (!\partControle|state\(0) & \partControle|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal6~5_combout\,
	datab => \partControle|state\(4),
	datac => \partControle|state\(0),
	datad => \partControle|state\(2),
	combout => \partControle|Equal6~6_combout\);

-- Location: LCCOMB_X56_Y32_N0
\partControle|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal3~4_combout\ = (\partControle|state\(1) & !\partControle|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|state\(1),
	datad => \partControle|state\(3),
	combout => \partControle|Equal3~4_combout\);

-- Location: LCCOMB_X53_Y33_N18
\partControle|c_mux~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|c_mux~0_combout\ = (\partControle|Equal6~4_combout\ & ((\partControle|Equal6~5_combout\) # ((\partControle|Equal3~4_combout\ & !\partControle|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal6~5_combout\,
	datab => \partControle|Equal3~4_combout\,
	datac => \partControle|state\(0),
	datad => \partControle|Equal6~4_combout\,
	combout => \partControle|c_mux~0_combout\);

-- Location: LCCOMB_X54_Y31_N6
\partControle|c_mux\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|c_mux~combout\ = (\partControle|clear~0_combout\ & ((\partControle|c_mux~0_combout\ & ((\partControle|Equal6~6_combout\))) # (!\partControle|c_mux~0_combout\ & (\partControle|c_mux~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|c_mux~combout\,
	datab => \partControle|Equal6~6_combout\,
	datac => \partControle|clear~0_combout\,
	datad => \partControle|c_mux~0_combout\,
	combout => \partControle|c_mux~combout\);

-- Location: IOIBUF_X60_Y73_N8
\input[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(11),
	o => \input[11]~input_o\);

-- Location: LCCOMB_X59_Y31_N2
\partControle|slt_reg[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[2]~8_combout\ = (\partControle|state\(3) & ((\partControle|Equal5~0_combout\ & (\input[5]~input_o\)) # (!\partControle|Equal5~0_combout\ & ((\input[11]~input_o\))))) # (!\partControle|state\(3) & (((\input[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[5]~input_o\,
	datab => \partControle|state\(3),
	datac => \partControle|Equal5~0_combout\,
	datad => \input[11]~input_o\,
	combout => \partControle|slt_reg[2]~8_combout\);

-- Location: LCCOMB_X54_Y32_N8
\partControle|ld_A~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~8_combout\ = (\partControle|state\(3)) # ((\partControle|state\(4)) # ((\partControle|state\(2)) # (!\partControle|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(4),
	datac => \partControle|state\(2),
	datad => \partControle|state\(1),
	combout => \partControle|ld_A~8_combout\);

-- Location: IOIBUF_X60_Y0_N22
\input[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(8),
	o => \input[8]~input_o\);

-- Location: LCCOMB_X58_Y31_N0
\partControle|slt_reg[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[2]~9_combout\ = (\partControle|ld_A~8_combout\ & ((\partControle|Equal4~0_combout\ & ((\input[8]~input_o\))) # (!\partControle|Equal4~0_combout\ & (\partControle|slt_reg[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal4~0_combout\,
	datab => \partControle|slt_reg[2]~8_combout\,
	datac => \partControle|ld_A~8_combout\,
	datad => \input[8]~input_o\,
	combout => \partControle|slt_reg[2]~9_combout\);

-- Location: LCCOMB_X54_Y32_N6
\partControle|slt_reg[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[2]~3_combout\ = ((\partControle|Equal4~0_combout\) # ((\partControle|Equal5~0_combout\ & \partControle|state\(3)))) # (!\partControle|ld_A~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal5~0_combout\,
	datab => \partControle|ld_A~8_combout\,
	datac => \partControle|state\(3),
	datad => \partControle|Equal4~0_combout\,
	combout => \partControle|slt_reg[2]~3_combout\);

-- Location: LCCOMB_X56_Y32_N6
\partControle|Equal9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal9~4_combout\ = (\partControle|state\(2) & (\partControle|Equal3~4_combout\ & (!\partControle|state\(4) & !\partControle|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \partControle|Equal3~4_combout\,
	datac => \partControle|state\(4),
	datad => \partControle|state\(0),
	combout => \partControle|Equal9~4_combout\);

-- Location: LCCOMB_X56_Y32_N28
\partControle|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal11~0_combout\ = (!\partControle|state\(0) & (!\partControle|state\(2) & (!\partControle|state\(4) & \partControle|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|state\(2),
	datac => \partControle|state\(4),
	datad => \partControle|Equal6~5_combout\,
	combout => \partControle|Equal11~0_combout\);

-- Location: LCCOMB_X56_Y32_N14
\partControle|Equal10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal10~4_combout\ = (\partControle|state\(2) & (\partControle|Equal3~4_combout\ & (!\partControle|state\(4) & \partControle|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \partControle|Equal3~4_combout\,
	datac => \partControle|state\(4),
	datad => \partControle|state\(0),
	combout => \partControle|Equal10~4_combout\);

-- Location: LCCOMB_X56_Y32_N8
\partControle|ld_A~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~9_combout\ = (\partControle|Equal15~0_combout\) # ((\partControle|state\(2) & \partControle|Equal7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|state\(2),
	datac => \partControle|Equal15~0_combout\,
	datad => \partControle|Equal7~4_combout\,
	combout => \partControle|ld_A~9_combout\);

-- Location: LCCOMB_X56_Y32_N20
\partControle|ld_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~3_combout\ = (\partControle|ld_A~9_combout\ & (((\partControle|state\(2)) # (!\partControle|Equal6~5_combout\)) # (!\partControle|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal1~0_combout\,
	datab => \partControle|state\(2),
	datac => \partControle|ld_A~9_combout\,
	datad => \partControle|Equal6~5_combout\,
	combout => \partControle|ld_A~3_combout\);

-- Location: LCCOMB_X56_Y32_N12
\partControle|ld_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~4_combout\ = (!\partControle|Equal9~4_combout\ & ((\partControle|Equal10~4_combout\) # ((!\partControle|Equal11~0_combout\ & !\partControle|ld_A~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal9~4_combout\,
	datab => \partControle|Equal11~0_combout\,
	datac => \partControle|Equal10~4_combout\,
	datad => \partControle|ld_A~3_combout\,
	combout => \partControle|ld_A~4_combout\);

-- Location: LCCOMB_X56_Y32_N22
\partControle|slt_reg[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[2]~4_combout\ = (\partControle|state\(2) & (!\partControle|ld_A~4_combout\)) # (!\partControle|state\(2) & ((\partControle|Equal7~4_combout\ & ((!\partControle|state\(0)))) # (!\partControle|Equal7~4_combout\ & 
-- (!\partControle|ld_A~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_A~4_combout\,
	datab => \partControle|state\(0),
	datac => \partControle|state\(2),
	datad => \partControle|Equal7~4_combout\,
	combout => \partControle|slt_reg[2]~4_combout\);

-- Location: LCCOMB_X55_Y32_N2
\partControle|slt_reg[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[2]~5_combout\ = (!\partControle|Equal1~1_combout\ & ((\partControle|slt_reg[2]~3_combout\) # ((!\partControle|Equal6~6_combout\ & \partControle|slt_reg[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal1~1_combout\,
	datab => \partControle|Equal6~6_combout\,
	datac => \partControle|slt_reg[2]~3_combout\,
	datad => \partControle|slt_reg[2]~4_combout\,
	combout => \partControle|slt_reg[2]~5_combout\);

-- Location: CLKCTRL_G15
\partControle|slt_reg[2]~5clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \partControle|slt_reg[2]~5clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \partControle|slt_reg[2]~5clkctrl_outclk\);

-- Location: LCCOMB_X58_Y33_N18
\partControle|slt_reg[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg\(2) = (!\partControle|Equal0~1_combout\ & ((GLOBAL(\partControle|slt_reg[2]~5clkctrl_outclk\) & ((\partControle|slt_reg[2]~9_combout\))) # (!GLOBAL(\partControle|slt_reg[2]~5clkctrl_outclk\) & (\partControle|slt_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal0~1_combout\,
	datab => \partControle|slt_reg\(2),
	datac => \partControle|slt_reg[2]~9_combout\,
	datad => \partControle|slt_reg[2]~5clkctrl_outclk\,
	combout => \partControle|slt_reg\(2));

-- Location: LCCOMB_X54_Y32_N2
\partControle|vd_mux~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|vd_mux~0_combout\ = (\partControle|state\(3)) # ((\partControle|state\(2)) # (\partControle|state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(2),
	datad => \partControle|state\(4),
	combout => \partControle|vd_mux~0_combout\);

-- Location: LCCOMB_X54_Y32_N14
\partControle|vd_mux\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|vd_mux~combout\ = (\partControle|clear~0_combout\ & (((\partControle|vd_mux~combout\ & !\partControle|Equal15~0_combout\)) # (!\partControle|vd_mux~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~0_combout\,
	datab => \partControle|vd_mux~0_combout\,
	datac => \partControle|vd_mux~combout\,
	datad => \partControle|Equal15~0_combout\,
	combout => \partControle|vd_mux~combout\);

-- Location: LCCOMB_X54_Y32_N20
\partControle|r_mux~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|r_mux~8_combout\ = (!\partControle|state\(1) & (!\partControle|state\(2) & (\partControle|state\(3) & !\partControle|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datab => \partControle|state\(2),
	datac => \partControle|state\(3),
	datad => \partControle|state\(4),
	combout => \partControle|r_mux~8_combout\);

-- Location: LCCOMB_X54_Y32_N4
\partControle|r_mux~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|r_mux~6_combout\ = (\partControle|state\(2) & (!\partControle|state\(4) & (\partControle|state\(3) & \partControle|state\(1)))) # (!\partControle|state\(2) & (!\partControle|state\(1) & (\partControle|state\(4) $ (\partControle|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \partControle|state\(4),
	datac => \partControle|state\(3),
	datad => \partControle|state\(1),
	combout => \partControle|r_mux~6_combout\);

-- Location: LCCOMB_X53_Y33_N12
\partControle|r_mux~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|r_mux~7_combout\ = (\partControle|state\(3) & (!\partControle|state\(4) & (\partControle|state\(1) $ (!\partControle|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(1),
	datab => \partControle|state\(3),
	datac => \partControle|state\(4),
	datad => \partControle|state\(2),
	combout => \partControle|r_mux~7_combout\);

-- Location: LCCOMB_X54_Y32_N24
\partControle|r_mux~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|r_mux~9_combout\ = (\partControle|state\(0) & ((\partControle|r_mux~7_combout\))) # (!\partControle|state\(0) & (\partControle|r_mux~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|r_mux~6_combout\,
	datac => \partControle|r_mux~7_combout\,
	datad => \partControle|state\(0),
	combout => \partControle|r_mux~9_combout\);

-- Location: LCCOMB_X54_Y32_N10
\partControle|r_mux\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|r_mux~combout\ = (\partControle|clear~0_combout\ & ((\partControle|r_mux~9_combout\ & ((\partControle|r_mux~8_combout\))) # (!\partControle|r_mux~9_combout\ & (\partControle|r_mux~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \partControle|clear~0_combout\,
	datac => \partControle|r_mux~8_combout\,
	datad => \partControle|r_mux~9_combout\,
	combout => \partControle|r_mux~combout\);

-- Location: LCCOMB_X57_Y32_N4
\demux|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \demux|Mux1~0_combout\ = (\input[15]~input_o\ & ((\input[14]~input_o\) # ((\input[13]~input_o\ & !\input[12]~input_o\)))) # (!\input[15]~input_o\ & (((\input[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \input[15]~input_o\,
	datac => \input[13]~input_o\,
	datad => \input[12]~input_o\,
	combout => \demux|Mux1~0_combout\);

-- Location: LCCOMB_X54_Y30_N8
\partControle|slt_ula[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula[0]~0_combout\ = (\demux|Mux1~0_combout\) # ((\partControle|Equal7~4_combout\ & (\partControle|state\(2) & \partControle|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal7~4_combout\,
	datab => \partControle|state\(2),
	datac => \demux|Mux1~0_combout\,
	datad => \partControle|state\(0),
	combout => \partControle|slt_ula[0]~0_combout\);

-- Location: LCCOMB_X54_Y30_N22
\partControle|slt_ula[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_ula\(0) = (!\partControle|Equal0~1_combout\ & ((GLOBAL(\partControle|slt_ula[2]~1clkctrl_outclk\) & ((\partControle|slt_ula[0]~0_combout\))) # (!GLOBAL(\partControle|slt_ula[2]~1clkctrl_outclk\) & (\partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \partControle|slt_ula[0]~0_combout\,
	datac => \partControle|Equal0~1_combout\,
	datad => \partControle|slt_ula[2]~1clkctrl_outclk\,
	combout => \partControle|slt_ula\(0));

-- Location: LCCOMB_X58_Y30_N0
\ula1|des~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|des~0_combout\ = (!\partControle|slt_ula\(2) & \partControle|slt_ula\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|des~0_combout\);

-- Location: LCCOMB_X53_Y32_N28
\partControle|ld_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~2_combout\ = (\partControle|Equal1~0_combout\ & ((\partControle|state\(3) & ((\partControle|state\(1)))) # (!\partControle|state\(3) & (\partControle|state\(2) & !\partControle|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \partControle|state\(3),
	datac => \partControle|Equal1~0_combout\,
	datad => \partControle|state\(1),
	combout => \partControle|ld_A~2_combout\);

-- Location: LCCOMB_X53_Y33_N2
\partControle|ld_A~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~5_combout\ = (\partControle|state\(4)) # (((\partControle|state\(2)) # (!\partControle|state\(1))) # (!\partControle|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(4),
	datab => \partControle|state\(3),
	datac => \partControle|state\(1),
	datad => \partControle|state\(2),
	combout => \partControle|ld_A~5_combout\);

-- Location: LCCOMB_X53_Y33_N6
\partControle|ld_A~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~6_combout\ = (!\partControle|Equal6~6_combout\ & (\partControle|ld_A~5_combout\ & ((!\partControle|state\(3)) # (!\partControle|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal6~6_combout\,
	datab => \partControle|ld_A~5_combout\,
	datac => \partControle|Equal5~0_combout\,
	datad => \partControle|state\(3),
	combout => \partControle|ld_A~6_combout\);

-- Location: LCCOMB_X54_Y32_N16
\partControle|ld_A~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~7_combout\ = (\partControle|ld_A~8_combout\ & (((\partControle|Equal4~0_combout\) # (!\partControle|ld_A~4_combout\)) # (!\partControle|ld_A~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_A~6_combout\,
	datab => \partControle|ld_A~4_combout\,
	datac => \partControle|ld_A~8_combout\,
	datad => \partControle|Equal4~0_combout\,
	combout => \partControle|ld_A~7_combout\);

-- Location: LCCOMB_X52_Y30_N14
\partControle|ld_A\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|ld_A~combout\ = (\partControle|clear~0_combout\ & ((\partControle|ld_A~7_combout\ & (\partControle|ld_A~2_combout\)) # (!\partControle|ld_A~7_combout\ & ((\partControle|ld_A~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_A~2_combout\,
	datab => \partControle|ld_A~combout\,
	datac => \partControle|ld_A~7_combout\,
	datad => \partControle|clear~0_combout\,
	combout => \partControle|ld_A~combout\);

-- Location: LCCOMB_X50_Y31_N16
\banco_regs_i[13]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~98_combout\ = (!\partControle|vd_mux~combout\ & !\partControle|r_mux~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|vd_mux~combout\,
	datad => \partControle|r_mux~combout\,
	combout => \banco_regs_i[13]~98_combout\);

-- Location: LCCOMB_X56_Y32_N26
\partControle|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|Equal3~5_combout\ = (!\partControle|state\(2) & (!\partControle|state\(4) & (\partControle|state\(0) & \partControle|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(2),
	datab => \partControle|state\(4),
	datac => \partControle|state\(0),
	datad => \partControle|Equal3~4_combout\,
	combout => \partControle|Equal3~5_combout\);

-- Location: IOIBUF_X49_Y0_N15
\input[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(9),
	o => \input[9]~input_o\);

-- Location: LCCOMB_X56_Y32_N4
\partControle|slt_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[0]~0_combout\ = (\partControle|Equal5~0_combout\ & ((\partControle|state\(3) & ((\input[3]~input_o\))) # (!\partControle|state\(3) & (\input[9]~input_o\)))) # (!\partControle|Equal5~0_combout\ & (\input[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[9]~input_o\,
	datab => \input[3]~input_o\,
	datac => \partControle|Equal5~0_combout\,
	datad => \partControle|state\(3),
	combout => \partControle|slt_reg[0]~0_combout\);

-- Location: IOIBUF_X58_Y73_N22
\input[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(6),
	o => \input[6]~input_o\);

-- Location: LCCOMB_X56_Y32_N30
\partControle|slt_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[0]~1_combout\ = (\partControle|Equal3~5_combout\) # ((\partControle|Equal4~0_combout\ & ((\input[6]~input_o\))) # (!\partControle|Equal4~0_combout\ & (\partControle|slt_reg[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal4~0_combout\,
	datab => \partControle|Equal3~5_combout\,
	datac => \partControle|slt_reg[0]~0_combout\,
	datad => \input[6]~input_o\,
	combout => \partControle|slt_reg[0]~1_combout\);

-- Location: LCCOMB_X56_Y32_N18
\partControle|slt_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[0]~2_combout\ = (\partControle|slt_reg[0]~1_combout\ & (((\partControle|state\(0)) # (!\partControle|Equal3~4_combout\)) # (!\partControle|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal0~0_combout\,
	datab => \partControle|state\(0),
	datac => \partControle|Equal3~4_combout\,
	datad => \partControle|slt_reg[0]~1_combout\,
	combout => \partControle|slt_reg[0]~2_combout\);

-- Location: LCCOMB_X58_Y33_N30
\partControle|slt_reg[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg\(0) = (!\partControle|Equal0~1_combout\ & ((GLOBAL(\partControle|slt_reg[2]~5clkctrl_outclk\) & ((\partControle|slt_reg[0]~2_combout\))) # (!GLOBAL(\partControle|slt_reg[2]~5clkctrl_outclk\) & (\partControle|slt_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal0~1_combout\,
	datab => \partControle|slt_reg\(0),
	datac => \partControle|slt_reg[0]~2_combout\,
	datad => \partControle|slt_reg[2]~5clkctrl_outclk\,
	combout => \partControle|slt_reg\(0));

-- Location: LCCOMB_X53_Y33_N8
\partControle|wren~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wren~2_combout\ = (\partControle|state\(0) & (!\partControle|state\(3) & (\partControle|state\(1) & \partControle|state\(2)))) # (!\partControle|state\(0) & (\partControle|state\(3) & (!\partControle|state\(1) & !\partControle|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|state\(3),
	datac => \partControle|state\(1),
	datad => \partControle|state\(2),
	combout => \partControle|wren~2_combout\);

-- Location: LCCOMB_X53_Y33_N24
\partControle|wren~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wren~4_combout\ = (\partControle|wren~2_combout\ & !\partControle|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|wren~2_combout\,
	datad => \partControle|state\(4),
	combout => \partControle|wren~4_combout\);

-- Location: LCCOMB_X60_Y32_N14
\partControle|wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wren~combout\ = (\partControle|clear~0_combout\ & ((\partControle|wren~4_combout\ & ((\partControle|Equal10~4_combout\))) # (!\partControle|wren~4_combout\ & (\partControle|wren~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~0_combout\,
	datab => \partControle|wren~combout\,
	datac => \partControle|Equal10~4_combout\,
	datad => \partControle|wren~4_combout\,
	combout => \partControle|wren~combout\);

-- Location: LCCOMB_X60_Y32_N24
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ = (!\reg_A_plus_const[13]~26_combout\ & (\partControle|wren~combout\ & (\reg_A_plus_const[15]~30_combout\ & \reg_A_plus_const[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[13]~26_combout\,
	datab => \partControle|wren~combout\,
	datac => \reg_A_plus_const[15]~30_combout\,
	datad => \reg_A_plus_const[14]~28_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\);

-- Location: LCCOMB_X56_Y35_N8
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\reg_A_plus_const[14]~28_combout\ & (!\reg_A_plus_const[13]~26_combout\ & \reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X56_Y30_N20
\reg_B|q~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~16_combout\ = (\banco_reg|data_o\(15) & (!\partControle|c_mux~combout\ & \partControle|ld_B~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|data_o\(15),
	datac => \partControle|c_mux~combout\,
	datad => \partControle|ld_B~combout\,
	combout => \reg_B|q~16_combout\);

-- Location: LCCOMB_X53_Y30_N8
\reg_B|q[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q[0]~1_combout\ = (\partControle|ld_B~combout\) # (\partControle|clear~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|ld_B~combout\,
	datad => \partControle|clear~combout\,
	combout => \reg_B|q[0]~1_combout\);

-- Location: FF_X56_Y30_N19
\reg_B|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~16_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(15));

-- Location: LCCOMB_X52_Y30_N4
\reg_A|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~0_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(0),
	combout => \reg_A|q~0_combout\);

-- Location: LCCOMB_X52_Y30_N8
\reg_A|q[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q[5]~1_combout\ = (\partControle|ld_A~combout\) # (\partControle|clear~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \partControle|clear~combout\,
	combout => \reg_A|q[5]~1_combout\);

-- Location: FF_X52_Y30_N5
\reg_A|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~0_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(0));

-- Location: LCCOMB_X53_Y31_N0
\reg_A_plus_const[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[0]~0_combout\ = (\reg_A|q\(0) & (\input[0]~input_o\ $ (VCC))) # (!\reg_A|q\(0) & (\input[0]~input_o\ & VCC))
-- \reg_A_plus_const[0]~1\ = CARRY((\reg_A|q\(0) & \input[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(0),
	datab => \input[0]~input_o\,
	datad => VCC,
	combout => \reg_A_plus_const[0]~0_combout\,
	cout => \reg_A_plus_const[0]~1\);

-- Location: LCCOMB_X53_Y31_N2
\reg_A_plus_const[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[1]~2_combout\ = (\input[1]~input_o\ & ((\reg_A|q\(1) & (\reg_A_plus_const[0]~1\ & VCC)) # (!\reg_A|q\(1) & (!\reg_A_plus_const[0]~1\)))) # (!\input[1]~input_o\ & ((\reg_A|q\(1) & (!\reg_A_plus_const[0]~1\)) # (!\reg_A|q\(1) & 
-- ((\reg_A_plus_const[0]~1\) # (GND)))))
-- \reg_A_plus_const[1]~3\ = CARRY((\input[1]~input_o\ & (!\reg_A|q\(1) & !\reg_A_plus_const[0]~1\)) # (!\input[1]~input_o\ & ((!\reg_A_plus_const[0]~1\) # (!\reg_A|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \input[1]~input_o\,
	datab => \reg_A|q\(1),
	datad => VCC,
	cin => \reg_A_plus_const[0]~1\,
	combout => \reg_A_plus_const[1]~2_combout\,
	cout => \reg_A_plus_const[1]~3\);

-- Location: LCCOMB_X52_Y30_N24
\reg_A|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~3_combout\ = (\banco_reg|data_o\(2) & \partControle|ld_A~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(2),
	datac => \partControle|ld_A~combout\,
	combout => \reg_A|q~3_combout\);

-- Location: FF_X52_Y30_N25
\reg_A|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~3_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(2));

-- Location: LCCOMB_X53_Y31_N4
\reg_A_plus_const[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[2]~4_combout\ = ((\reg_A|q\(2) $ (\input[2]~input_o\ $ (!\reg_A_plus_const[1]~3\)))) # (GND)
-- \reg_A_plus_const[2]~5\ = CARRY((\reg_A|q\(2) & ((\input[2]~input_o\) # (!\reg_A_plus_const[1]~3\))) # (!\reg_A|q\(2) & (\input[2]~input_o\ & !\reg_A_plus_const[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(2),
	datab => \input[2]~input_o\,
	datad => VCC,
	cin => \reg_A_plus_const[1]~3\,
	combout => \reg_A_plus_const[2]~4_combout\,
	cout => \reg_A_plus_const[2]~5\);

-- Location: IOIBUF_X72_Y0_N1
\input[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(7),
	o => \input[7]~input_o\);

-- Location: IOIBUF_X56_Y0_N22
\input[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(10),
	o => \input[10]~input_o\);

-- Location: LCCOMB_X57_Y31_N16
\partControle|slt_reg[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[1]~6_combout\ = (\partControle|state\(3) & ((\partControle|Equal5~0_combout\ & (\input[4]~input_o\)) # (!\partControle|Equal5~0_combout\ & ((\input[10]~input_o\))))) # (!\partControle|state\(3) & (((\input[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[4]~input_o\,
	datab => \input[10]~input_o\,
	datac => \partControle|state\(3),
	datad => \partControle|Equal5~0_combout\,
	combout => \partControle|slt_reg[1]~6_combout\);

-- Location: LCCOMB_X57_Y31_N6
\partControle|slt_reg[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg[1]~7_combout\ = (\partControle|ld_A~8_combout\ & ((\partControle|Equal4~0_combout\ & (\input[7]~input_o\)) # (!\partControle|Equal4~0_combout\ & ((\partControle|slt_reg[1]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[7]~input_o\,
	datab => \partControle|ld_A~8_combout\,
	datac => \partControle|slt_reg[1]~6_combout\,
	datad => \partControle|Equal4~0_combout\,
	combout => \partControle|slt_reg[1]~7_combout\);

-- Location: LCCOMB_X58_Y33_N4
\partControle|slt_reg[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|slt_reg\(1) = (!\partControle|Equal0~1_combout\ & ((GLOBAL(\partControle|slt_reg[2]~5clkctrl_outclk\) & ((\partControle|slt_reg[1]~7_combout\))) # (!GLOBAL(\partControle|slt_reg[2]~5clkctrl_outclk\) & (\partControle|slt_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|Equal0~1_combout\,
	datab => \partControle|slt_reg\(1),
	datac => \partControle|slt_reg[1]~7_combout\,
	datad => \partControle|slt_reg[2]~5clkctrl_outclk\,
	combout => \partControle|slt_reg\(1));

-- Location: LCCOMB_X60_Y32_N18
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ = (!\reg_A_plus_const[13]~26_combout\ & (\reg_A_plus_const[15]~30_combout\ & (\partControle|wren~combout\ & !\reg_A_plus_const[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[13]~26_combout\,
	datab => \reg_A_plus_const[15]~30_combout\,
	datac => \partControle|wren~combout\,
	datad => \reg_A_plus_const[14]~28_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\);

-- Location: LCCOMB_X56_Y35_N30
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\reg_A_plus_const[14]~28_combout\ & (!\reg_A_plus_const[13]~26_combout\ & \reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: LCCOMB_X54_Y31_N8
\reg_B|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~4_combout\ = (\partControle|ld_B~combout\ & ((\partControle|c_mux~combout\ & ((\input[3]~input_o\))) # (!\partControle|c_mux~combout\ & (\banco_reg|data_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|c_mux~combout\,
	datab => \banco_reg|data_o\(3),
	datac => \partControle|ld_B~combout\,
	datad => \input[3]~input_o\,
	combout => \reg_B|q~4_combout\);

-- Location: FF_X54_Y30_N21
\reg_B|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~4_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(3));

-- Location: LCCOMB_X60_Y32_N12
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ = (!\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[15]~30_combout\ & (\reg_A_plus_const[13]~26_combout\ & \partControle|wren~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datab => \reg_A_plus_const[15]~30_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \partControle|wren~combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\);

-- Location: LCCOMB_X56_Y35_N20
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (!\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[13]~26_combout\ & \reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: LCCOMB_X53_Y31_N6
\reg_A_plus_const[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[3]~6_combout\ = (\input[3]~input_o\ & ((\reg_A|q\(3) & (\reg_A_plus_const[2]~5\ & VCC)) # (!\reg_A|q\(3) & (!\reg_A_plus_const[2]~5\)))) # (!\input[3]~input_o\ & ((\reg_A|q\(3) & (!\reg_A_plus_const[2]~5\)) # (!\reg_A|q\(3) & 
-- ((\reg_A_plus_const[2]~5\) # (GND)))))
-- \reg_A_plus_const[3]~7\ = CARRY((\input[3]~input_o\ & (!\reg_A|q\(3) & !\reg_A_plus_const[2]~5\)) # (!\input[3]~input_o\ & ((!\reg_A_plus_const[2]~5\) # (!\reg_A|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \input[3]~input_o\,
	datab => \reg_A|q\(3),
	datad => VCC,
	cin => \reg_A_plus_const[2]~5\,
	combout => \reg_A_plus_const[3]~6_combout\,
	cout => \reg_A_plus_const[3]~7\);

-- Location: LCCOMB_X53_Y31_N8
\reg_A_plus_const[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[4]~8_combout\ = ((\input[4]~input_o\ $ (\reg_A|q\(4) $ (!\reg_A_plus_const[3]~7\)))) # (GND)
-- \reg_A_plus_const[4]~9\ = CARRY((\input[4]~input_o\ & ((\reg_A|q\(4)) # (!\reg_A_plus_const[3]~7\))) # (!\input[4]~input_o\ & (\reg_A|q\(4) & !\reg_A_plus_const[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \input[4]~input_o\,
	datab => \reg_A|q\(4),
	datad => VCC,
	cin => \reg_A_plus_const[3]~7\,
	combout => \reg_A_plus_const[4]~8_combout\,
	cout => \reg_A_plus_const[4]~9\);

-- Location: LCCOMB_X53_Y31_N10
\reg_A_plus_const[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[5]~10_combout\ = (\input[5]~input_o\ & ((\reg_A|q\(5) & (\reg_A_plus_const[4]~9\ & VCC)) # (!\reg_A|q\(5) & (!\reg_A_plus_const[4]~9\)))) # (!\input[5]~input_o\ & ((\reg_A|q\(5) & (!\reg_A_plus_const[4]~9\)) # (!\reg_A|q\(5) & 
-- ((\reg_A_plus_const[4]~9\) # (GND)))))
-- \reg_A_plus_const[5]~11\ = CARRY((\input[5]~input_o\ & (!\reg_A|q\(5) & !\reg_A_plus_const[4]~9\)) # (!\input[5]~input_o\ & ((!\reg_A_plus_const[4]~9\) # (!\reg_A|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \input[5]~input_o\,
	datab => \reg_A|q\(5),
	datad => VCC,
	cin => \reg_A_plus_const[4]~9\,
	combout => \reg_A_plus_const[5]~10_combout\,
	cout => \reg_A_plus_const[5]~11\);

-- Location: LCCOMB_X53_Y31_N12
\reg_A_plus_const[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[6]~12_combout\ = (\reg_A|q\(6) & (\reg_A_plus_const[5]~11\ $ (GND))) # (!\reg_A|q\(6) & (!\reg_A_plus_const[5]~11\ & VCC))
-- \reg_A_plus_const[6]~13\ = CARRY((\reg_A|q\(6) & !\reg_A_plus_const[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(6),
	datad => VCC,
	cin => \reg_A_plus_const[5]~11\,
	combout => \reg_A_plus_const[6]~12_combout\,
	cout => \reg_A_plus_const[6]~13\);

-- Location: LCCOMB_X52_Y30_N6
\reg_A|q~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~8_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(7),
	combout => \reg_A|q~8_combout\);

-- Location: FF_X52_Y30_N7
\reg_A|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~8_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(7));

-- Location: LCCOMB_X53_Y31_N14
\reg_A_plus_const[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[7]~14_combout\ = (\reg_A|q\(7) & (!\reg_A_plus_const[6]~13\)) # (!\reg_A|q\(7) & ((\reg_A_plus_const[6]~13\) # (GND)))
-- \reg_A_plus_const[7]~15\ = CARRY((!\reg_A_plus_const[6]~13\) # (!\reg_A|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(7),
	datad => VCC,
	cin => \reg_A_plus_const[6]~13\,
	combout => \reg_A_plus_const[7]~14_combout\,
	cout => \reg_A_plus_const[7]~15\);

-- Location: LCCOMB_X52_Y30_N12
\reg_A|q~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~9_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(8),
	combout => \reg_A|q~9_combout\);

-- Location: FF_X52_Y30_N13
\reg_A|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~9_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(8));

-- Location: LCCOMB_X53_Y31_N16
\reg_A_plus_const[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[8]~16_combout\ = (\reg_A|q\(8) & (\reg_A_plus_const[7]~15\ $ (GND))) # (!\reg_A|q\(8) & (!\reg_A_plus_const[7]~15\ & VCC))
-- \reg_A_plus_const[8]~17\ = CARRY((\reg_A|q\(8) & !\reg_A_plus_const[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_A|q\(8),
	datad => VCC,
	cin => \reg_A_plus_const[7]~15\,
	combout => \reg_A_plus_const[8]~16_combout\,
	cout => \reg_A_plus_const[8]~17\);

-- Location: LCCOMB_X54_Y31_N26
\reg_B|q~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~10_combout\ = (!\partControle|c_mux~combout\ & (\banco_reg|data_o\(9) & \partControle|ld_B~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|c_mux~combout\,
	datab => \banco_reg|data_o\(9),
	datac => \partControle|ld_B~combout\,
	combout => \reg_B|q~10_combout\);

-- Location: FF_X54_Y30_N15
\reg_B|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~10_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(9));

-- Location: LCCOMB_X54_Y31_N14
\reg_B|q~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~11_combout\ = (\partControle|ld_B~combout\ & (!\partControle|c_mux~combout\ & \banco_reg|data_o\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_B~combout\,
	datab => \partControle|c_mux~combout\,
	datad => \banco_reg|data_o\(10),
	combout => \reg_B|q~11_combout\);

-- Location: FF_X54_Y31_N3
\reg_B|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~11_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(10));

-- Location: LCCOMB_X54_Y31_N4
\ula1|l10|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l10|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(10) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(10),
	datab => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l10|Yi~0_combout\);

-- Location: LCCOMB_X54_Y31_N2
\ula1|l10|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l10|Xi~3_combout\ = (\reg_A|q\(10) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(10)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(10) & ((\partControle|slt_ula\(1) & ((\reg_B|q\(10)) # (\partControle|slt_ula\(0)))) # (!\partControle|slt_ula\(1) & 
-- (\reg_B|q\(10) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(10),
	datab => \partControle|slt_ula\(1),
	datac => \reg_B|q\(10),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l10|Xi~3_combout\);

-- Location: LCCOMB_X54_Y31_N12
\ula1|l10|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l10|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l10|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datac => \reg_A|q\(10),
	datad => \ula1|l10|Xi~3_combout\,
	combout => \ula1|l10|Xi~4_combout\);

-- Location: LCCOMB_X56_Y30_N8
\ula1|l9|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l9|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(9) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(9),
	datab => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l9|Yi~0_combout\);

-- Location: LCCOMB_X54_Y30_N14
\ula1|l9|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l9|Xi~3_combout\ = (\reg_A|q\(9) & (\partControle|slt_ula\(1) $ (((\partControle|slt_ula\(0)) # (\reg_B|q\(9)))))) # (!\reg_A|q\(9) & ((\partControle|slt_ula\(0) & ((\reg_B|q\(9)) # (\partControle|slt_ula\(1)))) # (!\partControle|slt_ula\(0) & 
-- (\reg_B|q\(9) & \partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(9),
	datab => \partControle|slt_ula\(0),
	datac => \reg_B|q\(9),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l9|Xi~3_combout\);

-- Location: LCCOMB_X54_Y30_N4
\ula1|l9|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l9|Xi~4_combout\ = (\partControle|slt_ula\(2) & (\ula1|l9|Xi~3_combout\)) # (!\partControle|slt_ula\(2) & ((\reg_A|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l9|Xi~3_combout\,
	datad => \reg_A|q\(9),
	combout => \ula1|l9|Xi~4_combout\);

-- Location: LCCOMB_X56_Y30_N12
\ula1|l8|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l8|Xi~3_combout\ = (\reg_A|q\(8) & (\partControle|slt_ula\(1) $ (((\partControle|slt_ula\(0)) # (\reg_B|q\(8)))))) # (!\reg_A|q\(8) & ((\partControle|slt_ula\(0) & ((\reg_B|q\(8)) # (\partControle|slt_ula\(1)))) # (!\partControle|slt_ula\(0) & 
-- (\reg_B|q\(8) & \partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(8),
	datab => \partControle|slt_ula\(0),
	datac => \reg_B|q\(8),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l8|Xi~3_combout\);

-- Location: LCCOMB_X56_Y30_N22
\ula1|l8|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l8|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l8|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_A|q\(8),
	datac => \partControle|slt_ula\(2),
	datad => \ula1|l8|Xi~3_combout\,
	combout => \ula1|l8|Xi~4_combout\);

-- Location: LCCOMB_X54_Y30_N6
\ula1|l7|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l7|Xi~3_combout\ = (\reg_A|q\(7) & (\partControle|slt_ula\(1) $ (((\partControle|slt_ula\(0)) # (\reg_B|q\(7)))))) # (!\reg_A|q\(7) & ((\partControle|slt_ula\(0) & ((\reg_B|q\(7)) # (\partControle|slt_ula\(1)))) # (!\partControle|slt_ula\(0) & 
-- (\reg_B|q\(7) & \partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(7),
	datab => \partControle|slt_ula\(0),
	datac => \reg_B|q\(7),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l7|Xi~3_combout\);

-- Location: LCCOMB_X54_Y30_N26
\ula1|l7|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l7|Xi~4_combout\ = (\partControle|slt_ula\(2) & (\ula1|l7|Xi~3_combout\)) # (!\partControle|slt_ula\(2) & ((\reg_A|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l7|Xi~3_combout\,
	datab => \reg_A|q\(7),
	datad => \partControle|slt_ula\(2),
	combout => \ula1|l7|Xi~4_combout\);

-- Location: LCCOMB_X54_Y31_N10
\reg_B|q~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~7_combout\ = (\partControle|ld_B~combout\ & (!\partControle|c_mux~combout\ & \banco_reg|data_o\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_B~combout\,
	datac => \partControle|c_mux~combout\,
	datad => \banco_reg|data_o\(6),
	combout => \reg_B|q~7_combout\);

-- Location: FF_X54_Y31_N29
\reg_B|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~7_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(6));

-- Location: LCCOMB_X56_Y30_N4
\ula1|l6|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l6|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(6) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_ula\(1),
	datac => \reg_B|q\(6),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l6|Yi~0_combout\);

-- Location: LCCOMB_X53_Y30_N12
\reg_B|q~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~6_combout\ = (\partControle|ld_B~combout\ & ((\partControle|c_mux~combout\ & ((\input[5]~input_o\))) # (!\partControle|c_mux~combout\ & (\banco_reg|data_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(5),
	datab => \partControle|c_mux~combout\,
	datac => \partControle|ld_B~combout\,
	datad => \input[5]~input_o\,
	combout => \reg_B|q~6_combout\);

-- Location: FF_X53_Y30_N1
\reg_B|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~6_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(5));

-- Location: LCCOMB_X55_Y30_N8
\ula1|l5|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l5|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(5) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \reg_B|q\(5),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l5|Yi~0_combout\);

-- Location: LCCOMB_X53_Y30_N14
\reg_B|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~5_combout\ = (\partControle|ld_B~combout\ & ((\partControle|c_mux~combout\ & ((\input[4]~input_o\))) # (!\partControle|c_mux~combout\ & (\banco_reg|data_o\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(4),
	datab => \partControle|c_mux~combout\,
	datac => \partControle|ld_B~combout\,
	datad => \input[4]~input_o\,
	combout => \reg_B|q~5_combout\);

-- Location: FF_X53_Y30_N11
\reg_B|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~5_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(4));

-- Location: LCCOMB_X53_Y30_N18
\ula1|l4|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l4|Xi~3_combout\ = (\reg_A|q\(4) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(4)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(4) & ((\reg_B|q\(4) & ((\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0)))) # (!\reg_B|q\(4) & 
-- (\partControle|slt_ula\(1) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(4),
	datab => \reg_A|q\(4),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l4|Xi~3_combout\);

-- Location: LCCOMB_X55_Y30_N4
\ula1|l4|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l4|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l4|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \reg_A|q\(4),
	datad => \ula1|l4|Xi~3_combout\,
	combout => \ula1|l4|Xi~4_combout\);

-- Location: LCCOMB_X53_Y30_N28
\ula1|l4|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l4|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(4) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(4),
	datab => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l4|Yi~0_combout\);

-- Location: LCCOMB_X54_Y30_N18
\ula1|l3|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l3|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(3) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(3),
	datac => \partControle|slt_ula\(0),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l3|Yi~0_combout\);

-- Location: LCCOMB_X54_Y30_N20
\ula1|l3|Xi~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l3|Xi~2_combout\ = (\partControle|slt_ula\(2) & ((\partControle|slt_ula\(0)) # ((\reg_B|q\(3) & \partControle|slt_ula\(1))))) # (!\partControle|slt_ula\(2) & (((!\reg_B|q\(3) & !\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \partControle|slt_ula\(2),
	datac => \reg_B|q\(3),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l3|Xi~2_combout\);

-- Location: LCCOMB_X54_Y30_N0
\ula1|l3|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l3|Xi~3_combout\ = (\partControle|slt_ula\(1) & ((\reg_A|q\(3) $ (\ula1|l3|Xi~2_combout\)))) # (!\partControle|slt_ula\(1) & ((\reg_B|q\(3) & ((\reg_A|q\(3)) # (\ula1|l3|Xi~2_combout\))) # (!\reg_B|q\(3) & (\reg_A|q\(3) & \ula1|l3|Xi~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(3),
	datab => \partControle|slt_ula\(1),
	datac => \reg_A|q\(3),
	datad => \ula1|l3|Xi~2_combout\,
	combout => \ula1|l3|Xi~3_combout\);

-- Location: LCCOMB_X55_Y30_N10
\ula1|o3|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o3|cout~0_combout\ = (\ula1|l3|Xi~3_combout\ & ((\ula1|o2|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l3|Yi~0_combout\)))) # (!\ula1|l3|Xi~3_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l3|Yi~0_combout\ & \ula1|o2|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l3|Yi~0_combout\,
	datac => \ula1|l3|Xi~3_combout\,
	datad => \ula1|o2|cout~0_combout\,
	combout => \ula1|o3|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N16
\ula1|o4|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o4|cout~0_combout\ = (\ula1|l4|Xi~4_combout\ & ((\ula1|o3|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l4|Yi~0_combout\)))) # (!\ula1|l4|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l4|Yi~0_combout\ & \ula1|o3|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l4|Xi~4_combout\,
	datac => \ula1|l4|Yi~0_combout\,
	datad => \ula1|o3|cout~0_combout\,
	combout => \ula1|o4|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N6
\ula1|o5|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o5|cout~0_combout\ = (\ula1|l5|Xi~4_combout\ & ((\ula1|o4|cout~0_combout\) # ((!\ula1|l5|Yi~0_combout\ & !\partControle|slt_ula\(2))))) # (!\ula1|l5|Xi~4_combout\ & (!\ula1|l5|Yi~0_combout\ & (!\partControle|slt_ula\(2) & \ula1|o4|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l5|Yi~0_combout\,
	datab => \partControle|slt_ula\(2),
	datac => \ula1|l5|Xi~4_combout\,
	datad => \ula1|o4|cout~0_combout\,
	combout => \ula1|o5|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N12
\ula1|o6|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o6|cout~0_combout\ = (\ula1|l6|Xi~4_combout\ & ((\ula1|o5|cout~0_combout\) # ((!\ula1|l6|Yi~0_combout\ & !\partControle|slt_ula\(2))))) # (!\ula1|l6|Xi~4_combout\ & (!\ula1|l6|Yi~0_combout\ & (!\partControle|slt_ula\(2) & \ula1|o5|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l6|Yi~0_combout\,
	datab => \partControle|slt_ula\(2),
	datac => \ula1|l6|Xi~4_combout\,
	datad => \ula1|o5|cout~0_combout\,
	combout => \ula1|o6|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N22
\ula1|o7|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o7|cout~0_combout\ = (\ula1|l7|Xi~4_combout\ & ((\ula1|o6|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l7|Yi~0_combout\)))) # (!\ula1|l7|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l7|Yi~0_combout\ & \ula1|o6|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l7|Yi~0_combout\,
	datac => \ula1|l7|Xi~4_combout\,
	datad => \ula1|o6|cout~0_combout\,
	combout => \ula1|o7|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N20
\ula1|o8|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o8|cout~0_combout\ = (\ula1|l8|Xi~4_combout\ & ((\ula1|o7|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l8|Yi~0_combout\)))) # (!\ula1|l8|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (\ula1|o7|cout~0_combout\ & !\ula1|l8|Yi~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l8|Xi~4_combout\,
	datac => \ula1|o7|cout~0_combout\,
	datad => \ula1|l8|Yi~0_combout\,
	combout => \ula1|o8|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N2
\ula1|o9|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o9|cout~0_combout\ = (\ula1|l9|Xi~4_combout\ & ((\ula1|o8|cout~0_combout\) # ((!\ula1|l9|Yi~0_combout\ & !\partControle|slt_ula\(2))))) # (!\ula1|l9|Xi~4_combout\ & (!\ula1|l9|Yi~0_combout\ & (!\partControle|slt_ula\(2) & \ula1|o8|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l9|Yi~0_combout\,
	datab => \ula1|l9|Xi~4_combout\,
	datac => \partControle|slt_ula\(2),
	datad => \ula1|o8|cout~0_combout\,
	combout => \ula1|o9|cout~0_combout\);

-- Location: LCCOMB_X55_Y30_N28
\ula1|o10|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o10|s~combout\ = \ula1|l10|Xi~4_combout\ $ (\ula1|o9|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l10|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l10|Yi~0_combout\,
	datac => \ula1|l10|Xi~4_combout\,
	datad => \ula1|o9|cout~0_combout\,
	combout => \ula1|o10|s~combout\);

-- Location: LCCOMB_X56_Y30_N2
\ula1|o9|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o9|s~combout\ = \ula1|l9|Xi~4_combout\ $ (\ula1|o8|cout~0_combout\ $ (((\ula1|l9|Yi~0_combout\) # (\partControle|slt_ula\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l9|Yi~0_combout\,
	datab => \ula1|l9|Xi~4_combout\,
	datac => \partControle|slt_ula\(2),
	datad => \ula1|o8|cout~0_combout\,
	combout => \ula1|o9|s~combout\);

-- Location: LCCOMB_X52_Y30_N30
\reg_A|q~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~12_combout\ = (\banco_reg|data_o\(11) & \partControle|ld_A~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|data_o\(11),
	datac => \partControle|ld_A~combout\,
	combout => \reg_A|q~12_combout\);

-- Location: FF_X52_Y30_N31
\reg_A|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~12_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(11));

-- Location: LCCOMB_X53_Y31_N18
\reg_A_plus_const[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[9]~18_combout\ = (\reg_A|q\(9) & (!\reg_A_plus_const[8]~17\)) # (!\reg_A|q\(9) & ((\reg_A_plus_const[8]~17\) # (GND)))
-- \reg_A_plus_const[9]~19\ = CARRY((!\reg_A_plus_const[8]~17\) # (!\reg_A|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_A|q\(9),
	datad => VCC,
	cin => \reg_A_plus_const[8]~17\,
	combout => \reg_A_plus_const[9]~18_combout\,
	cout => \reg_A_plus_const[9]~19\);

-- Location: LCCOMB_X53_Y31_N20
\reg_A_plus_const[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[10]~20_combout\ = (\reg_A|q\(10) & (\reg_A_plus_const[9]~19\ $ (GND))) # (!\reg_A|q\(10) & (!\reg_A_plus_const[9]~19\ & VCC))
-- \reg_A_plus_const[10]~21\ = CARRY((\reg_A|q\(10) & !\reg_A_plus_const[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(10),
	datad => VCC,
	cin => \reg_A_plus_const[9]~19\,
	combout => \reg_A_plus_const[10]~20_combout\,
	cout => \reg_A_plus_const[10]~21\);

-- Location: LCCOMB_X53_Y31_N22
\reg_A_plus_const[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[11]~22_combout\ = (\reg_A|q\(11) & (!\reg_A_plus_const[10]~21\)) # (!\reg_A|q\(11) & ((\reg_A_plus_const[10]~21\) # (GND)))
-- \reg_A_plus_const[11]~23\ = CARRY((!\reg_A_plus_const[10]~21\) # (!\reg_A|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(11),
	datad => VCC,
	cin => \reg_A_plus_const[10]~21\,
	combout => \reg_A_plus_const[11]~22_combout\,
	cout => \reg_A_plus_const[11]~23\);

-- Location: LCCOMB_X54_Y31_N18
\reg_B|q~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~13_combout\ = (\banco_reg|data_o\(12) & (\partControle|ld_B~combout\ & !\partControle|c_mux~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(12),
	datab => \partControle|ld_B~combout\,
	datac => \partControle|c_mux~combout\,
	combout => \reg_B|q~13_combout\);

-- Location: FF_X54_Y31_N15
\reg_B|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~13_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(12));

-- Location: M9K_X51_Y42_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N24
\banco_regs_i[12]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~87_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\,
	combout => \banco_regs_i[12]~87_combout\);

-- Location: LCCOMB_X60_Y32_N28
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ = (\reg_A_plus_const[13]~26_combout\ & (\partControle|wren~combout\ & (\reg_A_plus_const[14]~28_combout\ & \reg_A_plus_const[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[13]~26_combout\,
	datab => \partControle|wren~combout\,
	datac => \reg_A_plus_const[14]~28_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\);

-- Location: LCCOMB_X60_Y32_N30
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[13]~26_combout\ & \reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: M9K_X64_Y50_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N6
\banco_regs_i[12]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~88_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\,
	combout => \banco_regs_i[12]~88_combout\);

-- Location: LCCOMB_X57_Y32_N16
\banco_regs_i[12]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~89_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[12]~87_combout\) # (\banco_regs_i[12]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[12]~87_combout\,
	datab => \banco_regs_i[12]~88_combout\,
	datad => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	combout => \banco_regs_i[12]~89_combout\);

-- Location: LCCOMB_X60_Y32_N16
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ = (!\reg_A_plus_const[13]~26_combout\ & (\partControle|wren~combout\ & (!\reg_A_plus_const[15]~30_combout\ & !\reg_A_plus_const[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[13]~26_combout\,
	datab => \partControle|wren~combout\,
	datac => \reg_A_plus_const[15]~30_combout\,
	datad => \reg_A_plus_const[14]~28_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\);

-- Location: LCCOMB_X56_Y35_N28
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\ = (!\reg_A_plus_const[14]~28_combout\ & (!\reg_A_plus_const[13]~26_combout\ & !\reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\);

-- Location: M9K_X78_Y46_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128B512B5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N0
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ = (!\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[13]~26_combout\ & (\partControle|wren~combout\ & !\reg_A_plus_const[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datab => \reg_A_plus_const[13]~26_combout\,
	datac => \partControle|wren~combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\);

-- Location: LCCOMB_X60_Y32_N26
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[13]~26_combout\ & !\reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X78_Y45_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y45_N20
\banco_regs_i[12]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~84_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\,
	combout => \banco_regs_i[12]~84_combout\);

-- Location: LCCOMB_X60_Y32_N10
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ = (\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[13]~26_combout\ & (\partControle|wren~combout\ & !\reg_A_plus_const[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datab => \reg_A_plus_const[13]~26_combout\,
	datac => \partControle|wren~combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\);

-- Location: LCCOMB_X60_Y32_N8
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\reg_A_plus_const[14]~28_combout\ & (\reg_A_plus_const[13]~26_combout\ & !\reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M9K_X64_Y32_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N6
\mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ = (\reg_A_plus_const[14]~28_combout\ & (\partControle|wren~combout\ & (!\reg_A_plus_const[13]~26_combout\ & !\reg_A_plus_const[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datab => \partControle|wren~combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\);

-- Location: LCCOMB_X56_Y35_N6
\mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (\reg_A_plus_const[14]~28_combout\ & (!\reg_A_plus_const[13]~26_combout\ & !\reg_A_plus_const[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A_plus_const[14]~28_combout\,
	datac => \reg_A_plus_const[13]~26_combout\,
	datad => \reg_A_plus_const[15]~30_combout\,
	combout => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X78_Y43_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y32_N12
\banco_regs_i[12]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~85_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\,
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\,
	combout => \banco_regs_i[12]~85_combout\);

-- Location: LCCOMB_X57_Y32_N22
\banco_regs_i[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~86_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[12]~84_combout\) # (\banco_regs_i[12]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[12]~84_combout\,
	datad => \banco_regs_i[12]~85_combout\,
	combout => \banco_regs_i[12]~86_combout\);

-- Location: LCCOMB_X56_Y31_N16
\ula1|shift|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux4~0_combout\ = (!\partControle|slt_ula\(2) & (\partControle|slt_ula\(1) & \partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|shift|Mux4~0_combout\);

-- Location: LCCOMB_X53_Y30_N6
\reg_B|q~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~14_combout\ = (!\partControle|c_mux~combout\ & (\banco_reg|data_o\(13) & \partControle|ld_B~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|c_mux~combout\,
	datac => \banco_reg|data_o\(13),
	datad => \partControle|ld_B~combout\,
	combout => \reg_B|q~14_combout\);

-- Location: FF_X53_Y30_N27
\reg_B|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~14_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(13));

-- Location: LCCOMB_X53_Y30_N26
\ula1|l13|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l13|Xi~3_combout\ = (\reg_A|q\(13) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(13)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(13) & ((\partControle|slt_ula\(1) & ((\reg_B|q\(13)) # (\partControle|slt_ula\(0)))) # (!\partControle|slt_ula\(1) & 
-- (\reg_B|q\(13) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(13),
	datab => \partControle|slt_ula\(1),
	datac => \reg_B|q\(13),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l13|Xi~3_combout\);

-- Location: LCCOMB_X53_Y30_N2
\ula1|l13|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l13|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l13|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(13),
	datac => \ula1|l13|Xi~3_combout\,
	datad => \partControle|slt_ula\(2),
	combout => \ula1|l13|Xi~4_combout\);

-- Location: LCCOMB_X53_Y30_N10
\ula1|l13|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l13|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(13) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(13),
	datab => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l13|Yi~0_combout\);

-- Location: LCCOMB_X56_Y31_N26
\ula1|l12|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l12|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(12) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_ula\(1),
	datac => \reg_B|q\(12),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l12|Yi~0_combout\);

-- Location: LCCOMB_X58_Y30_N28
\ula1|l12|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l12|Xi~3_combout\ = (\partControle|slt_ula\(1) & (\reg_A|q\(12) $ (((\reg_B|q\(12)) # (\partControle|slt_ula\(0)))))) # (!\partControle|slt_ula\(1) & ((\reg_B|q\(12) & ((\reg_A|q\(12)) # (\partControle|slt_ula\(0)))) # (!\reg_B|q\(12) & 
-- (\reg_A|q\(12) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \reg_B|q\(12),
	datac => \reg_A|q\(12),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l12|Xi~3_combout\);

-- Location: LCCOMB_X58_Y30_N18
\ula1|l12|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l12|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l12|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datac => \reg_A|q\(12),
	datad => \ula1|l12|Xi~3_combout\,
	combout => \ula1|l12|Xi~4_combout\);

-- Location: LCCOMB_X56_Y31_N12
\ula1|l11|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l11|Xi~3_combout\ = (\reg_A|q\(11) & (\partControle|slt_ula\(1) $ (((\partControle|slt_ula\(0)) # (\reg_B|q\(11)))))) # (!\reg_A|q\(11) & ((\partControle|slt_ula\(0) & ((\reg_B|q\(11)) # (\partControle|slt_ula\(1)))) # (!\partControle|slt_ula\(0) & 
-- (\reg_B|q\(11) & \partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \reg_B|q\(11),
	datac => \reg_A|q\(11),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l11|Xi~3_combout\);

-- Location: LCCOMB_X56_Y31_N30
\ula1|l11|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l11|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l11|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datac => \reg_A|q\(11),
	datad => \ula1|l11|Xi~3_combout\,
	combout => \ula1|l11|Xi~4_combout\);

-- Location: LCCOMB_X55_Y30_N14
\ula1|o10|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o10|cout~0_combout\ = (\ula1|l10|Xi~4_combout\ & ((\ula1|o9|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l10|Yi~0_combout\)))) # (!\ula1|l10|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l10|Yi~0_combout\ & 
-- \ula1|o9|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l10|Yi~0_combout\,
	datac => \ula1|l10|Xi~4_combout\,
	datad => \ula1|o9|cout~0_combout\,
	combout => \ula1|o10|cout~0_combout\);

-- Location: LCCOMB_X55_Y31_N0
\ula1|o11|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o11|cout~0_combout\ = (\ula1|l11|Xi~4_combout\ & ((\ula1|o10|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l11|Yi~0_combout\)))) # (!\ula1|l11|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l11|Yi~0_combout\ & 
-- \ula1|o10|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l11|Yi~0_combout\,
	datac => \ula1|l11|Xi~4_combout\,
	datad => \ula1|o10|cout~0_combout\,
	combout => \ula1|o11|cout~0_combout\);

-- Location: LCCOMB_X55_Y31_N20
\ula1|o12|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o12|cout~0_combout\ = (\ula1|l12|Xi~4_combout\ & ((\ula1|o11|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l12|Yi~0_combout\)))) # (!\ula1|l12|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l12|Yi~0_combout\ & 
-- \ula1|o11|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l12|Yi~0_combout\,
	datac => \ula1|l12|Xi~4_combout\,
	datad => \ula1|o11|cout~0_combout\,
	combout => \ula1|o12|cout~0_combout\);

-- Location: LCCOMB_X55_Y31_N6
\ula1|o13|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o13|s~combout\ = \ula1|l13|Xi~4_combout\ $ (\ula1|o12|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l13|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l13|Xi~4_combout\,
	datac => \ula1|l13|Yi~0_combout\,
	datad => \ula1|o12|cout~0_combout\,
	combout => \ula1|o13|s~combout\);

-- Location: LCCOMB_X55_Y31_N14
\ula1|o12|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o12|s~combout\ = \ula1|l12|Xi~4_combout\ $ (\ula1|o11|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l12|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l12|Yi~0_combout\,
	datac => \ula1|l12|Xi~4_combout\,
	datad => \ula1|o11|cout~0_combout\,
	combout => \ula1|o12|s~combout\);

-- Location: LCCOMB_X56_Y31_N20
\ula1|shift|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux3~0_combout\ = (\ula1|des~0_combout\ & (\ula1|o11|s~combout\ & (!\partControle|slt_ula\(0)))) # (!\ula1|des~0_combout\ & (((\ula1|o12|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|o11|s~combout\,
	datab => \ula1|des~0_combout\,
	datac => \partControle|slt_ula\(0),
	datad => \ula1|o12|s~combout\,
	combout => \ula1|shift|Mux3~0_combout\);

-- Location: LCCOMB_X56_Y31_N14
\ula1|shift|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux3~1_combout\ = (\ula1|shift|Mux3~0_combout\) # ((\ula1|shift|Mux4~0_combout\ & \ula1|o13|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula1|shift|Mux4~0_combout\,
	datac => \ula1|o13|s~combout\,
	datad => \ula1|shift|Mux3~0_combout\,
	combout => \ula1|shift|Mux3~1_combout\);

-- Location: LCCOMB_X57_Y32_N28
\banco_regs_i[12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[12]~90_combout\ = (\partControle|r_mux~combout\ & ((\banco_regs_i[12]~89_combout\) # ((\banco_regs_i[12]~86_combout\)))) # (!\partControle|r_mux~combout\ & (((!\ula1|shift|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \banco_regs_i[12]~89_combout\,
	datac => \banco_regs_i[12]~86_combout\,
	datad => \ula1|shift|Mux3~1_combout\,
	combout => \banco_regs_i[12]~90_combout\);

-- Location: LCCOMB_X57_Y32_N6
\banco_reg|reg_image~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~24_combout\ = (!\partControle|clear~combout\ & ((\partControle|vd_mux~combout\ & (\input[12]~input_o\)) # (!\partControle|vd_mux~combout\ & ((\banco_regs_i[12]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \input[12]~input_o\,
	datac => \partControle|clear~combout\,
	datad => \banco_regs_i[12]~90_combout\,
	combout => \banco_reg|reg_image~24_combout\);

-- Location: LCCOMB_X56_Y32_N24
\banco_reg|reg_image[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][12]~feeder_combout\ = \banco_reg|reg_image~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~24_combout\,
	combout => \banco_reg|reg_image[5][12]~feeder_combout\);

-- Location: LCCOMB_X53_Y33_N28
\partControle|wr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wr~4_combout\ = (\partControle|state\(1) & (!\partControle|state\(2) & ((!\partControle|state\(3)) # (!\partControle|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(0),
	datab => \partControle|state\(3),
	datac => \partControle|state\(1),
	datad => \partControle|state\(2),
	combout => \partControle|wr~4_combout\);

-- Location: LCCOMB_X53_Y33_N4
\partControle|wren~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wren~3_combout\ = (\partControle|ld_A~8_combout\ & (!\partControle|Equal4~0_combout\ & \partControle|ld_A~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_A~8_combout\,
	datac => \partControle|Equal4~0_combout\,
	datad => \partControle|ld_A~6_combout\,
	combout => \partControle|wren~3_combout\);

-- Location: LCCOMB_X53_Y33_N14
\partControle|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|comb~0_combout\ = (\partControle|wr~4_combout\ & (\partControle|state\(4) & ((!\partControle|clear~0_combout\) # (!\partControle|wren~3_combout\)))) # (!\partControle|wr~4_combout\ & (((!\partControle|clear~0_combout\)) # 
-- (!\partControle|wren~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|wr~4_combout\,
	datab => \partControle|wren~3_combout\,
	datac => \partControle|clear~0_combout\,
	datad => \partControle|state\(4),
	combout => \partControle|comb~0_combout\);

-- Location: LCCOMB_X53_Y33_N20
\partControle|wr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wr~2_combout\ = (\partControle|state\(3) & (\partControle|state\(2) & (\partControle|state\(1) & !\partControle|state\(4)))) # (!\partControle|state\(3) & (!\partControle|state\(2) & (!\partControle|state\(1) & \partControle|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|state\(3),
	datab => \partControle|state\(2),
	datac => \partControle|state\(1),
	datad => \partControle|state\(4),
	combout => \partControle|wr~2_combout\);

-- Location: LCCOMB_X53_Y33_N26
\partControle|wr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wr~5_combout\ = (\partControle|state\(0) & ((\partControle|r_mux~7_combout\))) # (!\partControle|state\(0) & (\partControle|wr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|state\(0),
	datac => \partControle|wr~2_combout\,
	datad => \partControle|r_mux~7_combout\,
	combout => \partControle|wr~5_combout\);

-- Location: LCCOMB_X53_Y33_N10
\partControle|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|comb~1_combout\ = (\partControle|wr~4_combout\ & (!\partControle|state\(4) & ((!\partControle|clear~0_combout\) # (!\partControle|wren~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|wren~3_combout\,
	datab => \partControle|wr~4_combout\,
	datac => \partControle|state\(4),
	datad => \partControle|clear~0_combout\,
	combout => \partControle|comb~1_combout\);

-- Location: LCCOMB_X53_Y33_N16
\partControle|wr\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|wr~combout\ = (!\partControle|comb~0_combout\ & ((\partControle|wr~5_combout\) # ((\partControle|wr~combout\) # (\partControle|comb~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|comb~0_combout\,
	datab => \partControle|wr~5_combout\,
	datac => \partControle|wr~combout\,
	datad => \partControle|comb~1_combout\,
	combout => \partControle|wr~combout\);

-- Location: LCCOMB_X58_Y33_N2
\banco_reg|reg_image[5][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][4]~2_combout\ = (\partControle|wr~combout\ & \partControle|slt_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|wr~combout\,
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|reg_image[5][4]~2_combout\);

-- Location: LCCOMB_X58_Y33_N12
\banco_reg|reg_image[5][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][4]~3_combout\ = (\partControle|clear~combout\) # ((!\partControle|slt_reg\(1) & (\partControle|slt_reg\(0) & \banco_reg|reg_image[5][4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datab => \partControle|slt_reg\(1),
	datac => \partControle|slt_reg\(0),
	datad => \banco_reg|reg_image[5][4]~2_combout\,
	combout => \banco_reg|reg_image[5][4]~3_combout\);

-- Location: FF_X56_Y32_N25
\banco_reg|reg_image[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][12]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][12]~q\);

-- Location: LCCOMB_X58_Y33_N6
\banco_reg|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Decoder0~1_combout\ = (\partControle|slt_reg\(0) & (\partControle|wr~combout\ & (\partControle|slt_reg\(1) & \partControle|slt_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \partControle|wr~combout\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|Decoder0~1_combout\);

-- Location: LCCOMB_X58_Y33_N22
\banco_reg|reg_image[7][14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[7][14]~7_combout\ = (\partControle|clear~combout\) # (\banco_reg|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datad => \banco_reg|Decoder0~1_combout\,
	combout => \banco_reg|reg_image[7][14]~7_combout\);

-- Location: FF_X59_Y32_N31
\banco_reg|reg_image[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~24_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][12]~q\);

-- Location: LCCOMB_X56_Y32_N16
\banco_reg|reg_image[4][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[4][12]~feeder_combout\ = \banco_reg|reg_image~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~24_combout\,
	combout => \banco_reg|reg_image[4][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y33_N16
\banco_reg|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Decoder0~0_combout\ = (!\partControle|slt_reg\(0) & (\partControle|wr~combout\ & (!\partControle|slt_reg\(1) & \partControle|slt_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \partControle|wr~combout\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|Decoder0~0_combout\);

-- Location: LCCOMB_X58_Y33_N10
\banco_reg|reg_image[4][8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[4][8]~6_combout\ = (\partControle|clear~combout\) # (\banco_reg|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datad => \banco_reg|Decoder0~0_combout\,
	combout => \banco_reg|reg_image[4][8]~6_combout\);

-- Location: FF_X56_Y32_N17
\banco_reg|reg_image[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[4][12]~feeder_combout\,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][12]~q\);

-- Location: LCCOMB_X58_Y34_N4
\banco_reg|reg_image[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][12]~feeder_combout\ = \banco_reg|reg_image~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~24_combout\,
	combout => \banco_reg|reg_image[6][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y33_N8
\banco_reg|reg_image[6][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][6]~4_combout\ = (\partControle|wr~combout\ & \partControle|slt_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|wr~combout\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|reg_image[6][6]~4_combout\);

-- Location: LCCOMB_X58_Y33_N14
\banco_reg|reg_image[6][6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][6]~5_combout\ = (\partControle|clear~combout\) # ((!\partControle|slt_reg\(0) & (\banco_reg|reg_image[6][6]~4_combout\ & \partControle|slt_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \partControle|clear~combout\,
	datac => \banco_reg|reg_image[6][6]~4_combout\,
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|reg_image[6][6]~5_combout\);

-- Location: FF_X58_Y34_N5
\banco_reg|reg_image[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][12]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][12]~q\);

-- Location: LCCOMB_X58_Y32_N20
\banco_reg|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux3~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & ((\banco_reg|reg_image[6][12]~q\))) # (!\partControle|slt_reg\(1) & 
-- (\banco_reg|reg_image[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[4][12]~q\,
	datab => \banco_reg|reg_image[6][12]~q\,
	datac => \partControle|slt_reg\(0),
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y32_N30
\banco_reg|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux3~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux3~0_combout\ & ((\banco_reg|reg_image[7][12]~q\))) # (!\banco_reg|Mux3~0_combout\ & (\banco_reg|reg_image[5][12]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[5][12]~q\,
	datac => \banco_reg|reg_image[7][12]~q\,
	datad => \banco_reg|Mux3~0_combout\,
	combout => \banco_reg|Mux3~1_combout\);

-- Location: LCCOMB_X58_Y33_N24
\banco_reg|reg_image[0][10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[0][10]~10_combout\ = (\partControle|wr~combout\ & !\partControle|slt_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|wr~combout\,
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|reg_image[0][10]~10_combout\);

-- Location: LCCOMB_X58_Y33_N28
\banco_reg|reg_image[3][3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[3][3]~12_combout\ = (\partControle|clear~combout\) # ((\partControle|slt_reg\(1) & (\partControle|slt_reg\(0) & \banco_reg|reg_image[0][10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datab => \partControle|slt_reg\(1),
	datac => \partControle|slt_reg\(0),
	datad => \banco_reg|reg_image[0][10]~10_combout\,
	combout => \banco_reg|reg_image[3][3]~12_combout\);

-- Location: FF_X57_Y32_N7
\banco_reg|reg_image[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~24_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][12]~q\);

-- Location: LCCOMB_X58_Y33_N0
\banco_reg|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Decoder0~2_combout\ = (\partControle|wr~combout\ & (\partControle|slt_reg\(1) & (!\partControle|slt_reg\(0) & !\partControle|slt_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|wr~combout\,
	datab => \partControle|slt_reg\(1),
	datac => \partControle|slt_reg\(0),
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|Decoder0~2_combout\);

-- Location: LCCOMB_X58_Y33_N20
\banco_reg|reg_image[2][3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[2][3]~8_combout\ = (\partControle|clear~combout\) # (\banco_reg|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datad => \banco_reg|Decoder0~2_combout\,
	combout => \banco_reg|reg_image[2][3]~8_combout\);

-- Location: FF_X58_Y32_N3
\banco_reg|reg_image[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~24_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][12]~q\);

-- Location: LCCOMB_X58_Y33_N26
\banco_reg|reg_image[0][10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[0][10]~11_combout\ = (\partControle|clear~combout\) # ((!\partControle|slt_reg\(1) & (!\partControle|slt_reg\(0) & \banco_reg|reg_image[0][10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datab => \partControle|slt_reg\(1),
	datac => \partControle|slt_reg\(0),
	datad => \banco_reg|reg_image[0][10]~10_combout\,
	combout => \banco_reg|reg_image[0][10]~11_combout\);

-- Location: FF_X57_Y32_N17
\banco_reg|reg_image[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~24_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][12]~q\);

-- Location: LCCOMB_X55_Y33_N30
\banco_reg|reg_image[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][12]~feeder_combout\ = \banco_reg|reg_image~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~24_combout\,
	combout => \banco_reg|reg_image[1][12]~feeder_combout\);

-- Location: LCCOMB_X55_Y33_N2
\banco_reg|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Decoder0~3_combout\ = (\partControle|slt_reg\(0) & (\partControle|wr~combout\ & (!\partControle|slt_reg\(2) & !\partControle|slt_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \partControle|wr~combout\,
	datac => \partControle|slt_reg\(2),
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Decoder0~3_combout\);

-- Location: LCCOMB_X55_Y33_N16
\banco_reg|reg_image[1][7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][7]~9_combout\ = (\partControle|clear~combout\) # (\banco_reg|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|clear~combout\,
	datad => \banco_reg|Decoder0~3_combout\,
	combout => \banco_reg|reg_image[1][7]~9_combout\);

-- Location: FF_X55_Y33_N31
\banco_reg|reg_image[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][12]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][12]~q\);

-- Location: LCCOMB_X58_Y32_N12
\banco_reg|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux3~2_combout\ = (\partControle|slt_reg\(0) & (((\banco_reg|reg_image[1][12]~q\) # (\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & (\banco_reg|reg_image[0][12]~q\ & ((!\partControle|slt_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[0][12]~q\,
	datab => \banco_reg|reg_image[1][12]~q\,
	datac => \partControle|slt_reg\(0),
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux3~2_combout\);

-- Location: LCCOMB_X58_Y32_N2
\banco_reg|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux3~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux3~2_combout\ & (\banco_reg|reg_image[3][12]~q\)) # (!\banco_reg|Mux3~2_combout\ & ((\banco_reg|reg_image[2][12]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][12]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][12]~q\,
	datad => \banco_reg|Mux3~2_combout\,
	combout => \banco_reg|Mux3~3_combout\);

-- Location: LCCOMB_X59_Y32_N14
\banco_reg|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux3~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux3~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux3~1_combout\,
	datad => \banco_reg|Mux3~3_combout\,
	combout => \banco_reg|Mux3~4_combout\);

-- Location: FF_X59_Y32_N15
\banco_reg|data_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(12));

-- Location: LCCOMB_X52_Y30_N28
\reg_A|q~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~13_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(12),
	combout => \reg_A|q~13_combout\);

-- Location: FF_X52_Y30_N29
\reg_A|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~13_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(12));

-- Location: LCCOMB_X53_Y31_N24
\reg_A_plus_const[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[12]~24_combout\ = (\reg_A|q\(12) & (\reg_A_plus_const[11]~23\ $ (GND))) # (!\reg_A|q\(12) & (!\reg_A_plus_const[11]~23\ & VCC))
-- \reg_A_plus_const[12]~25\ = CARRY((\reg_A|q\(12) & !\reg_A_plus_const[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_A|q\(12),
	datad => VCC,
	cin => \reg_A_plus_const[11]~23\,
	combout => \reg_A_plus_const[12]~24_combout\,
	cout => \reg_A_plus_const[12]~25\);

-- Location: M9K_X37_Y35_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N30
\banco_regs_i[11]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~80_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\))) # (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\mem|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\,
	combout => \banco_regs_i[11]~80_combout\);

-- Location: M9K_X37_Y39_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N28
\banco_regs_i[11]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~81_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\)) # (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\mem|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\,
	combout => \banco_regs_i[11]~81_combout\);

-- Location: LCCOMB_X52_Y31_N26
\banco_regs_i[11]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~82_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & (\banco_regs_i[11]~80_combout\)) # (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\banco_regs_i[11]~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \banco_regs_i[11]~80_combout\,
	datad => \banco_regs_i[11]~81_combout\,
	combout => \banco_regs_i[11]~82_combout\);

-- Location: M9K_X51_Y30_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N22
\banco_regs_i[11]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~78_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\,
	combout => \banco_regs_i[11]~78_combout\);

-- Location: M9K_X37_Y45_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104310100",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N12
\banco_regs_i[11]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~77_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\,
	combout => \banco_regs_i[11]~77_combout\);

-- Location: LCCOMB_X52_Y31_N8
\banco_regs_i[11]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~79_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[11]~78_combout\) # (\banco_regs_i[11]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[11]~78_combout\,
	datad => \banco_regs_i[11]~77_combout\,
	combout => \banco_regs_i[11]~79_combout\);

-- Location: LCCOMB_X56_Y31_N8
\ula1|shift|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux4~1_combout\ = (\ula1|des~0_combout\ & (!\partControle|slt_ula\(0) & (\ula1|o10|s~combout\))) # (!\ula1|des~0_combout\ & (((\ula1|o11|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|des~0_combout\,
	datac => \ula1|o10|s~combout\,
	datad => \ula1|o11|s~combout\,
	combout => \ula1|shift|Mux4~1_combout\);

-- Location: LCCOMB_X56_Y31_N2
\ula1|shift|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux4~2_combout\ = (\ula1|shift|Mux4~1_combout\) # ((\ula1|shift|Mux4~0_combout\ & \ula1|o12|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula1|shift|Mux4~0_combout\,
	datac => \ula1|shift|Mux4~1_combout\,
	datad => \ula1|o12|s~combout\,
	combout => \ula1|shift|Mux4~2_combout\);

-- Location: LCCOMB_X56_Y31_N24
\banco_regs_i[11]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[11]~83_combout\ = (\partControle|r_mux~combout\ & ((\banco_regs_i[11]~82_combout\) # ((\banco_regs_i[11]~79_combout\)))) # (!\partControle|r_mux~combout\ & (((!\ula1|shift|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[11]~82_combout\,
	datab => \partControle|r_mux~combout\,
	datac => \banco_regs_i[11]~79_combout\,
	datad => \ula1|shift|Mux4~2_combout\,
	combout => \banco_regs_i[11]~83_combout\);

-- Location: LCCOMB_X59_Y31_N0
\banco_reg|reg_image~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~23_combout\ = (!\partControle|clear~combout\ & ((\partControle|vd_mux~combout\ & (\input[11]~input_o\)) # (!\partControle|vd_mux~combout\ & ((\banco_regs_i[11]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \partControle|clear~combout\,
	datac => \input[11]~input_o\,
	datad => \banco_regs_i[11]~83_combout\,
	combout => \banco_reg|reg_image~23_combout\);

-- Location: FF_X58_Y33_N23
\banco_reg|reg_image[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~23_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][11]~q\);

-- Location: FF_X59_Y31_N1
\banco_reg|reg_image[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~23_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][11]~q\);

-- Location: LCCOMB_X58_Y32_N26
\banco_reg|reg_image[0][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[0][11]~feeder_combout\ = \banco_reg|reg_image~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~23_combout\,
	combout => \banco_reg|reg_image[0][11]~feeder_combout\);

-- Location: FF_X58_Y32_N27
\banco_reg|reg_image[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[0][11]~feeder_combout\,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][11]~q\);

-- Location: LCCOMB_X55_Y33_N0
\banco_reg|reg_image[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][11]~feeder_combout\ = \banco_reg|reg_image~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~23_combout\,
	combout => \banco_reg|reg_image[1][11]~feeder_combout\);

-- Location: FF_X55_Y33_N1
\banco_reg|reg_image[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][11]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][11]~q\);

-- Location: LCCOMB_X59_Y32_N2
\banco_reg|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux4~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & ((\banco_reg|reg_image[1][11]~q\))) # (!\partControle|slt_reg\(0) & 
-- (\banco_reg|reg_image[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[0][11]~q\,
	datab => \banco_reg|reg_image[1][11]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux4~2_combout\);

-- Location: LCCOMB_X59_Y32_N4
\banco_reg|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux4~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux4~2_combout\ & ((\banco_reg|reg_image[3][11]~q\))) # (!\banco_reg|Mux4~2_combout\ & (\banco_reg|reg_image[2][11]~q\)))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[2][11]~q\,
	datab => \banco_reg|reg_image[3][11]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \banco_reg|Mux4~2_combout\,
	combout => \banco_reg|Mux4~3_combout\);

-- Location: LCCOMB_X57_Y31_N0
\banco_reg|reg_image[5][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][11]~feeder_combout\ = \banco_reg|reg_image~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~23_combout\,
	combout => \banco_reg|reg_image[5][11]~feeder_combout\);

-- Location: FF_X57_Y31_N1
\banco_reg|reg_image[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][11]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][11]~q\);

-- Location: FF_X59_Y32_N1
\banco_reg|reg_image[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~23_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][11]~q\);

-- Location: LCCOMB_X59_Y31_N30
\banco_reg|reg_image[4][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[4][11]~feeder_combout\ = \banco_reg|reg_image~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~23_combout\,
	combout => \banco_reg|reg_image[4][11]~feeder_combout\);

-- Location: FF_X59_Y31_N31
\banco_reg|reg_image[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[4][11]~feeder_combout\,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][11]~q\);

-- Location: LCCOMB_X59_Y34_N6
\banco_reg|reg_image[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][11]~feeder_combout\ = \banco_reg|reg_image~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~23_combout\,
	combout => \banco_reg|reg_image[6][11]~feeder_combout\);

-- Location: FF_X59_Y34_N7
\banco_reg|reg_image[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][11]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][11]~q\);

-- Location: LCCOMB_X59_Y32_N18
\banco_reg|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux4~0_combout\ = (\partControle|slt_reg\(1) & (((\banco_reg|reg_image[6][11]~q\) # (\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & (\banco_reg|reg_image[4][11]~q\ & ((!\partControle|slt_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[4][11]~q\,
	datab => \banco_reg|reg_image[6][11]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y32_N0
\banco_reg|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux4~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux4~0_combout\ & ((\banco_reg|reg_image[7][11]~q\))) # (!\banco_reg|Mux4~0_combout\ & (\banco_reg|reg_image[5][11]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[5][11]~q\,
	datac => \banco_reg|reg_image[7][11]~q\,
	datad => \banco_reg|Mux4~0_combout\,
	combout => \banco_reg|Mux4~1_combout\);

-- Location: LCCOMB_X59_Y32_N28
\banco_reg|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux4~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux4~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux4~3_combout\,
	datad => \banco_reg|Mux4~1_combout\,
	combout => \banco_reg|Mux4~4_combout\);

-- Location: FF_X59_Y32_N29
\banco_reg|data_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(11));

-- Location: LCCOMB_X54_Y31_N16
\reg_B|q~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~12_combout\ = (\partControle|ld_B~combout\ & (!\partControle|c_mux~combout\ & \banco_reg|data_o\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_B~combout\,
	datac => \partControle|c_mux~combout\,
	datad => \banco_reg|data_o\(11),
	combout => \reg_B|q~12_combout\);

-- Location: FF_X54_Y31_N5
\reg_B|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~12_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(11));

-- Location: LCCOMB_X56_Y31_N28
\ula1|l11|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l11|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0) $ (!\reg_B|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datac => \reg_B|q\(11),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l11|Yi~0_combout\);

-- Location: LCCOMB_X56_Y31_N10
\ula1|o11|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o11|s~combout\ = \ula1|l11|Xi~4_combout\ $ (\ula1|o10|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l11|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l11|Yi~0_combout\,
	datac => \ula1|l11|Xi~4_combout\,
	datad => \ula1|o10|cout~0_combout\,
	combout => \ula1|o11|s~combout\);

-- Location: LCCOMB_X56_Y31_N0
\ula1|shift|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux5~4_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & ((\ula1|o11|s~combout\))) # (!\partControle|slt_ula\(0) & (\ula1|o9|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|o9|s~combout\,
	datac => \ula1|des~0_combout\,
	datad => \ula1|o11|s~combout\,
	combout => \ula1|shift|Mux5~4_combout\);

-- Location: LCCOMB_X56_Y31_N22
\ula1|shift|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux5~6_combout\ = (\ula1|shift|Mux5~4_combout\) # ((\ula1|o10|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \partControle|slt_ula\(1),
	datac => \ula1|o10|s~combout\,
	datad => \ula1|shift|Mux5~4_combout\,
	combout => \ula1|shift|Mux5~6_combout\);

-- Location: M9K_X64_Y26_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N12
\banco_regs_i[10]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~74_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\,
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\,
	combout => \banco_regs_i[10]~74_combout\);

-- Location: M9K_X64_Y23_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N30
\banco_regs_i[10]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~73_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\,
	combout => \banco_regs_i[10]~73_combout\);

-- Location: M9K_X64_Y27_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N14
\banco_regs_i[10]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~71_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\,
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\,
	combout => \banco_regs_i[10]~71_combout\);

-- Location: M9K_X64_Y28_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082840B17",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N20
\banco_regs_i[10]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~70_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\,
	combout => \banco_regs_i[10]~70_combout\);

-- Location: LCCOMB_X57_Y27_N28
\banco_regs_i[10]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~72_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[10]~71_combout\) # (\banco_regs_i[10]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[10]~71_combout\,
	datad => \banco_regs_i[10]~70_combout\,
	combout => \banco_regs_i[10]~72_combout\);

-- Location: LCCOMB_X57_Y27_N6
\banco_regs_i[10]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~75_combout\ = (\banco_regs_i[10]~72_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[10]~74_combout\) # (\banco_regs_i[10]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[10]~74_combout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[10]~73_combout\,
	datad => \banco_regs_i[10]~72_combout\,
	combout => \banco_regs_i[10]~75_combout\);

-- Location: LCCOMB_X56_Y31_N6
\banco_regs_i[10]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[10]~76_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & ((\banco_regs_i[10]~75_combout\))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \ula1|shift|Mux5~6_combout\,
	datad => \banco_regs_i[10]~75_combout\,
	combout => \banco_regs_i[10]~76_combout\);

-- Location: LCCOMB_X57_Y31_N26
\banco_reg|reg_image~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~22_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[10]~76_combout\) # ((\partControle|vd_mux~combout\ & \input[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \input[10]~input_o\,
	datac => \banco_regs_i[10]~76_combout\,
	datad => \partControle|clear~combout\,
	combout => \banco_reg|reg_image~22_combout\);

-- Location: FF_X58_Y33_N25
\banco_reg|reg_image[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~22_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][10]~q\);

-- Location: LCCOMB_X55_Y33_N26
\banco_reg|reg_image[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][10]~feeder_combout\ = \banco_reg|reg_image~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~22_combout\,
	combout => \banco_reg|reg_image[1][10]~feeder_combout\);

-- Location: FF_X55_Y33_N27
\banco_reg|reg_image[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][10]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][10]~q\);

-- Location: LCCOMB_X58_Y32_N4
\banco_reg|reg_image[0][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[0][10]~feeder_combout\ = \banco_reg|reg_image~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~22_combout\,
	combout => \banco_reg|reg_image[0][10]~feeder_combout\);

-- Location: FF_X58_Y32_N5
\banco_reg|reg_image[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[0][10]~feeder_combout\,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][10]~q\);

-- Location: LCCOMB_X58_Y31_N8
\banco_reg|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux5~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][10]~q\)) # (!\partControle|slt_reg\(0) & 
-- ((\banco_reg|reg_image[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[1][10]~q\,
	datab => \banco_reg|reg_image[0][10]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux5~2_combout\);

-- Location: FF_X57_Y31_N27
\banco_reg|reg_image[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~22_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][10]~q\);

-- Location: LCCOMB_X58_Y31_N14
\banco_reg|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux5~3_combout\ = (\banco_reg|Mux5~2_combout\ & (((\banco_reg|reg_image[3][10]~q\) # (!\partControle|slt_reg\(1))))) # (!\banco_reg|Mux5~2_combout\ & (\banco_reg|reg_image[2][10]~q\ & (\partControle|slt_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[2][10]~q\,
	datab => \banco_reg|Mux5~2_combout\,
	datac => \partControle|slt_reg\(1),
	datad => \banco_reg|reg_image[3][10]~q\,
	combout => \banco_reg|Mux5~3_combout\);

-- Location: LCCOMB_X57_Y31_N24
\banco_reg|reg_image[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][10]~feeder_combout\ = \banco_reg|reg_image~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~22_combout\,
	combout => \banco_reg|reg_image[5][10]~feeder_combout\);

-- Location: FF_X57_Y31_N25
\banco_reg|reg_image[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][10]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][10]~q\);

-- Location: FF_X58_Y31_N11
\banco_reg|reg_image[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~22_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][10]~q\);

-- Location: LCCOMB_X57_Y33_N10
\banco_reg|reg_image[6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][10]~feeder_combout\ = \banco_reg|reg_image~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~22_combout\,
	combout => \banco_reg|reg_image[6][10]~feeder_combout\);

-- Location: FF_X57_Y33_N11
\banco_reg|reg_image[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][10]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][10]~q\);

-- Location: FF_X57_Y33_N9
\banco_reg|reg_image[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~22_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][10]~q\);

-- Location: LCCOMB_X57_Y33_N8
\banco_reg|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux5~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][10]~q\)) # (!\partControle|slt_reg\(1) & 
-- ((\banco_reg|reg_image[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][10]~q\,
	datac => \banco_reg|reg_image[4][10]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux5~0_combout\);

-- Location: LCCOMB_X58_Y31_N10
\banco_reg|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux5~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux5~0_combout\ & ((\banco_reg|reg_image[7][10]~q\))) # (!\banco_reg|Mux5~0_combout\ & (\banco_reg|reg_image[5][10]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][10]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][10]~q\,
	datad => \banco_reg|Mux5~0_combout\,
	combout => \banco_reg|Mux5~1_combout\);

-- Location: LCCOMB_X58_Y31_N22
\banco_reg|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux5~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux5~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux5~3_combout\,
	datad => \banco_reg|Mux5~1_combout\,
	combout => \banco_reg|Mux5~4_combout\);

-- Location: FF_X58_Y31_N23
\banco_reg|data_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(10));

-- Location: LCCOMB_X52_Y30_N16
\reg_A|q~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~11_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(10),
	combout => \reg_A|q~11_combout\);

-- Location: FF_X52_Y30_N17
\reg_A|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~11_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(10));

-- Location: M9K_X78_Y30_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y13_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N22
\banco_regs_i[9]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~66_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\,
	combout => \banco_regs_i[9]~66_combout\);

-- Location: M9K_X64_Y16_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N8
\banco_regs_i[9]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~67_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\,
	combout => \banco_regs_i[9]~67_combout\);

-- Location: M9K_X64_Y19_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106F52B96",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N4
\banco_regs_i[9]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~63_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\,
	combout => \banco_regs_i[9]~63_combout\);

-- Location: M9K_X37_Y21_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y27_N18
\banco_regs_i[9]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~64_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\,
	combout => \banco_regs_i[9]~64_combout\);

-- Location: LCCOMB_X57_Y27_N24
\banco_regs_i[9]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~65_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[9]~63_combout\) # (\banco_regs_i[9]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[9]~63_combout\,
	datad => \banco_regs_i[9]~64_combout\,
	combout => \banco_regs_i[9]~65_combout\);

-- Location: LCCOMB_X57_Y27_N26
\banco_regs_i[9]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~68_combout\ = (\banco_regs_i[9]~65_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[9]~66_combout\) # (\banco_regs_i[9]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[9]~66_combout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[9]~67_combout\,
	datad => \banco_regs_i[9]~65_combout\,
	combout => \banco_regs_i[9]~68_combout\);

-- Location: LCCOMB_X56_Y30_N0
\ula1|shift|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux6~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & (\ula1|o10|s~combout\)) # (!\partControle|slt_ula\(0) & ((\ula1|o8|s~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|des~0_combout\,
	datab => \partControle|slt_ula\(0),
	datac => \ula1|o10|s~combout\,
	datad => \ula1|o8|s~combout\,
	combout => \ula1|shift|Mux6~2_combout\);

-- Location: LCCOMB_X57_Y30_N0
\ula1|shift|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux6~3_combout\ = (\ula1|shift|Mux6~2_combout\) # ((\ula1|o9|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \partControle|slt_ula\(2),
	datac => \ula1|shift|Mux6~2_combout\,
	datad => \ula1|o9|s~combout\,
	combout => \ula1|shift|Mux6~3_combout\);

-- Location: LCCOMB_X57_Y30_N22
\banco_regs_i[9]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[9]~69_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & (\banco_regs_i[9]~68_combout\)) # (!\partControle|r_mux~combout\ & ((!\ula1|shift|Mux6~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \banco_regs_i[9]~68_combout\,
	datad => \ula1|shift|Mux6~3_combout\,
	combout => \banco_regs_i[9]~69_combout\);

-- Location: LCCOMB_X57_Y30_N24
\banco_reg|reg_image~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~21_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[9]~69_combout\) # ((\partControle|vd_mux~combout\ & \input[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \input[9]~input_o\,
	datac => \banco_regs_i[9]~69_combout\,
	datad => \partControle|clear~combout\,
	combout => \banco_reg|reg_image~21_combout\);

-- Location: FF_X57_Y30_N25
\banco_reg|reg_image[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~21_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][9]~q\);

-- Location: FF_X58_Y32_N9
\banco_reg|reg_image[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~21_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][9]~q\);

-- Location: LCCOMB_X55_Y33_N12
\banco_reg|reg_image[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][9]~feeder_combout\ = \banco_reg|reg_image~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~21_combout\,
	combout => \banco_reg|reg_image[1][9]~feeder_combout\);

-- Location: FF_X55_Y33_N13
\banco_reg|reg_image[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][9]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][9]~q\);

-- Location: FF_X58_Y32_N19
\banco_reg|reg_image[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~21_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][9]~q\);

-- Location: LCCOMB_X58_Y32_N18
\banco_reg|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux6~2_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|reg_image[1][9]~q\) # ((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & (((\banco_reg|reg_image[0][9]~q\ & !\partControle|slt_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[1][9]~q\,
	datac => \banco_reg|reg_image[0][9]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux6~2_combout\);

-- Location: LCCOMB_X58_Y32_N8
\banco_reg|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux6~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux6~2_combout\ & (\banco_reg|reg_image[3][9]~q\)) # (!\banco_reg|Mux6~2_combout\ & ((\banco_reg|reg_image[2][9]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][9]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][9]~q\,
	datad => \banco_reg|Mux6~2_combout\,
	combout => \banco_reg|Mux6~3_combout\);

-- Location: LCCOMB_X57_Y31_N22
\banco_reg|reg_image[5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][9]~feeder_combout\ = \banco_reg|reg_image~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~21_combout\,
	combout => \banco_reg|reg_image[5][9]~feeder_combout\);

-- Location: FF_X57_Y31_N23
\banco_reg|reg_image[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][9]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][9]~q\);

-- Location: FF_X58_Y31_N29
\banco_reg|reg_image[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~21_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][9]~q\);

-- Location: LCCOMB_X57_Y33_N22
\banco_reg|reg_image[6][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][9]~feeder_combout\ = \banco_reg|reg_image~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~21_combout\,
	combout => \banco_reg|reg_image[6][9]~feeder_combout\);

-- Location: FF_X57_Y33_N23
\banco_reg|reg_image[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][9]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][9]~q\);

-- Location: FF_X57_Y33_N29
\banco_reg|reg_image[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~21_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][9]~q\);

-- Location: LCCOMB_X57_Y33_N28
\banco_reg|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux6~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][9]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][9]~q\,
	datac => \banco_reg|reg_image[4][9]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y31_N28
\banco_reg|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux6~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux6~0_combout\ & ((\banco_reg|reg_image[7][9]~q\))) # (!\banco_reg|Mux6~0_combout\ & (\banco_reg|reg_image[5][9]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][9]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][9]~q\,
	datad => \banco_reg|Mux6~0_combout\,
	combout => \banco_reg|Mux6~1_combout\);

-- Location: LCCOMB_X58_Y31_N16
\banco_reg|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux6~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux6~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux6~3_combout\,
	datad => \banco_reg|Mux6~1_combout\,
	combout => \banco_reg|Mux6~4_combout\);

-- Location: FF_X58_Y31_N17
\banco_reg|data_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux6~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(9));

-- Location: LCCOMB_X52_Y30_N22
\reg_A|q~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~10_combout\ = (\banco_reg|data_o\(9) & \partControle|ld_A~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|data_o\(9),
	datac => \partControle|ld_A~combout\,
	combout => \reg_A|q~10_combout\);

-- Location: FF_X52_Y30_N23
\reg_A|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~10_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(9));

-- Location: M9K_X64_Y15_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N10
\banco_regs_i[8]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~59_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\,
	combout => \banco_regs_i[8]~59_combout\);

-- Location: M9K_X78_Y28_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N8
\banco_regs_i[8]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~60_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\,
	combout => \banco_regs_i[8]~60_combout\);

-- Location: M9K_X78_Y23_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N22
\banco_regs_i[8]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~57_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\,
	combout => \banco_regs_i[8]~57_combout\);

-- Location: M9K_X51_Y19_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106610102",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N24
\banco_regs_i[8]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~56_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \banco_regs_i[8]~56_combout\);

-- Location: LCCOMB_X56_Y27_N20
\banco_regs_i[8]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~58_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[8]~57_combout\) # (\banco_regs_i[8]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[8]~57_combout\,
	datad => \banco_regs_i[8]~56_combout\,
	combout => \banco_regs_i[8]~58_combout\);

-- Location: LCCOMB_X56_Y27_N18
\banco_regs_i[8]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~61_combout\ = (\banco_regs_i[8]~58_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[8]~59_combout\) # (\banco_regs_i[8]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[8]~59_combout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[8]~60_combout\,
	datad => \banco_regs_i[8]~58_combout\,
	combout => \banco_regs_i[8]~61_combout\);

-- Location: LCCOMB_X57_Y30_N8
\ula1|shift|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux7~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & ((\ula1|o9|s~combout\))) # (!\partControle|slt_ula\(0) & (\ula1|o7|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|des~0_combout\,
	datab => \ula1|o7|s~combout\,
	datac => \partControle|slt_ula\(0),
	datad => \ula1|o9|s~combout\,
	combout => \ula1|shift|Mux7~2_combout\);

-- Location: LCCOMB_X57_Y30_N2
\ula1|shift|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux7~3_combout\ = (\ula1|shift|Mux7~2_combout\) # ((\ula1|o8|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|o8|s~combout\,
	datab => \partControle|slt_ula\(2),
	datac => \ula1|shift|Mux7~2_combout\,
	datad => \partControle|slt_ula\(1),
	combout => \ula1|shift|Mux7~3_combout\);

-- Location: LCCOMB_X57_Y30_N4
\banco_regs_i[8]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[8]~62_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & (\banco_regs_i[8]~61_combout\)) # (!\partControle|r_mux~combout\ & ((!\ula1|shift|Mux7~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \banco_regs_i[8]~61_combout\,
	datad => \ula1|shift|Mux7~3_combout\,
	combout => \banco_regs_i[8]~62_combout\);

-- Location: LCCOMB_X57_Y30_N30
\banco_reg|reg_image~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~20_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[8]~62_combout\) # ((\partControle|vd_mux~combout\ & \input[8]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \partControle|clear~combout\,
	datac => \banco_regs_i[8]~62_combout\,
	datad => \input[8]~input_o\,
	combout => \banco_reg|reg_image~20_combout\);

-- Location: FF_X57_Y30_N17
\banco_reg|reg_image[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~20_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][8]~q\);

-- Location: FF_X57_Y30_N31
\banco_reg|reg_image[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~20_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][8]~q\);

-- Location: LCCOMB_X55_Y33_N18
\banco_reg|reg_image[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][8]~feeder_combout\ = \banco_reg|reg_image~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~20_combout\,
	combout => \banco_reg|reg_image[1][8]~feeder_combout\);

-- Location: FF_X55_Y33_N19
\banco_reg|reg_image[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][8]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][8]~q\);

-- Location: LCCOMB_X58_Y30_N10
\banco_reg|reg_image[0][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[0][8]~feeder_combout\ = \banco_reg|reg_image~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~20_combout\,
	combout => \banco_reg|reg_image[0][8]~feeder_combout\);

-- Location: FF_X58_Y30_N11
\banco_reg|reg_image[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[0][8]~feeder_combout\,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][8]~q\);

-- Location: LCCOMB_X58_Y31_N24
\banco_reg|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux7~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][8]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[1][8]~q\,
	datab => \banco_reg|reg_image[0][8]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux7~2_combout\);

-- Location: LCCOMB_X58_Y31_N26
\banco_reg|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux7~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux7~2_combout\ & ((\banco_reg|reg_image[3][8]~q\))) # (!\banco_reg|Mux7~2_combout\ & (\banco_reg|reg_image[2][8]~q\)))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[2][8]~q\,
	datab => \banco_reg|reg_image[3][8]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \banco_reg|Mux7~2_combout\,
	combout => \banco_reg|Mux7~3_combout\);

-- Location: FF_X58_Y30_N15
\banco_reg|reg_image[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~20_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][8]~q\);

-- Location: FF_X58_Y31_N7
\banco_reg|reg_image[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~20_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][8]~q\);

-- Location: LCCOMB_X57_Y33_N14
\banco_reg|reg_image[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][8]~feeder_combout\ = \banco_reg|reg_image~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~20_combout\,
	combout => \banco_reg|reg_image[6][8]~feeder_combout\);

-- Location: FF_X57_Y33_N15
\banco_reg|reg_image[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][8]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][8]~q\);

-- Location: FF_X57_Y33_N5
\banco_reg|reg_image[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~20_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][8]~q\);

-- Location: LCCOMB_X57_Y33_N4
\banco_reg|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux7~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][8]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][8]~q\,
	datac => \banco_reg|reg_image[4][8]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux7~0_combout\);

-- Location: LCCOMB_X58_Y31_N6
\banco_reg|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux7~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux7~0_combout\ & ((\banco_reg|reg_image[7][8]~q\))) # (!\banco_reg|Mux7~0_combout\ & (\banco_reg|reg_image[5][8]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][8]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][8]~q\,
	datad => \banco_reg|Mux7~0_combout\,
	combout => \banco_reg|Mux7~1_combout\);

-- Location: LCCOMB_X58_Y31_N30
\banco_reg|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux7~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux7~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux7~3_combout\,
	datad => \banco_reg|Mux7~1_combout\,
	combout => \banco_reg|Mux7~4_combout\);

-- Location: FF_X58_Y31_N31
\banco_reg|data_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(8));

-- Location: LCCOMB_X56_Y30_N30
\reg_B|q~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~9_combout\ = (!\partControle|c_mux~combout\ & (\banco_reg|data_o\(8) & \partControle|ld_B~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|c_mux~combout\,
	datac => \banco_reg|data_o\(8),
	datad => \partControle|ld_B~combout\,
	combout => \reg_B|q~9_combout\);

-- Location: FF_X56_Y30_N13
\reg_B|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~9_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(8));

-- Location: LCCOMB_X56_Y30_N10
\ula1|l8|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l8|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(8) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_B|q\(8),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l8|Yi~0_combout\);

-- Location: LCCOMB_X56_Y30_N24
\ula1|o8|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o8|s~combout\ = \ula1|l8|Xi~4_combout\ $ (\ula1|o7|cout~0_combout\ $ (((\ula1|l8|Yi~0_combout\) # (\partControle|slt_ula\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l8|Yi~0_combout\,
	datab => \partControle|slt_ula\(2),
	datac => \ula1|l8|Xi~4_combout\,
	datad => \ula1|o7|cout~0_combout\,
	combout => \ula1|o8|s~combout\);

-- Location: LCCOMB_X57_Y30_N12
\ula1|shift|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux8~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & ((\ula1|o8|s~combout\))) # (!\partControle|slt_ula\(0) & (\ula1|o6|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|o6|s~combout\,
	datac => \ula1|o8|s~combout\,
	datad => \ula1|des~0_combout\,
	combout => \ula1|shift|Mux8~2_combout\);

-- Location: LCCOMB_X57_Y30_N28
\ula1|shift|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux8~3_combout\ = (\ula1|shift|Mux8~2_combout\) # ((\ula1|o7|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \partControle|slt_ula\(2),
	datac => \ula1|o7|s~combout\,
	datad => \ula1|shift|Mux8~2_combout\,
	combout => \ula1|shift|Mux8~3_combout\);

-- Location: M9K_X64_Y29_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N4
\banco_regs_i[7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~53_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\,
	combout => \banco_regs_i[7]~53_combout\);

-- Location: M9K_X78_Y24_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y29_N28
\banco_regs_i[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~52_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\,
	combout => \banco_regs_i[7]~52_combout\);

-- Location: LCCOMB_X57_Y29_N6
\banco_regs_i[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~54_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[7]~53_combout\) # (\banco_regs_i[7]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[7]~53_combout\,
	datad => \banco_regs_i[7]~52_combout\,
	combout => \banco_regs_i[7]~54_combout\);

-- Location: M9K_X78_Y39_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0941217",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y35_N14
\banco_regs_i[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~49_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \banco_regs_i[7]~49_combout\);

-- Location: M9K_X78_Y32_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y35_N28
\banco_regs_i[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~50_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\,
	combout => \banco_regs_i[7]~50_combout\);

-- Location: LCCOMB_X77_Y35_N2
\banco_regs_i[7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~51_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[7]~49_combout\) # (\banco_regs_i[7]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[7]~49_combout\,
	datad => \banco_regs_i[7]~50_combout\,
	combout => \banco_regs_i[7]~51_combout\);

-- Location: LCCOMB_X57_Y30_N14
\banco_regs_i[7]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[7]~55_combout\ = (\partControle|r_mux~combout\ & (((\banco_regs_i[7]~54_combout\) # (\banco_regs_i[7]~51_combout\)))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \ula1|shift|Mux8~3_combout\,
	datac => \banco_regs_i[7]~54_combout\,
	datad => \banco_regs_i[7]~51_combout\,
	combout => \banco_regs_i[7]~55_combout\);

-- Location: LCCOMB_X57_Y30_N20
\banco_reg|reg_image~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~19_combout\ = (!\partControle|clear~combout\ & ((\partControle|vd_mux~combout\ & (\input[7]~input_o\)) # (!\partControle|vd_mux~combout\ & ((\banco_regs_i[7]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \input[7]~input_o\,
	datac => \banco_regs_i[7]~55_combout\,
	datad => \partControle|clear~combout\,
	combout => \banco_reg|reg_image~19_combout\);

-- Location: LCCOMB_X57_Y31_N8
\banco_reg|reg_image[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][7]~feeder_combout\ = \banco_reg|reg_image~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~19_combout\,
	combout => \banco_reg|reg_image[5][7]~feeder_combout\);

-- Location: FF_X57_Y31_N9
\banco_reg|reg_image[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][7]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][7]~q\);

-- Location: FF_X58_Y31_N5
\banco_reg|reg_image[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~19_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][7]~q\);

-- Location: LCCOMB_X57_Y33_N6
\banco_reg|reg_image[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][7]~feeder_combout\ = \banco_reg|reg_image~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~19_combout\,
	combout => \banco_reg|reg_image[6][7]~feeder_combout\);

-- Location: FF_X57_Y33_N7
\banco_reg|reg_image[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][7]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][7]~q\);

-- Location: FF_X57_Y33_N1
\banco_reg|reg_image[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~19_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][7]~q\);

-- Location: LCCOMB_X57_Y33_N0
\banco_reg|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux8~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][7]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][7]~q\,
	datac => \banco_reg|reg_image[4][7]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux8~0_combout\);

-- Location: LCCOMB_X58_Y31_N4
\banco_reg|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux8~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux8~0_combout\ & ((\banco_reg|reg_image[7][7]~q\))) # (!\banco_reg|Mux8~0_combout\ & (\banco_reg|reg_image[5][7]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][7]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][7]~q\,
	datad => \banco_reg|Mux8~0_combout\,
	combout => \banco_reg|Mux8~1_combout\);

-- Location: FF_X57_Y30_N21
\banco_reg|reg_image[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~19_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][7]~q\);

-- Location: FF_X59_Y33_N19
\banco_reg|reg_image[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~19_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][7]~q\);

-- Location: LCCOMB_X55_Y33_N4
\banco_reg|reg_image[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][7]~feeder_combout\ = \banco_reg|reg_image~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~19_combout\,
	combout => \banco_reg|reg_image[1][7]~feeder_combout\);

-- Location: FF_X55_Y33_N5
\banco_reg|reg_image[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][7]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][7]~q\);

-- Location: FF_X60_Y33_N19
\banco_reg|reg_image[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~19_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][7]~q\);

-- Location: LCCOMB_X60_Y33_N18
\banco_reg|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux8~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][7]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[1][7]~q\,
	datac => \banco_reg|reg_image[0][7]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux8~2_combout\);

-- Location: LCCOMB_X59_Y33_N18
\banco_reg|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux8~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux8~2_combout\ & (\banco_reg|reg_image[3][7]~q\)) # (!\banco_reg|Mux8~2_combout\ & ((\banco_reg|reg_image[2][7]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][7]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][7]~q\,
	datad => \banco_reg|Mux8~2_combout\,
	combout => \banco_reg|Mux8~3_combout\);

-- Location: LCCOMB_X58_Y31_N12
\banco_reg|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux8~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux8~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux8~1_combout\,
	datad => \banco_reg|Mux8~3_combout\,
	combout => \banco_reg|Mux8~4_combout\);

-- Location: FF_X58_Y31_N13
\banco_reg|data_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux8~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(7));

-- Location: LCCOMB_X54_Y31_N0
\reg_B|q~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~8_combout\ = (!\partControle|c_mux~combout\ & (\partControle|ld_B~combout\ & \banco_reg|data_o\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|c_mux~combout\,
	datab => \partControle|ld_B~combout\,
	datad => \banco_reg|data_o\(7),
	combout => \reg_B|q~8_combout\);

-- Location: FF_X54_Y30_N7
\reg_B|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~8_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(7));

-- Location: LCCOMB_X54_Y30_N28
\ula1|l7|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l7|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(7) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_B|q\(7),
	datac => \partControle|slt_ula\(0),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l7|Yi~0_combout\);

-- Location: LCCOMB_X56_Y30_N6
\ula1|o7|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o7|s~combout\ = \ula1|l7|Xi~4_combout\ $ (\ula1|o6|cout~0_combout\ $ (((\ula1|l7|Yi~0_combout\) # (\partControle|slt_ula\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l7|Yi~0_combout\,
	datab => \ula1|l7|Xi~4_combout\,
	datac => \partControle|slt_ula\(2),
	datad => \ula1|o6|cout~0_combout\,
	combout => \ula1|o7|s~combout\);

-- Location: LCCOMB_X58_Y30_N12
\ula1|shift|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux9~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & ((\ula1|o7|s~combout\))) # (!\partControle|slt_ula\(0) & (\ula1|o5|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|des~0_combout\,
	datac => \ula1|o5|s~combout\,
	datad => \ula1|o7|s~combout\,
	combout => \ula1|shift|Mux9~2_combout\);

-- Location: LCCOMB_X58_Y30_N6
\ula1|shift|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux9~3_combout\ = (\ula1|shift|Mux9~2_combout\) # ((\ula1|o6|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \partControle|slt_ula\(2),
	datac => \ula1|o6|s~combout\,
	datad => \ula1|shift|Mux9~2_combout\,
	combout => \ula1|shift|Mux9~3_combout\);

-- Location: M9K_X64_Y35_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y35_N4
\banco_regs_i[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~45_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\,
	combout => \banco_regs_i[6]~45_combout\);

-- Location: M9K_X64_Y34_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y35_N18
\banco_regs_i[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~46_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\))) # (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\mem|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\,
	combout => \banco_regs_i[6]~46_combout\);

-- Location: LCCOMB_X63_Y35_N8
\banco_regs_i[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~47_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[6]~45_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & \banco_regs_i[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \banco_regs_i[6]~45_combout\,
	datad => \banco_regs_i[6]~46_combout\,
	combout => \banco_regs_i[6]~47_combout\);

-- Location: M9K_X64_Y45_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306F52A86",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y45_N16
\banco_regs_i[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~42_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\,
	combout => \banco_regs_i[6]~42_combout\);

-- Location: M9K_X78_Y36_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y36_N4
\banco_regs_i[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~43_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\,
	combout => \banco_regs_i[6]~43_combout\);

-- Location: LCCOMB_X59_Y31_N18
\banco_regs_i[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~44_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[6]~42_combout\) # (\banco_regs_i[6]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[6]~42_combout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datad => \banco_regs_i[6]~43_combout\,
	combout => \banco_regs_i[6]~44_combout\);

-- Location: LCCOMB_X59_Y31_N8
\banco_regs_i[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[6]~48_combout\ = (\partControle|r_mux~combout\ & (((\banco_regs_i[6]~47_combout\) # (\banco_regs_i[6]~44_combout\)))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \ula1|shift|Mux9~3_combout\,
	datac => \banco_regs_i[6]~47_combout\,
	datad => \banco_regs_i[6]~44_combout\,
	combout => \banco_regs_i[6]~48_combout\);

-- Location: LCCOMB_X59_Y31_N20
\banco_reg|reg_image~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~18_combout\ = (!\partControle|clear~combout\ & ((\partControle|vd_mux~combout\ & ((\input[6]~input_o\))) # (!\partControle|vd_mux~combout\ & (\banco_regs_i[6]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \partControle|clear~combout\,
	datac => \banco_regs_i[6]~48_combout\,
	datad => \input[6]~input_o\,
	combout => \banco_reg|reg_image~18_combout\);

-- Location: LCCOMB_X57_Y31_N14
\banco_reg|reg_image[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][6]~feeder_combout\ = \banco_reg|reg_image~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~18_combout\,
	combout => \banco_reg|reg_image[5][6]~feeder_combout\);

-- Location: FF_X57_Y31_N15
\banco_reg|reg_image[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][6]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][6]~q\);

-- Location: FF_X58_Y31_N3
\banco_reg|reg_image[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~18_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][6]~q\);

-- Location: LCCOMB_X58_Y34_N6
\banco_reg|reg_image[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][6]~feeder_combout\ = \banco_reg|reg_image~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~18_combout\,
	combout => \banco_reg|reg_image[6][6]~feeder_combout\);

-- Location: FF_X58_Y34_N7
\banco_reg|reg_image[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][6]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][6]~q\);

-- Location: FF_X59_Y31_N19
\banco_reg|reg_image[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~18_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][6]~q\);

-- Location: LCCOMB_X58_Y31_N20
\banco_reg|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux9~0_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|reg_image[6][6]~q\) # ((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & (((\banco_reg|reg_image[4][6]~q\ & !\partControle|slt_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[6][6]~q\,
	datab => \banco_reg|reg_image[4][6]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux9~0_combout\);

-- Location: LCCOMB_X58_Y31_N2
\banco_reg|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux9~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux9~0_combout\ & ((\banco_reg|reg_image[7][6]~q\))) # (!\banco_reg|Mux9~0_combout\ & (\banco_reg|reg_image[5][6]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][6]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][6]~q\,
	datad => \banco_reg|Mux9~0_combout\,
	combout => \banco_reg|Mux9~1_combout\);

-- Location: FF_X59_Y31_N21
\banco_reg|reg_image[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~18_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][6]~q\);

-- Location: LCCOMB_X55_Y33_N6
\banco_reg|reg_image[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][6]~feeder_combout\ = \banco_reg|reg_image~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~18_combout\,
	combout => \banco_reg|reg_image[1][6]~feeder_combout\);

-- Location: FF_X55_Y33_N7
\banco_reg|reg_image[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][6]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][6]~q\);

-- Location: FF_X60_Y33_N1
\banco_reg|reg_image[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~18_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][6]~q\);

-- Location: LCCOMB_X60_Y33_N0
\banco_reg|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux9~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][6]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[1][6]~q\,
	datac => \banco_reg|reg_image[0][6]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux9~2_combout\);

-- Location: FF_X58_Y33_N3
\banco_reg|reg_image[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~18_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][6]~q\);

-- Location: LCCOMB_X59_Y33_N16
\banco_reg|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux9~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux9~2_combout\ & (\banco_reg|reg_image[3][6]~q\)) # (!\banco_reg|Mux9~2_combout\ & ((\banco_reg|reg_image[2][6]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[3][6]~q\,
	datac => \banco_reg|Mux9~2_combout\,
	datad => \banco_reg|reg_image[2][6]~q\,
	combout => \banco_reg|Mux9~3_combout\);

-- Location: LCCOMB_X59_Y33_N4
\banco_reg|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux9~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux9~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux9~1_combout\,
	datad => \banco_reg|Mux9~3_combout\,
	combout => \banco_reg|Mux9~4_combout\);

-- Location: FF_X59_Y33_N5
\banco_reg|data_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(6));

-- Location: LCCOMB_X52_Y30_N0
\reg_A|q~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~7_combout\ = (\banco_reg|data_o\(6) & \partControle|ld_A~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|data_o\(6),
	datac => \partControle|ld_A~combout\,
	combout => \reg_A|q~7_combout\);

-- Location: FF_X52_Y30_N1
\reg_A|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~7_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(6));

-- Location: LCCOMB_X54_Y31_N20
\ula1|l6|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l6|Xi~3_combout\ = (\reg_A|q\(6) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(6)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(6) & ((\reg_B|q\(6) & ((\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0)))) # (!\reg_B|q\(6) & 
-- (\partControle|slt_ula\(1) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(6),
	datab => \reg_B|q\(6),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l6|Xi~3_combout\);

-- Location: LCCOMB_X54_Y31_N30
\ula1|l6|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l6|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l6|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datac => \reg_A|q\(6),
	datad => \ula1|l6|Xi~3_combout\,
	combout => \ula1|l6|Xi~4_combout\);

-- Location: LCCOMB_X58_Y30_N4
\ula1|o6|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o6|s~combout\ = \ula1|l6|Xi~4_combout\ $ (\ula1|o5|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l6|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l6|Xi~4_combout\,
	datac => \ula1|o5|cout~0_combout\,
	datad => \ula1|l6|Yi~0_combout\,
	combout => \ula1|o6|s~combout\);

-- Location: LCCOMB_X58_Y30_N2
\ula1|o4|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o4|s~combout\ = \ula1|o3|cout~0_combout\ $ (\ula1|l4|Xi~4_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l4|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|o3|cout~0_combout\,
	datac => \ula1|l4|Yi~0_combout\,
	datad => \ula1|l4|Xi~4_combout\,
	combout => \ula1|o4|s~combout\);

-- Location: LCCOMB_X58_Y30_N26
\ula1|shift|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux10~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & (\ula1|o6|s~combout\)) # (!\partControle|slt_ula\(0) & ((\ula1|o4|s~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|des~0_combout\,
	datac => \ula1|o6|s~combout\,
	datad => \ula1|o4|s~combout\,
	combout => \ula1|shift|Mux10~2_combout\);

-- Location: LCCOMB_X58_Y30_N20
\ula1|shift|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux10~3_combout\ = (\ula1|shift|Mux10~2_combout\) # ((\ula1|o5|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \ula1|o5|s~combout\,
	datac => \ula1|shift|Mux10~2_combout\,
	datad => \partControle|slt_ula\(2),
	combout => \ula1|shift|Mux10~3_combout\);

-- Location: M9K_X64_Y17_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y31_N22
\banco_regs_i[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~36_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\,
	combout => \banco_regs_i[5]~36_combout\);

-- Location: M9K_X78_Y25_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4421A002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y31_N12
\banco_regs_i[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~35_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\,
	combout => \banco_regs_i[5]~35_combout\);

-- Location: LCCOMB_X63_Y31_N4
\banco_regs_i[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~37_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[5]~36_combout\) # (\banco_regs_i[5]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[5]~36_combout\,
	datad => \banco_regs_i[5]~35_combout\,
	combout => \banco_regs_i[5]~37_combout\);

-- Location: M9K_X78_Y19_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y31_N30
\banco_regs_i[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~39_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\,
	combout => \banco_regs_i[5]~39_combout\);

-- Location: M9K_X78_Y31_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y31_N16
\banco_regs_i[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~38_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\,
	combout => \banco_regs_i[5]~38_combout\);

-- Location: LCCOMB_X63_Y31_N28
\banco_regs_i[5]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~40_combout\ = (\banco_regs_i[5]~37_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[5]~39_combout\) # (\banco_regs_i[5]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \banco_regs_i[5]~37_combout\,
	datac => \banco_regs_i[5]~39_combout\,
	datad => \banco_regs_i[5]~38_combout\,
	combout => \banco_regs_i[5]~40_combout\);

-- Location: LCCOMB_X59_Y31_N10
\banco_regs_i[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[5]~41_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & ((\banco_regs_i[5]~40_combout\))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \ula1|shift|Mux10~3_combout\,
	datac => \partControle|vd_mux~combout\,
	datad => \banco_regs_i[5]~40_combout\,
	combout => \banco_regs_i[5]~41_combout\);

-- Location: LCCOMB_X59_Y31_N12
\banco_reg|reg_image~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~17_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[5]~41_combout\) # ((\partControle|vd_mux~combout\ & \input[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \partControle|clear~combout\,
	datac => \input[5]~input_o\,
	datad => \banco_regs_i[5]~41_combout\,
	combout => \banco_reg|reg_image~17_combout\);

-- Location: LCCOMB_X57_Y31_N12
\banco_reg|reg_image[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][5]~feeder_combout\ = \banco_reg|reg_image~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~17_combout\,
	combout => \banco_reg|reg_image[5][5]~feeder_combout\);

-- Location: FF_X57_Y31_N13
\banco_reg|reg_image[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][5]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][5]~q\);

-- Location: FF_X60_Y33_N13
\banco_reg|reg_image[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~17_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][5]~q\);

-- Location: LCCOMB_X59_Y34_N4
\banco_reg|reg_image[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][5]~feeder_combout\ = \banco_reg|reg_image~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~17_combout\,
	combout => \banco_reg|reg_image[6][5]~feeder_combout\);

-- Location: FF_X59_Y34_N5
\banco_reg|reg_image[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][5]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][5]~q\);

-- Location: LCCOMB_X59_Y31_N22
\banco_reg|reg_image[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[4][5]~feeder_combout\ = \banco_reg|reg_image~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~17_combout\,
	combout => \banco_reg|reg_image[4][5]~feeder_combout\);

-- Location: FF_X59_Y31_N23
\banco_reg|reg_image[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[4][5]~feeder_combout\,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][5]~q\);

-- Location: LCCOMB_X60_Y33_N10
\banco_reg|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux10~0_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|reg_image[6][5]~q\) # ((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & (((\banco_reg|reg_image[4][5]~q\ & !\partControle|slt_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[6][5]~q\,
	datac => \banco_reg|reg_image[4][5]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux10~0_combout\);

-- Location: LCCOMB_X60_Y33_N12
\banco_reg|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux10~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux10~0_combout\ & ((\banco_reg|reg_image[7][5]~q\))) # (!\banco_reg|Mux10~0_combout\ & (\banco_reg|reg_image[5][5]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][5]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][5]~q\,
	datad => \banco_reg|Mux10~0_combout\,
	combout => \banco_reg|Mux10~1_combout\);

-- Location: FF_X59_Y31_N13
\banco_reg|reg_image[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~17_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][5]~q\);

-- Location: FF_X59_Y33_N11
\banco_reg|reg_image[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~17_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][5]~q\);

-- Location: LCCOMB_X55_Y33_N24
\banco_reg|reg_image[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][5]~feeder_combout\ = \banco_reg|reg_image~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~17_combout\,
	combout => \banco_reg|reg_image[1][5]~feeder_combout\);

-- Location: FF_X55_Y33_N25
\banco_reg|reg_image[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][5]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][5]~q\);

-- Location: FF_X60_Y33_N3
\banco_reg|reg_image[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~17_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][5]~q\);

-- Location: LCCOMB_X60_Y33_N2
\banco_reg|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux10~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][5]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[1][5]~q\,
	datac => \banco_reg|reg_image[0][5]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux10~2_combout\);

-- Location: LCCOMB_X59_Y33_N10
\banco_reg|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux10~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux10~2_combout\ & (\banco_reg|reg_image[3][5]~q\)) # (!\banco_reg|Mux10~2_combout\ & ((\banco_reg|reg_image[2][5]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][5]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][5]~q\,
	datad => \banco_reg|Mux10~2_combout\,
	combout => \banco_reg|Mux10~3_combout\);

-- Location: LCCOMB_X59_Y33_N30
\banco_reg|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux10~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux10~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux10~1_combout\,
	datad => \banco_reg|Mux10~3_combout\,
	combout => \banco_reg|Mux10~4_combout\);

-- Location: FF_X59_Y33_N31
\banco_reg|data_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux10~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(5));

-- Location: LCCOMB_X53_Y30_N30
\reg_A|q~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~6_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(5),
	combout => \reg_A|q~6_combout\);

-- Location: FF_X53_Y30_N31
\reg_A|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~6_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(5));

-- Location: LCCOMB_X53_Y30_N4
\ula1|l5|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l5|Xi~3_combout\ = (\reg_A|q\(5) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(5)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(5) & ((\reg_B|q\(5) & ((\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0)))) # (!\reg_B|q\(5) & 
-- (\partControle|slt_ula\(1) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(5),
	datab => \reg_B|q\(5),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l5|Xi~3_combout\);

-- Location: LCCOMB_X55_Y30_N26
\ula1|l5|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l5|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l5|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(5),
	datac => \ula1|l5|Xi~3_combout\,
	datad => \partControle|slt_ula\(2),
	combout => \ula1|l5|Xi~4_combout\);

-- Location: LCCOMB_X58_Y30_N8
\ula1|o5|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o5|s~combout\ = \ula1|l5|Xi~4_combout\ $ (\ula1|o4|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l5|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l5|Xi~4_combout\,
	datac => \ula1|o4|cout~0_combout\,
	datad => \ula1|l5|Yi~0_combout\,
	combout => \ula1|o5|s~combout\);

-- Location: LCCOMB_X58_Y30_N30
\ula1|shift|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux11~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & (\ula1|o5|s~combout\)) # (!\partControle|slt_ula\(0) & ((\ula1|o3|s~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|des~0_combout\,
	datab => \ula1|o5|s~combout\,
	datac => \partControle|slt_ula\(0),
	datad => \ula1|o3|s~combout\,
	combout => \ula1|shift|Mux11~2_combout\);

-- Location: LCCOMB_X58_Y30_N22
\ula1|shift|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux11~3_combout\ = (\ula1|shift|Mux11~2_combout\) # ((\ula1|o4|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \partControle|slt_ula\(2),
	datac => \ula1|shift|Mux11~2_combout\,
	datad => \ula1|o4|s~combout\,
	combout => \ula1|shift|Mux11~3_combout\);

-- Location: M9K_X51_Y25_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244C4A207",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y27_N8
\banco_regs_i[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~28_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\,
	combout => \banco_regs_i[4]~28_combout\);

-- Location: M9K_X51_Y24_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y27_N18
\banco_regs_i[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~29_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\,
	combout => \banco_regs_i[4]~29_combout\);

-- Location: LCCOMB_X55_Y27_N16
\banco_regs_i[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~30_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[4]~28_combout\) # (\banco_regs_i[4]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[4]~28_combout\,
	datad => \banco_regs_i[4]~29_combout\,
	combout => \banco_regs_i[4]~30_combout\);

-- Location: M9K_X64_Y46_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N8
\banco_regs_i[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~31_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\,
	combout => \banco_regs_i[4]~31_combout\);

-- Location: M9K_X78_Y34_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y35_N16
\banco_regs_i[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~32_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\))) # (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\mem|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\,
	combout => \banco_regs_i[4]~32_combout\);

-- Location: LCCOMB_X59_Y35_N22
\banco_regs_i[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~33_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[4]~31_combout\) # ((!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & \banco_regs_i[4]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \banco_regs_i[4]~31_combout\,
	datad => \banco_regs_i[4]~32_combout\,
	combout => \banco_regs_i[4]~33_combout\);

-- Location: LCCOMB_X59_Y31_N4
\banco_regs_i[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[4]~34_combout\ = (\partControle|r_mux~combout\ & (((\banco_regs_i[4]~30_combout\) # (\banco_regs_i[4]~33_combout\)))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \ula1|shift|Mux11~3_combout\,
	datac => \banco_regs_i[4]~30_combout\,
	datad => \banco_regs_i[4]~33_combout\,
	combout => \banco_regs_i[4]~34_combout\);

-- Location: LCCOMB_X59_Y31_N16
\banco_reg|reg_image~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~16_combout\ = (!\partControle|clear~combout\ & ((\partControle|vd_mux~combout\ & ((\input[4]~input_o\))) # (!\partControle|vd_mux~combout\ & (\banco_regs_i[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \partControle|clear~combout\,
	datac => \banco_regs_i[4]~34_combout\,
	datad => \input[4]~input_o\,
	combout => \banco_reg|reg_image~16_combout\);

-- Location: FF_X59_Y31_N17
\banco_reg|reg_image[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~16_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][4]~q\);

-- Location: FF_X59_Y33_N9
\banco_reg|reg_image[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~16_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][4]~q\);

-- Location: LCCOMB_X55_Y33_N14
\banco_reg|reg_image[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][4]~feeder_combout\ = \banco_reg|reg_image~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~16_combout\,
	combout => \banco_reg|reg_image[1][4]~feeder_combout\);

-- Location: FF_X55_Y33_N15
\banco_reg|reg_image[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][4]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][4]~q\);

-- Location: FF_X60_Y33_N25
\banco_reg|reg_image[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~16_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][4]~q\);

-- Location: LCCOMB_X60_Y33_N24
\banco_reg|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux11~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][4]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[1][4]~q\,
	datac => \banco_reg|reg_image[0][4]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux11~2_combout\);

-- Location: LCCOMB_X59_Y33_N8
\banco_reg|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux11~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux11~2_combout\ & (\banco_reg|reg_image[3][4]~q\)) # (!\banco_reg|Mux11~2_combout\ & ((\banco_reg|reg_image[2][4]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[3][4]~q\,
	datac => \banco_reg|reg_image[2][4]~q\,
	datad => \banco_reg|Mux11~2_combout\,
	combout => \banco_reg|Mux11~3_combout\);

-- Location: LCCOMB_X57_Y31_N2
\banco_reg|reg_image[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][4]~feeder_combout\ = \banco_reg|reg_image~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~16_combout\,
	combout => \banco_reg|reg_image[5][4]~feeder_combout\);

-- Location: FF_X57_Y31_N3
\banco_reg|reg_image[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][4]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][4]~q\);

-- Location: FF_X60_Y33_N7
\banco_reg|reg_image[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~16_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][4]~q\);

-- Location: LCCOMB_X58_Y34_N28
\banco_reg|reg_image[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][4]~feeder_combout\ = \banco_reg|reg_image~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~16_combout\,
	combout => \banco_reg|reg_image[6][4]~feeder_combout\);

-- Location: FF_X58_Y34_N29
\banco_reg|reg_image[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][4]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][4]~q\);

-- Location: FF_X57_Y33_N21
\banco_reg|reg_image[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~16_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][4]~q\);

-- Location: LCCOMB_X57_Y33_N20
\banco_reg|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux11~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][4]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][4]~q\,
	datac => \banco_reg|reg_image[4][4]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux11~0_combout\);

-- Location: LCCOMB_X60_Y33_N6
\banco_reg|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux11~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux11~0_combout\ & ((\banco_reg|reg_image[7][4]~q\))) # (!\banco_reg|Mux11~0_combout\ & (\banco_reg|reg_image[5][4]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][4]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][4]~q\,
	datad => \banco_reg|Mux11~0_combout\,
	combout => \banco_reg|Mux11~1_combout\);

-- Location: LCCOMB_X59_Y33_N28
\banco_reg|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux11~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux11~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux11~3_combout\,
	datad => \banco_reg|Mux11~1_combout\,
	combout => \banco_reg|Mux11~4_combout\);

-- Location: FF_X59_Y33_N29
\banco_reg|data_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux11~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(4));

-- Location: LCCOMB_X53_Y30_N24
\reg_A|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~5_combout\ = (\banco_reg|data_o\(4) & \partControle|ld_A~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(4),
	datac => \partControle|ld_A~combout\,
	combout => \reg_A|q~5_combout\);

-- Location: FF_X53_Y30_N25
\reg_A|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~5_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(4));

-- Location: M9K_X37_Y40_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y40_N2
\banco_regs_i[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~24_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\,
	combout => \banco_regs_i[3]~24_combout\);

-- Location: M9K_X51_Y50_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y40_N8
\banco_regs_i[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~25_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\,
	combout => \banco_regs_i[3]~25_combout\);

-- Location: M9K_X64_Y43_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000344A5A284",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N12
\banco_regs_i[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~21_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\,
	combout => \banco_regs_i[3]~21_combout\);

-- Location: M9K_X64_Y38_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N30
\banco_regs_i[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~22_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\,
	combout => \banco_regs_i[3]~22_combout\);

-- Location: LCCOMB_X56_Y40_N12
\banco_regs_i[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~23_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[3]~21_combout\) # (\banco_regs_i[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[3]~21_combout\,
	datad => \banco_regs_i[3]~22_combout\,
	combout => \banco_regs_i[3]~23_combout\);

-- Location: LCCOMB_X56_Y40_N14
\banco_regs_i[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~26_combout\ = (\banco_regs_i[3]~23_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[3]~24_combout\) # (\banco_regs_i[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \banco_regs_i[3]~24_combout\,
	datac => \banco_regs_i[3]~25_combout\,
	datad => \banco_regs_i[3]~23_combout\,
	combout => \banco_regs_i[3]~26_combout\);

-- Location: LCCOMB_X56_Y33_N10
\banco_regs_i[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[3]~27_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & ((\banco_regs_i[3]~26_combout\))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \ula1|shift|Mux12~3_combout\,
	datad => \banco_regs_i[3]~26_combout\,
	combout => \banco_regs_i[3]~27_combout\);

-- Location: LCCOMB_X56_Y33_N6
\banco_reg|reg_image~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~15_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[3]~27_combout\) # ((\input[3]~input_o\ & \partControle|vd_mux~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[3]~27_combout\,
	datab => \input[3]~input_o\,
	datac => \partControle|clear~combout\,
	datad => \partControle|vd_mux~combout\,
	combout => \banco_reg|reg_image~15_combout\);

-- Location: FF_X56_Y33_N7
\banco_reg|reg_image[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~15_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][3]~q\);

-- Location: FF_X59_Y33_N27
\banco_reg|reg_image[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~15_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][3]~q\);

-- Location: LCCOMB_X56_Y33_N28
\banco_reg|reg_image[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][3]~feeder_combout\ = \banco_reg|reg_image~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~15_combout\,
	combout => \banco_reg|reg_image[1][3]~feeder_combout\);

-- Location: FF_X56_Y33_N29
\banco_reg|reg_image[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][3]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][3]~q\);

-- Location: FF_X60_Y33_N17
\banco_reg|reg_image[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~15_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][3]~q\);

-- Location: LCCOMB_X60_Y33_N16
\banco_reg|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux12~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][3]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[1][3]~q\,
	datac => \banco_reg|reg_image[0][3]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux12~2_combout\);

-- Location: LCCOMB_X59_Y33_N26
\banco_reg|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux12~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux12~2_combout\ & (\banco_reg|reg_image[3][3]~q\)) # (!\banco_reg|Mux12~2_combout\ & ((\banco_reg|reg_image[2][3]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[3][3]~q\,
	datac => \banco_reg|reg_image[2][3]~q\,
	datad => \banco_reg|Mux12~2_combout\,
	combout => \banco_reg|Mux12~3_combout\);

-- Location: LCCOMB_X61_Y33_N4
\banco_reg|reg_image[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][3]~feeder_combout\ = \banco_reg|reg_image~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~15_combout\,
	combout => \banco_reg|reg_image[5][3]~feeder_combout\);

-- Location: FF_X61_Y33_N5
\banco_reg|reg_image[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][3]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][3]~q\);

-- Location: FF_X60_Y33_N23
\banco_reg|reg_image[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~15_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][3]~q\);

-- Location: LCCOMB_X61_Y33_N10
\banco_reg|reg_image[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][3]~feeder_combout\ = \banco_reg|reg_image~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~15_combout\,
	combout => \banco_reg|reg_image[6][3]~feeder_combout\);

-- Location: FF_X61_Y33_N11
\banco_reg|reg_image[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][3]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][3]~q\);

-- Location: FF_X57_Y33_N27
\banco_reg|reg_image[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~15_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][3]~q\);

-- Location: LCCOMB_X57_Y33_N26
\banco_reg|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux12~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][3]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][3]~q\,
	datac => \banco_reg|reg_image[4][3]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux12~0_combout\);

-- Location: LCCOMB_X60_Y33_N22
\banco_reg|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux12~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux12~0_combout\ & ((\banco_reg|reg_image[7][3]~q\))) # (!\banco_reg|Mux12~0_combout\ & (\banco_reg|reg_image[5][3]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][3]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][3]~q\,
	datad => \banco_reg|Mux12~0_combout\,
	combout => \banco_reg|Mux12~1_combout\);

-- Location: LCCOMB_X59_Y33_N22
\banco_reg|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux12~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux12~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux12~3_combout\,
	datad => \banco_reg|Mux12~1_combout\,
	combout => \banco_reg|Mux12~4_combout\);

-- Location: FF_X59_Y33_N23
\banco_reg|data_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(3));

-- Location: LCCOMB_X52_Y30_N26
\reg_A|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~4_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(3),
	combout => \reg_A|q~4_combout\);

-- Location: FF_X52_Y30_N27
\reg_A|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~4_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(3));

-- Location: M9K_X51_Y29_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N28
\banco_regs_i[15]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~110_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\,
	combout => \banco_regs_i[15]~110_combout\);

-- Location: M9K_X37_Y19_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N22
\banco_regs_i[15]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~109_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\,
	combout => \banco_regs_i[15]~109_combout\);

-- Location: M9K_X37_Y31_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N30
\banco_regs_i[15]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~107_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\,
	combout => \banco_regs_i[15]~107_combout\);

-- Location: M9K_X37_Y18_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEF5FAB5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N0
\banco_regs_i[15]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~106_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\,
	combout => \banco_regs_i[15]~106_combout\);

-- Location: LCCOMB_X50_Y31_N24
\banco_regs_i[15]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~108_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[15]~107_combout\) # (\banco_regs_i[15]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[15]~107_combout\,
	datad => \banco_regs_i[15]~106_combout\,
	combout => \banco_regs_i[15]~108_combout\);

-- Location: LCCOMB_X50_Y31_N2
\banco_regs_i[15]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~111_combout\ = (\banco_regs_i[15]~108_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[15]~110_combout\) # (\banco_regs_i[15]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \banco_regs_i[15]~110_combout\,
	datac => \banco_regs_i[15]~109_combout\,
	datad => \banco_regs_i[15]~108_combout\,
	combout => \banco_regs_i[15]~111_combout\);

-- Location: LCCOMB_X50_Y31_N20
\banco_regs_i[15]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[15]~112_combout\ = (\partControle|vd_mux~combout\ & (\input[15]~input_o\)) # (!\partControle|vd_mux~combout\ & (((\partControle|r_mux~combout\ & \banco_regs_i[15]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[15]~input_o\,
	datab => \partControle|r_mux~combout\,
	datac => \partControle|vd_mux~combout\,
	datad => \banco_regs_i[15]~111_combout\,
	combout => \banco_regs_i[15]~112_combout\);

-- Location: LCCOMB_X56_Y30_N18
\ula1|l15|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l15|Xi~3_combout\ = (\reg_A|q\(15) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(15)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(15) & ((\partControle|slt_ula\(1) & ((\reg_B|q\(15)) # (\partControle|slt_ula\(0)))) # (!\partControle|slt_ula\(1) & 
-- (\reg_B|q\(15) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(15),
	datab => \partControle|slt_ula\(1),
	datac => \reg_B|q\(15),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l15|Xi~3_combout\);

-- Location: LCCOMB_X57_Y30_N6
\ula1|l15|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l15|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l15|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_A|q\(15),
	datac => \partControle|slt_ula\(2),
	datad => \ula1|l15|Xi~3_combout\,
	combout => \ula1|l15|Xi~4_combout\);

-- Location: LCCOMB_X55_Y29_N18
\ula1|l15|Yi\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l15|Yi~combout\ = (\partControle|slt_ula\(2)) # ((\partControle|slt_ula\(1)) # (\reg_B|q\(15) $ (!\partControle|slt_ula\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(15),
	datab => \partControle|slt_ula\(2),
	datac => \partControle|slt_ula\(0),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l15|Yi~combout\);

-- Location: LCCOMB_X56_Y31_N4
\result[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[15]~15_combout\ = (\ula1|des~0_combout\ & (\partControle|slt_ula\(0))) # (!\ula1|des~0_combout\ & ((\ula1|l15|Xi~4_combout\ $ (!\ula1|l15|Yi~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|l15|Xi~4_combout\,
	datac => \ula1|l15|Yi~combout\,
	datad => \ula1|des~0_combout\,
	combout => \result[15]~15_combout\);

-- Location: LCCOMB_X53_Y30_N16
\reg_B|q~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~15_combout\ = (\banco_reg|data_o\(14) & (!\partControle|c_mux~combout\ & \partControle|ld_B~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(14),
	datab => \partControle|c_mux~combout\,
	datad => \partControle|ld_B~combout\,
	combout => \reg_B|q~15_combout\);

-- Location: FF_X53_Y30_N29
\reg_B|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~15_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(14));

-- Location: LCCOMB_X53_Y30_N20
\ula1|l14|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l14|Xi~3_combout\ = (\reg_A|q\(14) & (\partControle|slt_ula\(1) $ (((\reg_B|q\(14)) # (\partControle|slt_ula\(0)))))) # (!\reg_A|q\(14) & ((\reg_B|q\(14) & ((\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0)))) # (!\reg_B|q\(14) & 
-- (\partControle|slt_ula\(1) & \partControle|slt_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(14),
	datab => \reg_B|q\(14),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l14|Xi~3_combout\);

-- Location: LCCOMB_X53_Y30_N0
\ula1|l14|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l14|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\ula1|l14|Xi~3_combout\))) # (!\partControle|slt_ula\(2) & (\reg_A|q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(14),
	datab => \partControle|slt_ula\(2),
	datad => \ula1|l14|Xi~3_combout\,
	combout => \ula1|l14|Xi~4_combout\);

-- Location: LCCOMB_X54_Y31_N28
\ula1|l14|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l14|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0) $ (!\reg_B|q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \partControle|slt_ula\(1),
	datad => \reg_B|q\(14),
	combout => \ula1|l14|Yi~0_combout\);

-- Location: LCCOMB_X55_Y31_N16
\ula1|o13|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o13|cout~0_combout\ = (\ula1|l13|Xi~4_combout\ & ((\ula1|o12|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l13|Yi~0_combout\)))) # (!\ula1|l13|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l13|Yi~0_combout\ & 
-- \ula1|o12|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l13|Xi~4_combout\,
	datac => \ula1|l13|Yi~0_combout\,
	datad => \ula1|o12|cout~0_combout\,
	combout => \ula1|o13|cout~0_combout\);

-- Location: LCCOMB_X55_Y31_N26
\ula1|o14|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o14|s~combout\ = \ula1|l14|Xi~4_combout\ $ (\ula1|o13|cout~0_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l14|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l14|Xi~4_combout\,
	datac => \ula1|l14|Yi~0_combout\,
	datad => \ula1|o13|cout~0_combout\,
	combout => \ula1|o14|s~combout\);

-- Location: LCCOMB_X55_Y31_N12
\ula1|o14|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o14|cout~0_combout\ = (\ula1|l14|Xi~4_combout\ & ((\ula1|o13|cout~0_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l14|Yi~0_combout\)))) # (!\ula1|l14|Xi~4_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l14|Yi~0_combout\ & 
-- \ula1|o13|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l14|Xi~4_combout\,
	datac => \ula1|l14|Yi~0_combout\,
	datad => \ula1|o13|cout~0_combout\,
	combout => \ula1|o14|cout~0_combout\);

-- Location: LCCOMB_X55_Y31_N18
\result[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[15]~16_combout\ = (\ula1|des~0_combout\ & ((\result[15]~15_combout\) # ((\ula1|o14|s~combout\)))) # (!\ula1|des~0_combout\ & (\result[15]~15_combout\ $ (((!\ula1|o14|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~15_combout\,
	datab => \ula1|des~0_combout\,
	datac => \ula1|o14|s~combout\,
	datad => \ula1|o14|cout~0_combout\,
	combout => \result[15]~16_combout\);

-- Location: LCCOMB_X55_Y31_N24
\banco_reg|reg_image~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~27_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[15]~112_combout\) # ((\banco_regs_i[13]~98_combout\ & !\result[15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[13]~98_combout\,
	datab => \banco_regs_i[15]~112_combout\,
	datac => \partControle|clear~combout\,
	datad => \result[15]~16_combout\,
	combout => \banco_reg|reg_image~27_combout\);

-- Location: FF_X55_Y31_N25
\banco_reg|reg_image[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~27_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][15]~q\);

-- Location: FF_X58_Y32_N7
\banco_reg|reg_image[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~27_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][15]~q\);

-- Location: FF_X58_Y32_N29
\banco_reg|reg_image[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~27_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][15]~q\);

-- Location: LCCOMB_X55_Y33_N20
\banco_reg|reg_image[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][15]~feeder_combout\ = \banco_reg|reg_image~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~27_combout\,
	combout => \banco_reg|reg_image[1][15]~feeder_combout\);

-- Location: FF_X55_Y33_N21
\banco_reg|reg_image[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][15]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][15]~q\);

-- Location: LCCOMB_X58_Y32_N28
\banco_reg|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux0~2_combout\ = (\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1)) # ((\banco_reg|reg_image[1][15]~q\)))) # (!\partControle|slt_reg\(0) & (!\partControle|slt_reg\(1) & (\banco_reg|reg_image[0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[0][15]~q\,
	datad => \banco_reg|reg_image[1][15]~q\,
	combout => \banco_reg|Mux0~2_combout\);

-- Location: LCCOMB_X58_Y32_N6
\banco_reg|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux0~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux0~2_combout\ & (\banco_reg|reg_image[3][15]~q\)) # (!\banco_reg|Mux0~2_combout\ & ((\banco_reg|reg_image[2][15]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][15]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][15]~q\,
	datad => \banco_reg|Mux0~2_combout\,
	combout => \banco_reg|Mux0~3_combout\);

-- Location: LCCOMB_X57_Y31_N18
\banco_reg|reg_image[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][15]~feeder_combout\ = \banco_reg|reg_image~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~27_combout\,
	combout => \banco_reg|reg_image[5][15]~feeder_combout\);

-- Location: FF_X57_Y31_N19
\banco_reg|reg_image[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][15]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][15]~q\);

-- Location: FF_X59_Y32_N7
\banco_reg|reg_image[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~27_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][15]~q\);

-- Location: LCCOMB_X54_Y33_N22
\banco_reg|reg_image[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][15]~feeder_combout\ = \banco_reg|reg_image~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~27_combout\,
	combout => \banco_reg|reg_image[6][15]~feeder_combout\);

-- Location: FF_X54_Y33_N23
\banco_reg|reg_image[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][15]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][15]~q\);

-- Location: FF_X57_Y33_N31
\banco_reg|reg_image[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~27_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][15]~q\);

-- Location: LCCOMB_X57_Y33_N30
\banco_reg|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux0~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][15]~q\)) # (!\partControle|slt_reg\(1) & 
-- ((\banco_reg|reg_image[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][15]~q\,
	datac => \banco_reg|reg_image[4][15]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y32_N6
\banco_reg|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux0~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux0~0_combout\ & ((\banco_reg|reg_image[7][15]~q\))) # (!\banco_reg|Mux0~0_combout\ & (\banco_reg|reg_image[5][15]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[5][15]~q\,
	datac => \banco_reg|reg_image[7][15]~q\,
	datad => \banco_reg|Mux0~0_combout\,
	combout => \banco_reg|Mux0~1_combout\);

-- Location: LCCOMB_X59_Y32_N24
\banco_reg|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux0~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux0~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux0~3_combout\,
	datad => \banco_reg|Mux0~1_combout\,
	combout => \banco_reg|Mux0~4_combout\);

-- Location: FF_X59_Y32_N25
\banco_reg|data_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(15));

-- Location: LCCOMB_X52_Y30_N2
\reg_A|q~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~16_combout\ = (\banco_reg|data_o\(15) & \partControle|ld_A~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|data_o\(15),
	datac => \partControle|ld_A~combout\,
	combout => \reg_A|q~16_combout\);

-- Location: FF_X52_Y30_N3
\reg_A|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~16_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(15));

-- Location: LCCOMB_X53_Y31_N26
\reg_A_plus_const[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[13]~26_combout\ = (\reg_A|q\(13) & (!\reg_A_plus_const[12]~25\)) # (!\reg_A|q\(13) & ((\reg_A_plus_const[12]~25\) # (GND)))
-- \reg_A_plus_const[13]~27\ = CARRY((!\reg_A_plus_const[12]~25\) # (!\reg_A|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(13),
	datad => VCC,
	cin => \reg_A_plus_const[12]~25\,
	combout => \reg_A_plus_const[13]~26_combout\,
	cout => \reg_A_plus_const[13]~27\);

-- Location: LCCOMB_X53_Y31_N28
\reg_A_plus_const[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[14]~28_combout\ = (\reg_A|q\(14) & (\reg_A_plus_const[13]~27\ $ (GND))) # (!\reg_A|q\(14) & (!\reg_A_plus_const[13]~27\ & VCC))
-- \reg_A_plus_const[14]~29\ = CARRY((\reg_A|q\(14) & !\reg_A_plus_const[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_A|q\(14),
	datad => VCC,
	cin => \reg_A_plus_const[13]~27\,
	combout => \reg_A_plus_const[14]~28_combout\,
	cout => \reg_A_plus_const[14]~29\);

-- Location: LCCOMB_X53_Y31_N30
\reg_A_plus_const[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A_plus_const[15]~30_combout\ = \reg_A_plus_const[14]~29\ $ (\reg_A|q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \reg_A|q\(15),
	cin => \reg_A_plus_const[14]~29\,
	combout => \reg_A_plus_const[15]~30_combout\);

-- Location: FF_X53_Y31_N31
\mem|ram_image_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A_plus_const[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2));

-- Location: M9K_X51_Y32_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N8
\banco_regs_i[14]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~102_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	combout => \banco_regs_i[14]~102_combout\);

-- Location: M9K_X51_Y17_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N26
\banco_regs_i[14]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~103_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\,
	combout => \banco_regs_i[14]~103_combout\);

-- Location: M9K_X51_Y31_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N4
\banco_regs_i[14]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~100_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	combout => \banco_regs_i[14]~100_combout\);

-- Location: M9K_X51_Y28_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE7EAAD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y31_N10
\banco_regs_i[14]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~99_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\,
	combout => \banco_regs_i[14]~99_combout\);

-- Location: LCCOMB_X50_Y31_N18
\banco_regs_i[14]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~101_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[14]~100_combout\) # (\banco_regs_i[14]~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[14]~100_combout\,
	datad => \banco_regs_i[14]~99_combout\,
	combout => \banco_regs_i[14]~101_combout\);

-- Location: LCCOMB_X50_Y31_N12
\banco_regs_i[14]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~104_combout\ = (\banco_regs_i[14]~101_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[14]~102_combout\) # (\banco_regs_i[14]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \banco_regs_i[14]~102_combout\,
	datac => \banco_regs_i[14]~103_combout\,
	datad => \banco_regs_i[14]~101_combout\,
	combout => \banco_regs_i[14]~104_combout\);

-- Location: LCCOMB_X50_Y31_N14
\banco_regs_i[14]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[14]~105_combout\ = (\partControle|vd_mux~combout\ & (\input[14]~input_o\)) # (!\partControle|vd_mux~combout\ & (((\partControle|r_mux~combout\ & \banco_regs_i[14]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[14]~input_o\,
	datab => \partControle|r_mux~combout\,
	datac => \partControle|vd_mux~combout\,
	datad => \banco_regs_i[14]~104_combout\,
	combout => \banco_regs_i[14]~105_combout\);

-- Location: LCCOMB_X55_Y31_N30
\ula1|shift|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux1~4_combout\ = (!\partControle|slt_ula\(0) & (\partControle|slt_ula\(1) & (!\partControle|slt_ula\(2) & \ula1|o13|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \partControle|slt_ula\(1),
	datac => \partControle|slt_ula\(2),
	datad => \ula1|o13|s~combout\,
	combout => \ula1|shift|Mux1~4_combout\);

-- Location: LCCOMB_X55_Y31_N2
\ula1|shift|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux1~2_combout\ = (\ula1|shift|Mux4~0_combout\ & (\ula1|l15|Yi~combout\ $ (\ula1|l15|Xi~4_combout\ $ (\ula1|o14|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l15|Yi~combout\,
	datab => \ula1|shift|Mux4~0_combout\,
	datac => \ula1|l15|Xi~4_combout\,
	datad => \ula1|o14|cout~0_combout\,
	combout => \ula1|shift|Mux1~2_combout\);

-- Location: LCCOMB_X55_Y31_N28
\ula1|shift|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux1~3_combout\ = (\ula1|shift|Mux1~4_combout\) # ((\ula1|shift|Mux1~2_combout\) # ((!\ula1|des~0_combout\ & \ula1|o14|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|shift|Mux1~4_combout\,
	datab => \ula1|des~0_combout\,
	datac => \ula1|o14|s~combout\,
	datad => \ula1|shift|Mux1~2_combout\,
	combout => \ula1|shift|Mux1~3_combout\);

-- Location: LCCOMB_X55_Y31_N22
\banco_reg|reg_image~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~26_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[14]~105_combout\) # ((\banco_regs_i[13]~98_combout\ & !\ula1|shift|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[13]~98_combout\,
	datab => \partControle|clear~combout\,
	datac => \banco_regs_i[14]~105_combout\,
	datad => \ula1|shift|Mux1~3_combout\,
	combout => \banco_reg|reg_image~26_combout\);

-- Location: LCCOMB_X57_Y31_N4
\banco_reg|reg_image[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][14]~feeder_combout\ = \banco_reg|reg_image~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~26_combout\,
	combout => \banco_reg|reg_image[5][14]~feeder_combout\);

-- Location: FF_X57_Y31_N5
\banco_reg|reg_image[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][14]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][14]~q\);

-- Location: LCCOMB_X54_Y33_N20
\banco_reg|reg_image[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][14]~feeder_combout\ = \banco_reg|reg_image~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~26_combout\,
	combout => \banco_reg|reg_image[6][14]~feeder_combout\);

-- Location: FF_X54_Y33_N21
\banco_reg|reg_image[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][14]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][14]~q\);

-- Location: FF_X59_Y31_N7
\banco_reg|reg_image[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~26_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][14]~q\);

-- Location: LCCOMB_X59_Y32_N26
\banco_reg|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux1~0_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|reg_image[6][14]~q\) # ((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & (((\banco_reg|reg_image[4][14]~q\ & !\partControle|slt_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[6][14]~q\,
	datab => \banco_reg|reg_image[4][14]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux1~0_combout\);

-- Location: FF_X56_Y31_N17
\banco_reg|reg_image[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~26_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][14]~q\);

-- Location: LCCOMB_X59_Y32_N8
\banco_reg|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux1~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux1~0_combout\ & ((\banco_reg|reg_image[7][14]~q\))) # (!\banco_reg|Mux1~0_combout\ & (\banco_reg|reg_image[5][14]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[5][14]~q\,
	datac => \banco_reg|Mux1~0_combout\,
	datad => \banco_reg|reg_image[7][14]~q\,
	combout => \banco_reg|Mux1~1_combout\);

-- Location: FF_X55_Y31_N23
\banco_reg|reg_image[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~26_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][14]~q\);

-- Location: FF_X58_Y32_N11
\banco_reg|reg_image[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~26_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][14]~q\);

-- Location: FF_X58_Y32_N25
\banco_reg|reg_image[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~26_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][14]~q\);

-- Location: LCCOMB_X55_Y33_N22
\banco_reg|reg_image[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][14]~feeder_combout\ = \banco_reg|reg_image~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~26_combout\,
	combout => \banco_reg|reg_image[1][14]~feeder_combout\);

-- Location: FF_X55_Y33_N23
\banco_reg|reg_image[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][14]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][14]~q\);

-- Location: LCCOMB_X58_Y32_N24
\banco_reg|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux1~2_combout\ = (\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1)) # ((\banco_reg|reg_image[1][14]~q\)))) # (!\partControle|slt_reg\(0) & (!\partControle|slt_reg\(1) & (\banco_reg|reg_image[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[0][14]~q\,
	datad => \banco_reg|reg_image[1][14]~q\,
	combout => \banco_reg|Mux1~2_combout\);

-- Location: LCCOMB_X58_Y32_N10
\banco_reg|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux1~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux1~2_combout\ & (\banco_reg|reg_image[3][14]~q\)) # (!\banco_reg|Mux1~2_combout\ & ((\banco_reg|reg_image[2][14]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][14]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][14]~q\,
	datad => \banco_reg|Mux1~2_combout\,
	combout => \banco_reg|Mux1~3_combout\);

-- Location: LCCOMB_X59_Y32_N22
\banco_reg|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux1~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux1~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux1~1_combout\,
	datad => \banco_reg|Mux1~3_combout\,
	combout => \banco_reg|Mux1~4_combout\);

-- Location: FF_X59_Y32_N23
\banco_reg|data_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(14));

-- Location: LCCOMB_X52_Y30_N20
\reg_A|q~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~15_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(14),
	combout => \reg_A|q~15_combout\);

-- Location: FF_X52_Y30_N21
\reg_A|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~15_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(14));

-- Location: FF_X53_Y31_N29
\mem|ram_image_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A_plus_const[14]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1));

-- Location: M9K_X78_Y29_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N26
\banco_regs_i[13]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~94_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\,
	combout => \banco_regs_i[13]~94_combout\);

-- Location: M9K_X64_Y21_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N28
\banco_regs_i[13]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~95_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\,
	combout => \banco_regs_i[13]~95_combout\);

-- Location: M9K_X51_Y16_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N14
\banco_regs_i[13]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~92_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\,
	combout => \banco_regs_i[13]~92_combout\);

-- Location: M9K_X78_Y21_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018CAD62E7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N0
\banco_regs_i[13]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~91_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\,
	combout => \banco_regs_i[13]~91_combout\);

-- Location: LCCOMB_X56_Y27_N16
\banco_regs_i[13]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~93_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[13]~92_combout\) # (\banco_regs_i[13]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[13]~92_combout\,
	datad => \banco_regs_i[13]~91_combout\,
	combout => \banco_regs_i[13]~93_combout\);

-- Location: LCCOMB_X56_Y27_N2
\banco_regs_i[13]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~96_combout\ = (\banco_regs_i[13]~93_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[13]~94_combout\) # (\banco_regs_i[13]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[13]~94_combout\,
	datab => \banco_regs_i[13]~95_combout\,
	datac => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datad => \banco_regs_i[13]~93_combout\,
	combout => \banco_regs_i[13]~96_combout\);

-- Location: LCCOMB_X56_Y27_N12
\banco_regs_i[13]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[13]~97_combout\ = (\partControle|vd_mux~combout\ & (\input[13]~input_o\)) # (!\partControle|vd_mux~combout\ & (((\partControle|r_mux~combout\ & \banco_regs_i[13]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|vd_mux~combout\,
	datab => \input[13]~input_o\,
	datac => \partControle|r_mux~combout\,
	datad => \banco_regs_i[13]~96_combout\,
	combout => \banco_regs_i[13]~97_combout\);

-- Location: LCCOMB_X55_Y31_N4
\ula1|shift|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux2~0_combout\ = (\ula1|des~0_combout\ & (!\partControle|slt_ula\(0) & (\ula1|o12|s~combout\))) # (!\ula1|des~0_combout\ & (((\ula1|o13|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|o12|s~combout\,
	datac => \ula1|des~0_combout\,
	datad => \ula1|o13|s~combout\,
	combout => \ula1|shift|Mux2~0_combout\);

-- Location: LCCOMB_X55_Y31_N10
\ula1|shift|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux2~1_combout\ = (\ula1|shift|Mux2~0_combout\) # ((\ula1|o14|s~combout\ & \ula1|shift|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|o14|s~combout\,
	datab => \ula1|shift|Mux2~0_combout\,
	datad => \ula1|shift|Mux4~0_combout\,
	combout => \ula1|shift|Mux2~1_combout\);

-- Location: LCCOMB_X55_Y31_N8
\banco_reg|reg_image~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~25_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[13]~97_combout\) # ((\banco_regs_i[13]~98_combout\ & !\ula1|shift|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[13]~98_combout\,
	datab => \partControle|clear~combout\,
	datac => \banco_regs_i[13]~97_combout\,
	datad => \ula1|shift|Mux2~1_combout\,
	combout => \banco_reg|reg_image~25_combout\);

-- Location: LCCOMB_X54_Y33_N14
\banco_reg|reg_image[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[2][13]~feeder_combout\ = \banco_reg|reg_image~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~25_combout\,
	combout => \banco_reg|reg_image[2][13]~feeder_combout\);

-- Location: FF_X54_Y33_N15
\banco_reg|reg_image[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[2][13]~feeder_combout\,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][13]~q\);

-- Location: FF_X55_Y31_N9
\banco_reg|reg_image[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~25_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][13]~q\);

-- Location: LCCOMB_X58_Y32_N0
\banco_reg|reg_image[0][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[0][13]~feeder_combout\ = \banco_reg|reg_image~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~25_combout\,
	combout => \banco_reg|reg_image[0][13]~feeder_combout\);

-- Location: FF_X58_Y32_N1
\banco_reg|reg_image[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[0][13]~feeder_combout\,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][13]~q\);

-- Location: LCCOMB_X55_Y33_N28
\banco_reg|reg_image[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][13]~feeder_combout\ = \banco_reg|reg_image~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~25_combout\,
	combout => \banco_reg|reg_image[1][13]~feeder_combout\);

-- Location: FF_X55_Y33_N29
\banco_reg|reg_image[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][13]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][13]~q\);

-- Location: LCCOMB_X59_Y32_N10
\banco_reg|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux2~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & ((\banco_reg|reg_image[1][13]~q\))) # (!\partControle|slt_reg\(0) & 
-- (\banco_reg|reg_image[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[0][13]~q\,
	datab => \banco_reg|reg_image[1][13]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux2~2_combout\);

-- Location: LCCOMB_X59_Y32_N12
\banco_reg|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux2~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux2~2_combout\ & ((\banco_reg|reg_image[3][13]~q\))) # (!\banco_reg|Mux2~2_combout\ & (\banco_reg|reg_image[2][13]~q\)))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[2][13]~q\,
	datab => \banco_reg|reg_image[3][13]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \banco_reg|Mux2~2_combout\,
	combout => \banco_reg|Mux2~3_combout\);

-- Location: LCCOMB_X57_Y31_N10
\banco_reg|reg_image[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][13]~feeder_combout\ = \banco_reg|reg_image~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~25_combout\,
	combout => \banco_reg|reg_image[5][13]~feeder_combout\);

-- Location: FF_X57_Y31_N11
\banco_reg|reg_image[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][13]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][13]~q\);

-- Location: FF_X59_Y32_N21
\banco_reg|reg_image[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~25_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][13]~q\);

-- Location: LCCOMB_X54_Y33_N4
\banco_reg|reg_image[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][13]~feeder_combout\ = \banco_reg|reg_image~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~25_combout\,
	combout => \banco_reg|reg_image[6][13]~feeder_combout\);

-- Location: FF_X54_Y33_N5
\banco_reg|reg_image[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][13]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][13]~q\);

-- Location: FF_X55_Y31_N11
\banco_reg|reg_image[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~25_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][13]~q\);

-- Location: LCCOMB_X58_Y32_N14
\banco_reg|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux2~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][13]~q\)) # (!\partControle|slt_reg\(1) & 
-- ((\banco_reg|reg_image[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[6][13]~q\,
	datab => \banco_reg|reg_image[4][13]~q\,
	datac => \partControle|slt_reg\(0),
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux2~0_combout\);

-- Location: LCCOMB_X59_Y32_N20
\banco_reg|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux2~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux2~0_combout\ & ((\banco_reg|reg_image[7][13]~q\))) # (!\banco_reg|Mux2~0_combout\ & (\banco_reg|reg_image[5][13]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[5][13]~q\,
	datac => \banco_reg|reg_image[7][13]~q\,
	datad => \banco_reg|Mux2~0_combout\,
	combout => \banco_reg|Mux2~1_combout\);

-- Location: LCCOMB_X59_Y32_N16
\banco_reg|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux2~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux2~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|Mux2~3_combout\,
	datac => \partControle|slt_reg\(2),
	datad => \banco_reg|Mux2~1_combout\,
	combout => \banco_reg|Mux2~4_combout\);

-- Location: FF_X59_Y32_N17
\banco_reg|data_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(13));

-- Location: LCCOMB_X52_Y30_N10
\reg_A|q~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~14_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(13),
	combout => \reg_A|q~14_combout\);

-- Location: FF_X52_Y30_N11
\reg_A|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~14_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(13));

-- Location: FF_X53_Y31_N27
\mem|ram_image_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A_plus_const[13]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0));

-- Location: M9K_X51_Y35_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N26
\banco_regs_i[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~4_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\,
	combout => \banco_regs_i[0]~4_combout\);

-- Location: M9K_X37_Y34_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N4
\banco_regs_i[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~5_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\,
	combout => \banco_regs_i[0]~5_combout\);

-- Location: M9K_X51_Y36_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N22
\banco_regs_i[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~2_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\,
	combout => \banco_regs_i[0]~2_combout\);

-- Location: M9K_X51_Y37_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4006800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N12
\banco_regs_i[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~1_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \banco_regs_i[0]~1_combout\);

-- Location: LCCOMB_X52_Y33_N24
\banco_regs_i[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~3_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[0]~2_combout\) # (\banco_regs_i[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[0]~2_combout\,
	datad => \banco_regs_i[0]~1_combout\,
	combout => \banco_regs_i[0]~3_combout\);

-- Location: LCCOMB_X52_Y33_N2
\banco_regs_i[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~6_combout\ = (\banco_regs_i[0]~3_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[0]~4_combout\) # (\banco_regs_i[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[0]~4_combout\,
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[0]~5_combout\,
	datad => \banco_regs_i[0]~3_combout\,
	combout => \banco_regs_i[0]~6_combout\);

-- Location: LCCOMB_X55_Y29_N2
\banco_regs_i[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[0]~0_combout\ = (\ula1|des~0_combout\ & (\partControle|slt_ula\(0) & ((!\ula1|o1|s~combout\)))) # (!\ula1|des~0_combout\ & (((!\ula1|o0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|des~0_combout\,
	datab => \partControle|slt_ula\(0),
	datac => \ula1|o0|s~combout\,
	datad => \ula1|o1|s~combout\,
	combout => \banco_regs_i[0]~0_combout\);

-- Location: LCCOMB_X56_Y33_N12
\banco_reg|reg_image~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~0_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & (\banco_regs_i[0]~6_combout\)) # (!\partControle|r_mux~combout\ & ((\banco_regs_i[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \banco_regs_i[0]~6_combout\,
	datad => \banco_regs_i[0]~0_combout\,
	combout => \banco_reg|reg_image~0_combout\);

-- Location: LCCOMB_X56_Y33_N8
\banco_reg|reg_image~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~1_combout\ = (!\partControle|clear~combout\ & ((\banco_reg|reg_image~0_combout\) # ((\input[0]~input_o\ & \partControle|vd_mux~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datab => \input[0]~input_o\,
	datac => \banco_reg|reg_image~0_combout\,
	datad => \partControle|vd_mux~combout\,
	combout => \banco_reg|reg_image~1_combout\);

-- Location: FF_X58_Y33_N9
\banco_reg|reg_image[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~1_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][0]~q\);

-- Location: LCCOMB_X56_Y33_N18
\banco_reg|reg_image[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][0]~feeder_combout\ = \banco_reg|reg_image~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~1_combout\,
	combout => \banco_reg|reg_image[1][0]~feeder_combout\);

-- Location: FF_X56_Y33_N19
\banco_reg|reg_image[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][0]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][0]~q\);

-- Location: FF_X58_Y33_N11
\banco_reg|reg_image[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~1_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][0]~q\);

-- Location: LCCOMB_X59_Y33_N14
\banco_reg|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux15~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][0]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[1][0]~q\,
	datab => \banco_reg|reg_image[0][0]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux15~2_combout\);

-- Location: FF_X56_Y33_N9
\banco_reg|reg_image[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~1_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][0]~q\);

-- Location: LCCOMB_X59_Y33_N24
\banco_reg|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux15~3_combout\ = (\banco_reg|Mux15~2_combout\ & (((\banco_reg|reg_image[3][0]~q\) # (!\partControle|slt_reg\(1))))) # (!\banco_reg|Mux15~2_combout\ & (\banco_reg|reg_image[2][0]~q\ & (\partControle|slt_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[2][0]~q\,
	datab => \banco_reg|Mux15~2_combout\,
	datac => \partControle|slt_reg\(1),
	datad => \banco_reg|reg_image[3][0]~q\,
	combout => \banco_reg|Mux15~3_combout\);

-- Location: LCCOMB_X61_Y33_N28
\banco_reg|reg_image[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][0]~feeder_combout\ = \banco_reg|reg_image~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~1_combout\,
	combout => \banco_reg|reg_image[5][0]~feeder_combout\);

-- Location: FF_X61_Y33_N29
\banco_reg|reg_image[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][0]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][0]~q\);

-- Location: FF_X60_Y33_N21
\banco_reg|reg_image[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~1_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][0]~q\);

-- Location: LCCOMB_X61_Y33_N2
\banco_reg|reg_image[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][0]~feeder_combout\ = \banco_reg|reg_image~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~1_combout\,
	combout => \banco_reg|reg_image[6][0]~feeder_combout\);

-- Location: FF_X61_Y33_N3
\banco_reg|reg_image[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][0]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][0]~q\);

-- Location: FF_X57_Y33_N13
\banco_reg|reg_image[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~1_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][0]~q\);

-- Location: LCCOMB_X57_Y33_N12
\banco_reg|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux15~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][0]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][0]~q\,
	datac => \banco_reg|reg_image[4][0]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux15~0_combout\);

-- Location: LCCOMB_X60_Y33_N20
\banco_reg|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux15~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux15~0_combout\ & ((\banco_reg|reg_image[7][0]~q\))) # (!\banco_reg|Mux15~0_combout\ & (\banco_reg|reg_image[5][0]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][0]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][0]~q\,
	datad => \banco_reg|Mux15~0_combout\,
	combout => \banco_reg|Mux15~1_combout\);

-- Location: LCCOMB_X59_Y33_N20
\banco_reg|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux15~4_combout\ = (\partControle|slt_reg\(2) & ((\banco_reg|Mux15~1_combout\))) # (!\partControle|slt_reg\(2) & (\banco_reg|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|Mux15~3_combout\,
	datac => \banco_reg|Mux15~1_combout\,
	datad => \partControle|slt_reg\(2),
	combout => \banco_reg|Mux15~4_combout\);

-- Location: FF_X59_Y33_N21
\banco_reg|data_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux15~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(0));

-- Location: LCCOMB_X54_Y31_N24
\reg_B|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~0_combout\ = (\partControle|ld_B~combout\ & ((\partControle|c_mux~combout\ & (\input[0]~input_o\)) # (!\partControle|c_mux~combout\ & ((\banco_reg|data_o\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|c_mux~combout\,
	datab => \input[0]~input_o\,
	datac => \partControle|ld_B~combout\,
	datad => \banco_reg|data_o\(0),
	combout => \reg_B|q~0_combout\);

-- Location: FF_X55_Y30_N9
\reg_B|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~0_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(0));

-- Location: LCCOMB_X55_Y29_N22
\ula1|o0|s~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o0|s~3_combout\ = (\partControle|slt_ula\(1) & (\reg_A|q\(0) $ (((!\reg_B|q\(0) & !\partControle|slt_ula\(0)))))) # (!\partControle|slt_ula\(1) & ((\reg_B|q\(0) & (!\partControle|slt_ula\(0) & !\reg_A|q\(0))) # (!\reg_B|q\(0) & ((!\reg_A|q\(0)) # 
-- (!\partControle|slt_ula\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(0),
	datab => \partControle|slt_ula\(1),
	datac => \partControle|slt_ula\(0),
	datad => \reg_A|q\(0),
	combout => \ula1|o0|s~3_combout\);

-- Location: LCCOMB_X55_Y29_N24
\ula1|o0|s~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o0|s~2_combout\ = \reg_A|q\(0) $ (((\partControle|slt_ula\(1)) # (!\reg_B|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_B|q\(0),
	datac => \reg_A|q\(0),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|o0|s~2_combout\);

-- Location: LCCOMB_X55_Y29_N8
\ula1|o0|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o0|s~combout\ = (\partControle|slt_ula\(2) & (\ula1|o0|s~3_combout\)) # (!\partControle|slt_ula\(2) & ((\ula1|o0|s~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_ula\(2),
	datac => \ula1|o0|s~3_combout\,
	datad => \ula1|o0|s~2_combout\,
	combout => \ula1|o0|s~combout\);

-- Location: LCCOMB_X54_Y31_N22
\reg_B|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~2_combout\ = (\partControle|ld_B~combout\ & ((\partControle|c_mux~combout\ & (\input[1]~input_o\)) # (!\partControle|c_mux~combout\ & ((\banco_reg|data_o\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|c_mux~combout\,
	datab => \partControle|ld_B~combout\,
	datac => \input[1]~input_o\,
	datad => \banco_reg|data_o\(1),
	combout => \reg_B|q~2_combout\);

-- Location: FF_X54_Y30_N5
\reg_B|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~2_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(1));

-- Location: LCCOMB_X54_Y30_N30
\ula1|l1|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l1|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(1) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_B|q\(1),
	datac => \partControle|slt_ula\(0),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l1|Yi~0_combout\);

-- Location: LCCOMB_X55_Y30_N0
\ula1|o0|cout~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o0|cout~3_combout\ = (\reg_B|q\(0) & (\reg_A|q\(0))) # (!\reg_B|q\(0) & ((\partControle|slt_ula\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_B|q\(0),
	datac => \reg_A|q\(0),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|o0|cout~3_combout\);

-- Location: LCCOMB_X55_Y30_N18
\ula1|o0|cout~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o0|cout~6_combout\ = (!\partControle|slt_ula\(2) & (!\partControle|slt_ula\(1) & \ula1|o0|cout~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datac => \partControle|slt_ula\(1),
	datad => \ula1|o0|cout~3_combout\,
	combout => \ula1|o0|cout~6_combout\);

-- Location: LCCOMB_X55_Y30_N30
\ula1|o1|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o1|cout~0_combout\ = (\ula1|l1|Xi~5_combout\ & ((\ula1|o0|cout~6_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l1|Yi~0_combout\)))) # (!\ula1|l1|Xi~5_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l1|Yi~0_combout\ & \ula1|o0|cout~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l1|Yi~0_combout\,
	datac => \ula1|l1|Xi~5_combout\,
	datad => \ula1|o0|cout~6_combout\,
	combout => \ula1|o1|cout~0_combout\);

-- Location: LCCOMB_X56_Y30_N28
\ula1|l2|Xi~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l2|Xi~2_combout\ = (\partControle|slt_ula\(2) & ((\partControle|slt_ula\(0)) # ((\reg_B|q\(2) & \partControle|slt_ula\(1))))) # (!\partControle|slt_ula\(2) & (!\reg_B|q\(2) & (!\partControle|slt_ula\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_B|q\(2),
	datab => \partControle|slt_ula\(2),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l2|Xi~2_combout\);

-- Location: LCCOMB_X56_Y30_N26
\ula1|l2|Xi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l2|Xi~3_combout\ = (\reg_A|q\(2) & ((\partControle|slt_ula\(1) & ((!\ula1|l2|Xi~2_combout\))) # (!\partControle|slt_ula\(1) & ((\reg_B|q\(2)) # (\ula1|l2|Xi~2_combout\))))) # (!\reg_A|q\(2) & (\ula1|l2|Xi~2_combout\ & ((\reg_B|q\(2)) # 
-- (\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_A|q\(2),
	datab => \reg_B|q\(2),
	datac => \partControle|slt_ula\(1),
	datad => \ula1|l2|Xi~2_combout\,
	combout => \ula1|l2|Xi~3_combout\);

-- Location: LCCOMB_X55_Y29_N0
\ula1|o2|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o2|s~combout\ = \ula1|o1|cout~0_combout\ $ (\ula1|l2|Xi~3_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l2|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|o1|cout~0_combout\,
	datab => \partControle|slt_ula\(2),
	datac => \ula1|l2|Yi~0_combout\,
	datad => \ula1|l2|Xi~3_combout\,
	combout => \ula1|o2|s~combout\);

-- Location: LCCOMB_X55_Y29_N30
\ula1|shift|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux14~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & ((\ula1|o2|s~combout\))) # (!\partControle|slt_ula\(0) & (\ula1|o0|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|des~0_combout\,
	datab => \partControle|slt_ula\(0),
	datac => \ula1|o0|s~combout\,
	datad => \ula1|o2|s~combout\,
	combout => \ula1|shift|Mux14~2_combout\);

-- Location: LCCOMB_X55_Y29_N20
\ula1|shift|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux14~3_combout\ = (\ula1|shift|Mux14~2_combout\) # ((\ula1|o1|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \partControle|slt_ula\(1),
	datac => \ula1|shift|Mux14~2_combout\,
	datad => \ula1|o1|s~combout\,
	combout => \ula1|shift|Mux14~3_combout\);

-- Location: M9K_X51_Y33_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N8
\banco_regs_i[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~10_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\,
	combout => \banco_regs_i[1]~10_combout\);

-- Location: M9K_X51_Y49_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y33_N10
\banco_regs_i[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~11_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\,
	combout => \banco_regs_i[1]~11_combout\);

-- Location: LCCOMB_X52_Y33_N28
\banco_regs_i[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~12_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[1]~10_combout\) # (\banco_regs_i[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[1]~10_combout\,
	datad => \banco_regs_i[1]~11_combout\,
	combout => \banco_regs_i[1]~12_combout\);

-- Location: M9K_X64_Y33_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y37_N30
\banco_regs_i[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~8_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\,
	combout => \banco_regs_i[1]~8_combout\);

-- Location: M9K_X64_Y47_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE46022002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y37_N28
\banco_regs_i[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~7_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\))) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\,
	combout => \banco_regs_i[1]~7_combout\);

-- Location: LCCOMB_X63_Y37_N4
\banco_regs_i[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~9_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[1]~8_combout\) # (\banco_regs_i[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[1]~8_combout\,
	datad => \banco_regs_i[1]~7_combout\,
	combout => \banco_regs_i[1]~9_combout\);

-- Location: LCCOMB_X56_Y33_N22
\banco_regs_i[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[1]~13_combout\ = (\partControle|r_mux~combout\ & (((\banco_regs_i[1]~12_combout\) # (\banco_regs_i[1]~9_combout\)))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \ula1|shift|Mux14~3_combout\,
	datac => \banco_regs_i[1]~12_combout\,
	datad => \banco_regs_i[1]~9_combout\,
	combout => \banco_regs_i[1]~13_combout\);

-- Location: LCCOMB_X56_Y33_N16
\banco_reg|reg_image~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~13_combout\ = (!\partControle|clear~combout\ & ((\partControle|vd_mux~combout\ & ((\input[1]~input_o\))) # (!\partControle|vd_mux~combout\ & (\banco_regs_i[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[1]~13_combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \input[1]~input_o\,
	datad => \partControle|clear~combout\,
	combout => \banco_reg|reg_image~13_combout\);

-- Location: LCCOMB_X55_Y33_N8
\banco_reg|reg_image[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][1]~feeder_combout\ = \banco_reg|reg_image~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~13_combout\,
	combout => \banco_reg|reg_image[5][1]~feeder_combout\);

-- Location: FF_X55_Y33_N9
\banco_reg|reg_image[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][1]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][1]~q\);

-- Location: FF_X60_Y33_N31
\banco_reg|reg_image[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~13_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][1]~q\);

-- Location: LCCOMB_X57_Y33_N18
\banco_reg|reg_image[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][1]~feeder_combout\ = \banco_reg|reg_image~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~13_combout\,
	combout => \banco_reg|reg_image[6][1]~feeder_combout\);

-- Location: FF_X57_Y33_N19
\banco_reg|reg_image[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][1]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][1]~q\);

-- Location: FF_X57_Y33_N25
\banco_reg|reg_image[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~13_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][1]~q\);

-- Location: LCCOMB_X57_Y33_N24
\banco_reg|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux14~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][1]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][1]~q\,
	datac => \banco_reg|reg_image[4][1]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux14~0_combout\);

-- Location: LCCOMB_X60_Y33_N30
\banco_reg|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux14~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux14~0_combout\ & ((\banco_reg|reg_image[7][1]~q\))) # (!\banco_reg|Mux14~0_combout\ & (\banco_reg|reg_image[5][1]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][1]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][1]~q\,
	datad => \banco_reg|Mux14~0_combout\,
	combout => \banco_reg|Mux14~1_combout\);

-- Location: FF_X56_Y33_N17
\banco_reg|reg_image[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~13_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][1]~q\);

-- Location: FF_X58_Y33_N21
\banco_reg|reg_image[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~13_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][1]~q\);

-- Location: LCCOMB_X56_Y33_N30
\banco_reg|reg_image[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[1][1]~feeder_combout\ = \banco_reg|reg_image~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~13_combout\,
	combout => \banco_reg|reg_image[1][1]~feeder_combout\);

-- Location: FF_X56_Y33_N31
\banco_reg|reg_image[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[1][1]~feeder_combout\,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][1]~q\);

-- Location: FF_X60_Y33_N29
\banco_reg|reg_image[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~13_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][1]~q\);

-- Location: LCCOMB_X60_Y33_N28
\banco_reg|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux14~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][1]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[1][1]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[0][1]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux14~2_combout\);

-- Location: LCCOMB_X59_Y33_N6
\banco_reg|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux14~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux14~2_combout\ & (\banco_reg|reg_image[3][1]~q\)) # (!\banco_reg|Mux14~2_combout\ & ((\banco_reg|reg_image[2][1]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][1]~q\,
	datab => \banco_reg|reg_image[2][1]~q\,
	datac => \partControle|slt_reg\(1),
	datad => \banco_reg|Mux14~2_combout\,
	combout => \banco_reg|Mux14~3_combout\);

-- Location: LCCOMB_X59_Y33_N2
\banco_reg|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux14~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux14~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux14~1_combout\,
	datad => \banco_reg|Mux14~3_combout\,
	combout => \banco_reg|Mux14~4_combout\);

-- Location: FF_X59_Y33_N3
\banco_reg|data_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(1));

-- Location: LCCOMB_X52_Y30_N18
\reg_A|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_A|q~2_combout\ = (\partControle|ld_A~combout\ & \banco_reg|data_o\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \partControle|ld_A~combout\,
	datad => \banco_reg|data_o\(1),
	combout => \reg_A|q~2_combout\);

-- Location: FF_X52_Y30_N19
\reg_A|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \reg_A|q~2_combout\,
	ena => \reg_A|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_A|q\(1));

-- Location: LCCOMB_X54_Y30_N10
\ula1|l1|Xi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l1|Xi~4_combout\ = (\partControle|slt_ula\(2) & ((\reg_B|q\(1)) # ((\partControle|slt_ula\(0) & \partControle|slt_ula\(1))))) # (!\partControle|slt_ula\(2) & (!\partControle|slt_ula\(0) & ((!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \partControle|slt_ula\(2),
	datac => \reg_B|q\(1),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l1|Xi~4_combout\);

-- Location: LCCOMB_X54_Y30_N16
\ula1|l1|Xi~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l1|Xi~5_combout\ = (\partControle|slt_ula\(1) & ((\reg_A|q\(1) $ (\ula1|l1|Xi~4_combout\)))) # (!\partControle|slt_ula\(1) & ((\partControle|slt_ula\(0) & ((\reg_A|q\(1)) # (\ula1|l1|Xi~4_combout\))) # (!\partControle|slt_ula\(0) & (\reg_A|q\(1) & 
-- \ula1|l1|Xi~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \partControle|slt_ula\(0),
	datac => \reg_A|q\(1),
	datad => \ula1|l1|Xi~4_combout\,
	combout => \ula1|l1|Xi~5_combout\);

-- Location: LCCOMB_X55_Y29_N28
\ula1|o1|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o1|s~combout\ = \ula1|l1|Xi~5_combout\ $ (\ula1|o0|cout~6_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l1|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l1|Xi~5_combout\,
	datac => \ula1|o0|cout~6_combout\,
	datad => \ula1|l1|Yi~0_combout\,
	combout => \ula1|o1|s~combout\);

-- Location: LCCOMB_X55_Y29_N4
\ula1|shift|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux13~2_combout\ = (\partControle|slt_ula\(0) & ((\ula1|des~0_combout\ & (\ula1|o3|s~combout\)) # (!\ula1|des~0_combout\ & ((\ula1|o1|s~combout\))))) # (!\partControle|slt_ula\(0) & (((\ula1|o1|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|o3|s~combout\,
	datac => \ula1|des~0_combout\,
	datad => \ula1|o1|s~combout\,
	combout => \ula1|shift|Mux13~2_combout\);

-- Location: LCCOMB_X55_Y29_N26
\ula1|shift|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux13~3_combout\ = (\partControle|slt_ula\(2) & (((\ula1|o2|s~combout\)))) # (!\partControle|slt_ula\(2) & ((\partControle|slt_ula\(1) & (\ula1|shift|Mux13~2_combout\)) # (!\partControle|slt_ula\(1) & ((\ula1|o2|s~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \partControle|slt_ula\(1),
	datac => \ula1|shift|Mux13~2_combout\,
	datad => \ula1|o2|s~combout\,
	combout => \ula1|shift|Mux13~3_combout\);

-- Location: M9K_X51_Y48_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N8
\banco_regs_i[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~18_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\,
	combout => \banco_regs_i[2]~18_combout\);

-- Location: M9K_X51_Y41_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N30
\banco_regs_i[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~17_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\,
	combout => \banco_regs_i[2]~17_combout\);

-- Location: M9K_X51_Y38_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N22
\banco_regs_i[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~15_combout\ = (\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\,
	combout => \banco_regs_i[2]~15_combout\);

-- Location: M9K_X51_Y45_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\mem|ram_image_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600A802",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/top_level.ram0_ram_1d0cf.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:mem|altsyncram:ram_image_rtl_0|altsyncram_5rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \mem|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N12
\banco_regs_i[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~14_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\mem|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\)) # 
-- (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\mem|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \mem|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \mem|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \banco_regs_i[2]~14_combout\);

-- Location: LCCOMB_X52_Y41_N16
\banco_regs_i[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~16_combout\ = (!\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[2]~15_combout\) # (\banco_regs_i[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \banco_regs_i[2]~15_combout\,
	datad => \banco_regs_i[2]~14_combout\,
	combout => \banco_regs_i[2]~16_combout\);

-- Location: LCCOMB_X52_Y41_N10
\banco_regs_i[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~19_combout\ = (\banco_regs_i[2]~16_combout\) # ((\mem|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\banco_regs_i[2]~18_combout\) # (\banco_regs_i[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \banco_regs_i[2]~18_combout\,
	datac => \banco_regs_i[2]~17_combout\,
	datad => \banco_regs_i[2]~16_combout\,
	combout => \banco_regs_i[2]~19_combout\);

-- Location: LCCOMB_X56_Y33_N4
\banco_regs_i[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_regs_i[2]~20_combout\ = (!\partControle|vd_mux~combout\ & ((\partControle|r_mux~combout\ & ((\banco_regs_i[2]~19_combout\))) # (!\partControle|r_mux~combout\ & (!\ula1|shift|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|r_mux~combout\,
	datab => \ula1|shift|Mux13~3_combout\,
	datac => \partControle|vd_mux~combout\,
	datad => \banco_regs_i[2]~19_combout\,
	combout => \banco_regs_i[2]~20_combout\);

-- Location: LCCOMB_X56_Y33_N26
\banco_reg|reg_image~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image~14_combout\ = (!\partControle|clear~combout\ & ((\banco_regs_i[2]~20_combout\) # ((\partControle|vd_mux~combout\ & \input[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|clear~combout\,
	datab => \partControle|vd_mux~combout\,
	datac => \input[2]~input_o\,
	datad => \banco_regs_i[2]~20_combout\,
	combout => \banco_reg|reg_image~14_combout\);

-- Location: LCCOMB_X55_Y33_N10
\banco_reg|reg_image[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[5][2]~feeder_combout\ = \banco_reg|reg_image~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \banco_reg|reg_image~14_combout\,
	combout => \banco_reg|reg_image[5][2]~feeder_combout\);

-- Location: FF_X55_Y33_N11
\banco_reg|reg_image[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[5][2]~feeder_combout\,
	ena => \banco_reg|reg_image[5][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[5][2]~q\);

-- Location: FF_X60_Y33_N15
\banco_reg|reg_image[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~14_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[7][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[7][2]~q\);

-- Location: LCCOMB_X57_Y33_N2
\banco_reg|reg_image[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|reg_image[6][2]~feeder_combout\ = \banco_reg|reg_image~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \banco_reg|reg_image~14_combout\,
	combout => \banco_reg|reg_image[6][2]~feeder_combout\);

-- Location: FF_X57_Y33_N3
\banco_reg|reg_image[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image[6][2]~feeder_combout\,
	ena => \banco_reg|reg_image[6][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[6][2]~q\);

-- Location: FF_X57_Y33_N17
\banco_reg|reg_image[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~14_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[4][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[4][2]~q\);

-- Location: LCCOMB_X57_Y33_N16
\banco_reg|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux13~0_combout\ = (\partControle|slt_reg\(0) & (((\partControle|slt_reg\(1))))) # (!\partControle|slt_reg\(0) & ((\partControle|slt_reg\(1) & (\banco_reg|reg_image[6][2]~q\)) # (!\partControle|slt_reg\(1) & ((\banco_reg|reg_image[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(0),
	datab => \banco_reg|reg_image[6][2]~q\,
	datac => \banco_reg|reg_image[4][2]~q\,
	datad => \partControle|slt_reg\(1),
	combout => \banco_reg|Mux13~0_combout\);

-- Location: LCCOMB_X60_Y33_N14
\banco_reg|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux13~1_combout\ = (\partControle|slt_reg\(0) & ((\banco_reg|Mux13~0_combout\ & ((\banco_reg|reg_image[7][2]~q\))) # (!\banco_reg|Mux13~0_combout\ & (\banco_reg|reg_image[5][2]~q\)))) # (!\partControle|slt_reg\(0) & 
-- (((\banco_reg|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[5][2]~q\,
	datab => \partControle|slt_reg\(0),
	datac => \banco_reg|reg_image[7][2]~q\,
	datad => \banco_reg|Mux13~0_combout\,
	combout => \banco_reg|Mux13~1_combout\);

-- Location: FF_X56_Y33_N27
\banco_reg|reg_image[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|reg_image~14_combout\,
	ena => \banco_reg|reg_image[3][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[3][2]~q\);

-- Location: FF_X59_Y33_N1
\banco_reg|reg_image[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~14_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[2][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[2][2]~q\);

-- Location: FF_X55_Y33_N17
\banco_reg|reg_image[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~14_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[1][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[1][2]~q\);

-- Location: FF_X60_Y33_N5
\banco_reg|reg_image[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \banco_reg|reg_image~14_combout\,
	sload => VCC,
	ena => \banco_reg|reg_image[0][10]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|reg_image[0][2]~q\);

-- Location: LCCOMB_X60_Y33_N4
\banco_reg|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux13~2_combout\ = (\partControle|slt_reg\(1) & (((\partControle|slt_reg\(0))))) # (!\partControle|slt_reg\(1) & ((\partControle|slt_reg\(0) & (\banco_reg|reg_image[1][2]~q\)) # (!\partControle|slt_reg\(0) & ((\banco_reg|reg_image[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_reg\(1),
	datab => \banco_reg|reg_image[1][2]~q\,
	datac => \banco_reg|reg_image[0][2]~q\,
	datad => \partControle|slt_reg\(0),
	combout => \banco_reg|Mux13~2_combout\);

-- Location: LCCOMB_X59_Y33_N0
\banco_reg|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux13~3_combout\ = (\partControle|slt_reg\(1) & ((\banco_reg|Mux13~2_combout\ & (\banco_reg|reg_image[3][2]~q\)) # (!\banco_reg|Mux13~2_combout\ & ((\banco_reg|reg_image[2][2]~q\))))) # (!\partControle|slt_reg\(1) & 
-- (((\banco_reg|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|reg_image[3][2]~q\,
	datab => \partControle|slt_reg\(1),
	datac => \banco_reg|reg_image[2][2]~q\,
	datad => \banco_reg|Mux13~2_combout\,
	combout => \banco_reg|Mux13~3_combout\);

-- Location: LCCOMB_X59_Y33_N12
\banco_reg|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|Mux13~4_combout\ = (\partControle|slt_reg\(2) & (\banco_reg|Mux13~1_combout\)) # (!\partControle|slt_reg\(2) & ((\banco_reg|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_reg\(2),
	datac => \banco_reg|Mux13~1_combout\,
	datad => \banco_reg|Mux13~3_combout\,
	combout => \banco_reg|Mux13~4_combout\);

-- Location: FF_X59_Y33_N13
\banco_reg|data_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \banco_reg|Mux13~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|data_o\(2));

-- Location: LCCOMB_X56_Y30_N16
\reg_B|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg_B|q~3_combout\ = (\partControle|ld_B~combout\ & ((\partControle|c_mux~combout\ & (\input[2]~input_o\)) # (!\partControle|c_mux~combout\ & ((\banco_reg|data_o\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|ld_B~combout\,
	datab => \input[2]~input_o\,
	datac => \partControle|c_mux~combout\,
	datad => \banco_reg|data_o\(2),
	combout => \reg_B|q~3_combout\);

-- Location: FF_X56_Y30_N9
\reg_B|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \reg_B|q~3_combout\,
	sload => VCC,
	ena => \reg_B|q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_B|q\(2));

-- Location: LCCOMB_X56_Y30_N14
\ula1|l2|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l2|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\reg_B|q\(2) $ (!\partControle|slt_ula\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_B|q\(2),
	datac => \partControle|slt_ula\(1),
	datad => \partControle|slt_ula\(0),
	combout => \ula1|l2|Yi~0_combout\);

-- Location: LCCOMB_X55_Y30_N24
\ula1|o2|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o2|cout~0_combout\ = (\ula1|o1|cout~0_combout\ & ((\ula1|l2|Xi~3_combout\) # ((!\partControle|slt_ula\(2) & !\ula1|l2|Yi~0_combout\)))) # (!\ula1|o1|cout~0_combout\ & (!\partControle|slt_ula\(2) & (!\ula1|l2|Yi~0_combout\ & \ula1|l2|Xi~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|l2|Yi~0_combout\,
	datac => \ula1|o1|cout~0_combout\,
	datad => \ula1|l2|Xi~3_combout\,
	combout => \ula1|o2|cout~0_combout\);

-- Location: LCCOMB_X54_Y30_N24
\ula1|o3|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|o3|s~combout\ = \ula1|o2|cout~0_combout\ $ (\ula1|l3|Xi~3_combout\ $ (((\partControle|slt_ula\(2)) # (\ula1|l3|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(2),
	datab => \ula1|o2|cout~0_combout\,
	datac => \ula1|l3|Yi~0_combout\,
	datad => \ula1|l3|Xi~3_combout\,
	combout => \ula1|o3|s~combout\);

-- Location: LCCOMB_X58_Y30_N16
\ula1|shift|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux12~2_combout\ = (\ula1|des~0_combout\ & ((\partControle|slt_ula\(0) & ((\ula1|o4|s~combout\))) # (!\partControle|slt_ula\(0) & (\ula1|o2|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \ula1|des~0_combout\,
	datac => \ula1|o2|s~combout\,
	datad => \ula1|o4|s~combout\,
	combout => \ula1|shift|Mux12~2_combout\);

-- Location: LCCOMB_X58_Y30_N24
\ula1|shift|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux12~3_combout\ = (\ula1|shift|Mux12~2_combout\) # ((\ula1|o3|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(1),
	datab => \ula1|o3|s~combout\,
	datac => \partControle|slt_ula\(2),
	datad => \ula1|shift|Mux12~2_combout\,
	combout => \ula1|shift|Mux12~3_combout\);

-- Location: LCCOMB_X58_Y30_N14
\result[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[3]~3_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux12~3_combout\)) # (!\partControle|s_mux~combout\ & ((\input[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|s_mux~combout\,
	datab => \ula1|shift|Mux12~3_combout\,
	datad => \input[3]~input_o\,
	combout => \result[3]~3_combout\);

-- Location: LCCOMB_X56_Y33_N0
\result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[0]~0_combout\ = (\partControle|s_mux~combout\ & (\banco_regs_i[0]~0_combout\)) # (!\partControle|s_mux~combout\ & ((\input[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_regs_i[0]~0_combout\,
	datab => \input[0]~input_o\,
	datad => \partControle|s_mux~combout\,
	combout => \result[0]~0_combout\);

-- Location: LCCOMB_X56_Y33_N20
\result[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[2]~2_combout\ = (\partControle|s_mux~combout\ & ((!\ula1|shift|Mux13~3_combout\))) # (!\partControle|s_mux~combout\ & (\input[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|s_mux~combout\,
	datac => \input[2]~input_o\,
	datad => \ula1|shift|Mux13~3_combout\,
	combout => \result[2]~2_combout\);

-- Location: LCCOMB_X56_Y33_N14
\result[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[1]~1_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux14~3_combout\)) # (!\partControle|s_mux~combout\ & ((\input[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula1|shift|Mux14~3_combout\,
	datac => \input[1]~input_o\,
	datad => \partControle|s_mux~combout\,
	combout => \result[1]~1_combout\);

-- Location: LCCOMB_X63_Y4_N24
\mod_saida|display0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux0~0_combout\ = (\result[3]~3_combout\ & (\result[0]~0_combout\ & (\result[2]~2_combout\ $ (\result[1]~1_combout\)))) # (!\result[3]~3_combout\ & (!\result[1]~1_combout\ & (\result[0]~0_combout\ $ (\result[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y4_N2
\mod_saida|display0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux1~0_combout\ = (\result[3]~3_combout\ & ((\result[0]~0_combout\ & ((\result[1]~1_combout\))) # (!\result[0]~0_combout\ & (\result[2]~2_combout\)))) # (!\result[3]~3_combout\ & (\result[2]~2_combout\ & (\result[0]~0_combout\ $ 
-- (\result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y4_N12
\mod_saida|display0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux2~0_combout\ = (\result[3]~3_combout\ & (\result[2]~2_combout\ & ((\result[1]~1_combout\) # (!\result[0]~0_combout\)))) # (!\result[3]~3_combout\ & (!\result[0]~0_combout\ & (!\result[2]~2_combout\ & \result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y4_N30
\mod_saida|display0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux3~0_combout\ = (\result[1]~1_combout\ & ((\result[0]~0_combout\ & ((\result[2]~2_combout\))) # (!\result[0]~0_combout\ & (\result[3]~3_combout\ & !\result[2]~2_combout\)))) # (!\result[1]~1_combout\ & (!\result[3]~3_combout\ & 
-- (\result[0]~0_combout\ $ (\result[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux3~0_combout\);

-- Location: LCCOMB_X63_Y4_N28
\mod_saida|display0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux4~0_combout\ = (\result[1]~1_combout\ & (!\result[3]~3_combout\ & (\result[0]~0_combout\))) # (!\result[1]~1_combout\ & ((\result[2]~2_combout\ & (!\result[3]~3_combout\)) # (!\result[2]~2_combout\ & ((\result[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux4~0_combout\);

-- Location: LCCOMB_X63_Y4_N22
\mod_saida|display0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux5~0_combout\ = (\result[0]~0_combout\ & (\result[3]~3_combout\ $ (((\result[1]~1_combout\) # (!\result[2]~2_combout\))))) # (!\result[0]~0_combout\ & (!\result[3]~3_combout\ & (!\result[2]~2_combout\ & \result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y4_N20
\mod_saida|display0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display0|Mux6~0_combout\ = (\result[0]~0_combout\ & ((\result[3]~3_combout\) # (\result[2]~2_combout\ $ (\result[1]~1_combout\)))) # (!\result[0]~0_combout\ & ((\result[1]~1_combout\) # (\result[3]~3_combout\ $ (\result[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[3]~3_combout\,
	datab => \result[0]~0_combout\,
	datac => \result[2]~2_combout\,
	datad => \result[1]~1_combout\,
	combout => \mod_saida|display0|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y31_N24
\result[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[6]~6_combout\ = (\partControle|s_mux~combout\ & ((!\ula1|shift|Mux9~3_combout\))) # (!\partControle|s_mux~combout\ & (\input[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[6]~input_o\,
	datab => \ula1|shift|Mux9~3_combout\,
	datad => \partControle|s_mux~combout\,
	combout => \result[6]~6_combout\);

-- Location: LCCOMB_X59_Y31_N28
\result[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[4]~4_combout\ = (\partControle|s_mux~combout\ & ((!\ula1|shift|Mux11~3_combout\))) # (!\partControle|s_mux~combout\ & (\input[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[4]~input_o\,
	datab => \ula1|shift|Mux11~3_combout\,
	datad => \partControle|s_mux~combout\,
	combout => \result[4]~4_combout\);

-- Location: LCCOMB_X57_Y30_N26
\result[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[7]~7_combout\ = (\partControle|s_mux~combout\ & ((!\ula1|shift|Mux8~3_combout\))) # (!\partControle|s_mux~combout\ & (\input[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|s_mux~combout\,
	datac => \input[7]~input_o\,
	datad => \ula1|shift|Mux8~3_combout\,
	combout => \result[7]~7_combout\);

-- Location: LCCOMB_X59_Y31_N14
\result[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[5]~5_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux10~3_combout\)) # (!\partControle|s_mux~combout\ & ((\input[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula1|shift|Mux10~3_combout\,
	datac => \input[5]~input_o\,
	datad => \partControle|s_mux~combout\,
	combout => \result[5]~5_combout\);

-- Location: LCCOMB_X63_Y4_N10
\mod_saida|display1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux0~0_combout\ = (\result[6]~6_combout\ & (!\result[5]~5_combout\ & (\result[4]~4_combout\ $ (!\result[7]~7_combout\)))) # (!\result[6]~6_combout\ & (\result[4]~4_combout\ & (\result[7]~7_combout\ $ (!\result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y4_N4
\mod_saida|display1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux1~0_combout\ = (\result[7]~7_combout\ & ((\result[4]~4_combout\ & ((\result[5]~5_combout\))) # (!\result[4]~4_combout\ & (\result[6]~6_combout\)))) # (!\result[7]~7_combout\ & (\result[6]~6_combout\ & (\result[4]~4_combout\ $ 
-- (\result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y4_N14
\mod_saida|display1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux2~0_combout\ = (\result[6]~6_combout\ & (\result[7]~7_combout\ & ((\result[5]~5_combout\) # (!\result[4]~4_combout\)))) # (!\result[6]~6_combout\ & (!\result[4]~4_combout\ & (!\result[7]~7_combout\ & \result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y4_N16
\mod_saida|display1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux3~0_combout\ = (\result[5]~5_combout\ & ((\result[6]~6_combout\ & (\result[4]~4_combout\)) # (!\result[6]~6_combout\ & (!\result[4]~4_combout\ & \result[7]~7_combout\)))) # (!\result[5]~5_combout\ & (!\result[7]~7_combout\ & 
-- (\result[6]~6_combout\ $ (\result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux3~0_combout\);

-- Location: LCCOMB_X63_Y4_N26
\mod_saida|display1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux4~0_combout\ = (\result[5]~5_combout\ & (((\result[4]~4_combout\ & !\result[7]~7_combout\)))) # (!\result[5]~5_combout\ & ((\result[6]~6_combout\ & ((!\result[7]~7_combout\))) # (!\result[6]~6_combout\ & (\result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux4~0_combout\);

-- Location: LCCOMB_X63_Y4_N0
\mod_saida|display1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux5~0_combout\ = (\result[6]~6_combout\ & (\result[4]~4_combout\ & (\result[7]~7_combout\ $ (\result[5]~5_combout\)))) # (!\result[6]~6_combout\ & (!\result[7]~7_combout\ & ((\result[4]~4_combout\) # (\result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y4_N18
\mod_saida|display1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display1|Mux6~0_combout\ = (\result[4]~4_combout\ & ((\result[7]~7_combout\) # (\result[6]~6_combout\ $ (\result[5]~5_combout\)))) # (!\result[4]~4_combout\ & ((\result[5]~5_combout\) # (\result[6]~6_combout\ $ (\result[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[7]~7_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|display1|Mux6~0_combout\);

-- Location: LCCOMB_X57_Y31_N20
\ula1|shift|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|shift|Mux5~5_combout\ = (\ula1|o10|s~combout\ & ((\partControle|slt_ula\(2)) # (!\partControle|slt_ula\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|slt_ula\(2),
	datac => \ula1|o10|s~combout\,
	datad => \partControle|slt_ula\(1),
	combout => \ula1|shift|Mux5~5_combout\);

-- Location: LCCOMB_X56_Y31_N18
\result[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[10]~10_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux5~5_combout\ & ((!\ula1|shift|Mux5~4_combout\)))) # (!\partControle|s_mux~combout\ & (((\input[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|shift|Mux5~5_combout\,
	datab => \partControle|s_mux~combout\,
	datac => \input[10]~input_o\,
	datad => \ula1|shift|Mux5~4_combout\,
	combout => \result[10]~10_combout\);

-- Location: LCCOMB_X57_Y24_N12
\result[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[8]~8_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux7~3_combout\)) # (!\partControle|s_mux~combout\ & ((\input[8]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula1|shift|Mux7~3_combout\,
	datac => \partControle|s_mux~combout\,
	datad => \input[8]~input_o\,
	combout => \result[8]~8_combout\);

-- Location: LCCOMB_X59_Y31_N6
\result[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[11]~11_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux4~2_combout\)) # (!\partControle|s_mux~combout\ & ((\input[11]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|s_mux~combout\,
	datab => \ula1|shift|Mux4~2_combout\,
	datad => \input[11]~input_o\,
	combout => \result[11]~11_combout\);

-- Location: LCCOMB_X57_Y30_N18
\result[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[9]~9_combout\ = (\partControle|s_mux~combout\ & ((!\ula1|shift|Mux6~3_combout\))) # (!\partControle|s_mux~combout\ & (\input[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|s_mux~combout\,
	datac => \input[9]~input_o\,
	datad => \ula1|shift|Mux6~3_combout\,
	combout => \result[9]~9_combout\);

-- Location: LCCOMB_X56_Y4_N28
\mod_saida|display2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux0~0_combout\ = (\result[10]~10_combout\ & (!\result[9]~9_combout\ & (\result[8]~8_combout\ $ (!\result[11]~11_combout\)))) # (!\result[10]~10_combout\ & (\result[8]~8_combout\ & (\result[11]~11_combout\ $ (!\result[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux0~0_combout\);

-- Location: LCCOMB_X56_Y4_N14
\mod_saida|display2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux1~0_combout\ = (\result[11]~11_combout\ & ((\result[8]~8_combout\ & ((\result[9]~9_combout\))) # (!\result[8]~8_combout\ & (\result[10]~10_combout\)))) # (!\result[11]~11_combout\ & (\result[10]~10_combout\ & (\result[8]~8_combout\ 
-- $ (\result[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux1~0_combout\);

-- Location: LCCOMB_X56_Y4_N12
\mod_saida|display2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux2~0_combout\ = (\result[10]~10_combout\ & (\result[11]~11_combout\ & ((\result[9]~9_combout\) # (!\result[8]~8_combout\)))) # (!\result[10]~10_combout\ & (!\result[8]~8_combout\ & (!\result[11]~11_combout\ & \result[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux2~0_combout\);

-- Location: LCCOMB_X56_Y4_N22
\mod_saida|display2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux3~0_combout\ = (\result[9]~9_combout\ & ((\result[10]~10_combout\ & (\result[8]~8_combout\)) # (!\result[10]~10_combout\ & (!\result[8]~8_combout\ & \result[11]~11_combout\)))) # (!\result[9]~9_combout\ & (!\result[11]~11_combout\ & 
-- (\result[10]~10_combout\ $ (\result[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux3~0_combout\);

-- Location: LCCOMB_X56_Y4_N20
\mod_saida|display2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux4~0_combout\ = (\result[9]~9_combout\ & (((\result[8]~8_combout\ & !\result[11]~11_combout\)))) # (!\result[9]~9_combout\ & ((\result[10]~10_combout\ & ((!\result[11]~11_combout\))) # (!\result[10]~10_combout\ & 
-- (\result[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux4~0_combout\);

-- Location: LCCOMB_X56_Y4_N10
\mod_saida|display2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux5~0_combout\ = (\result[10]~10_combout\ & (\result[8]~8_combout\ & (\result[11]~11_combout\ $ (\result[9]~9_combout\)))) # (!\result[10]~10_combout\ & (!\result[11]~11_combout\ & ((\result[8]~8_combout\) # (\result[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux5~0_combout\);

-- Location: LCCOMB_X56_Y4_N4
\mod_saida|display2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display2|Mux6~0_combout\ = (\result[8]~8_combout\ & ((\result[11]~11_combout\) # (\result[10]~10_combout\ $ (\result[9]~9_combout\)))) # (!\result[8]~8_combout\ & ((\result[9]~9_combout\) # (\result[10]~10_combout\ $ 
-- (\result[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[10]~10_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[11]~11_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|display2|Mux6~0_combout\);

-- Location: LCCOMB_X56_Y33_N2
\result[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[15]~17_combout\ = (\partControle|s_mux~combout\ & ((!\result[15]~16_combout\))) # (!\partControle|s_mux~combout\ & (\input[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|s_mux~combout\,
	datac => \input[15]~input_o\,
	datad => \result[15]~16_combout\,
	combout => \result[15]~17_combout\);

-- Location: LCCOMB_X57_Y32_N8
\result[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[12]~12_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux3~1_combout\)) # (!\partControle|s_mux~combout\ & ((\input[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|shift|Mux3~1_combout\,
	datab => \input[12]~input_o\,
	datad => \partControle|s_mux~combout\,
	combout => \result[12]~12_combout\);

-- Location: LCCOMB_X57_Y32_N2
\result[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[14]~14_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux1~3_combout\)) # (!\partControle|s_mux~combout\ & ((\input[14]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula1|shift|Mux1~3_combout\,
	datac => \input[14]~input_o\,
	datad => \partControle|s_mux~combout\,
	combout => \result[14]~14_combout\);

-- Location: LCCOMB_X57_Y31_N28
\result[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \result[13]~13_combout\ = (\partControle|s_mux~combout\ & (!\ula1|shift|Mux2~1_combout\)) # (!\partControle|s_mux~combout\ & ((\input[13]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|shift|Mux2~1_combout\,
	datac => \partControle|s_mux~combout\,
	datad => \input[13]~input_o\,
	combout => \result[13]~13_combout\);

-- Location: LCCOMB_X57_Y4_N24
\mod_saida|display3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux0~0_combout\ = (\result[15]~17_combout\ & (\result[12]~12_combout\ & (\result[14]~14_combout\ $ (\result[13]~13_combout\)))) # (!\result[15]~17_combout\ & (!\result[13]~13_combout\ & (\result[12]~12_combout\ $ 
-- (\result[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux0~0_combout\);

-- Location: LCCOMB_X57_Y4_N6
\mod_saida|display3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux1~0_combout\ = (\result[15]~17_combout\ & ((\result[12]~12_combout\ & ((\result[13]~13_combout\))) # (!\result[12]~12_combout\ & (\result[14]~14_combout\)))) # (!\result[15]~17_combout\ & (\result[14]~14_combout\ & 
-- (\result[12]~12_combout\ $ (\result[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux1~0_combout\);

-- Location: LCCOMB_X57_Y4_N20
\mod_saida|display3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux2~0_combout\ = (\result[15]~17_combout\ & (\result[14]~14_combout\ & ((\result[13]~13_combout\) # (!\result[12]~12_combout\)))) # (!\result[15]~17_combout\ & (!\result[12]~12_combout\ & (!\result[14]~14_combout\ & 
-- \result[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux2~0_combout\);

-- Location: LCCOMB_X57_Y4_N30
\mod_saida|display3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux3~0_combout\ = (\result[13]~13_combout\ & ((\result[12]~12_combout\ & ((\result[14]~14_combout\))) # (!\result[12]~12_combout\ & (\result[15]~17_combout\ & !\result[14]~14_combout\)))) # (!\result[13]~13_combout\ & 
-- (!\result[15]~17_combout\ & (\result[12]~12_combout\ $ (\result[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux3~0_combout\);

-- Location: LCCOMB_X57_Y4_N28
\mod_saida|display3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux4~0_combout\ = (\result[13]~13_combout\ & (!\result[15]~17_combout\ & (\result[12]~12_combout\))) # (!\result[13]~13_combout\ & ((\result[14]~14_combout\ & (!\result[15]~17_combout\)) # (!\result[14]~14_combout\ & 
-- ((\result[12]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux4~0_combout\);

-- Location: LCCOMB_X57_Y4_N26
\mod_saida|display3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux5~0_combout\ = (\result[12]~12_combout\ & (\result[15]~17_combout\ $ (((\result[13]~13_combout\) # (!\result[14]~14_combout\))))) # (!\result[12]~12_combout\ & (!\result[15]~17_combout\ & (!\result[14]~14_combout\ & 
-- \result[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux5~0_combout\);

-- Location: LCCOMB_X57_Y4_N4
\mod_saida|display3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|display3|Mux6~0_combout\ = (\result[12]~12_combout\ & ((\result[15]~17_combout\) # (\result[14]~14_combout\ $ (\result[13]~13_combout\)))) # (!\result[12]~12_combout\ & ((\result[13]~13_combout\) # (\result[15]~17_combout\ $ 
-- (\result[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[13]~13_combout\,
	combout => \mod_saida|display3|Mux6~0_combout\);

-- Location: LCCOMB_X56_Y4_N2
\mod_saida|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|Equal0~3_combout\ = (!\result[7]~7_combout\ & (!\result[8]~8_combout\ & (!\result[10]~10_combout\ & !\result[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[7]~7_combout\,
	datab => \result[8]~8_combout\,
	datac => \result[10]~10_combout\,
	datad => \result[9]~9_combout\,
	combout => \mod_saida|Equal0~3_combout\);

-- Location: LCCOMB_X57_Y4_N12
\mod_saida|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|Equal0~4_combout\ = (!\result[15]~17_combout\ & (!\result[0]~0_combout\ & \mod_saida|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[15]~17_combout\,
	datac => \result[0]~0_combout\,
	datad => \mod_saida|Equal0~3_combout\,
	combout => \mod_saida|Equal0~4_combout\);

-- Location: LCCOMB_X57_Y4_N18
\mod_saida|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|Equal0~0_combout\ = (!\result[13]~13_combout\ & (!\result[12]~12_combout\ & (!\result[14]~14_combout\ & !\result[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[13]~13_combout\,
	datab => \result[12]~12_combout\,
	datac => \result[14]~14_combout\,
	datad => \result[11]~11_combout\,
	combout => \mod_saida|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y33_N24
\mod_saida|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|Equal0~1_combout\ = (!\result[1]~1_combout\ & ((\partControle|s_mux~combout\ & ((\ula1|shift|Mux13~3_combout\))) # (!\partControle|s_mux~combout\ & (!\input[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|s_mux~combout\,
	datab => \result[1]~1_combout\,
	datac => \input[2]~input_o\,
	datad => \ula1|shift|Mux13~3_combout\,
	combout => \mod_saida|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y4_N8
\mod_saida|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|Equal0~2_combout\ = (!\result[6]~6_combout\ & (!\result[4]~4_combout\ & (!\result[3]~3_combout\ & !\result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \result[6]~6_combout\,
	datab => \result[4]~4_combout\,
	datac => \result[3]~3_combout\,
	datad => \result[5]~5_combout\,
	combout => \mod_saida|Equal0~2_combout\);

-- Location: LCCOMB_X57_Y4_N22
\mod_saida|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mod_saida|Equal0~5_combout\ = (\mod_saida|Equal0~4_combout\ & (\mod_saida|Equal0~0_combout\ & (\mod_saida|Equal0~1_combout\ & \mod_saida|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mod_saida|Equal0~4_combout\,
	datab => \mod_saida|Equal0~0_combout\,
	datac => \mod_saida|Equal0~1_combout\,
	datad => \mod_saida|Equal0~2_combout\,
	combout => \mod_saida|Equal0~5_combout\);

-- Location: LCCOMB_X57_Y30_N16
\ula1|l15|Yi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|l15|Yi~0_combout\ = (\partControle|slt_ula\(1)) # (\partControle|slt_ula\(0) $ (!\reg_B|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \partControle|slt_ula\(0),
	datab => \reg_B|q\(15),
	datad => \partControle|slt_ula\(1),
	combout => \ula1|l15|Yi~0_combout\);

-- Location: LCCOMB_X57_Y30_N10
\ula1|Cout\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula1|Cout~combout\ = (\ula1|l15|Xi~4_combout\ & (!\ula1|o14|cout~0_combout\ & (!\partControle|slt_ula\(2) & !\ula1|l15|Yi~0_combout\))) # (!\ula1|l15|Xi~4_combout\ & (\ula1|o14|cout~0_combout\ & ((\partControle|slt_ula\(2)) # (\ula1|l15|Yi~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula1|l15|Xi~4_combout\,
	datab => \ula1|o14|cout~0_combout\,
	datac => \partControle|slt_ula\(2),
	datad => \ula1|l15|Yi~0_combout\,
	combout => \ula1|Cout~combout\);

-- Location: LCCOMB_X50_Y32_N6
\partControle|led_r\ : cycloneive_lcell_comb
-- Equation(s):
-- \partControle|led_r~combout\ = (\partControle|clear~0_combout\ & ((\partControle|Equal15~0_combout\) # (\partControle|led_r~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \partControle|Equal15~0_combout\,
	datac => \partControle|clear~0_combout\,
	datad => \partControle|led_r~combout\,
	combout => \partControle|led_r~combout\);

ww_Rhex0(0) <= \Rhex0[0]~output_o\;

ww_Rhex0(1) <= \Rhex0[1]~output_o\;

ww_Rhex0(2) <= \Rhex0[2]~output_o\;

ww_Rhex0(3) <= \Rhex0[3]~output_o\;

ww_Rhex0(4) <= \Rhex0[4]~output_o\;

ww_Rhex0(5) <= \Rhex0[5]~output_o\;

ww_Rhex0(6) <= \Rhex0[6]~output_o\;

ww_Rhex1(0) <= \Rhex1[0]~output_o\;

ww_Rhex1(1) <= \Rhex1[1]~output_o\;

ww_Rhex1(2) <= \Rhex1[2]~output_o\;

ww_Rhex1(3) <= \Rhex1[3]~output_o\;

ww_Rhex1(4) <= \Rhex1[4]~output_o\;

ww_Rhex1(5) <= \Rhex1[5]~output_o\;

ww_Rhex1(6) <= \Rhex1[6]~output_o\;

ww_Rhex2(0) <= \Rhex2[0]~output_o\;

ww_Rhex2(1) <= \Rhex2[1]~output_o\;

ww_Rhex2(2) <= \Rhex2[2]~output_o\;

ww_Rhex2(3) <= \Rhex2[3]~output_o\;

ww_Rhex2(4) <= \Rhex2[4]~output_o\;

ww_Rhex2(5) <= \Rhex2[5]~output_o\;

ww_Rhex2(6) <= \Rhex2[6]~output_o\;

ww_Rhex3(0) <= \Rhex3[0]~output_o\;

ww_Rhex3(1) <= \Rhex3[1]~output_o\;

ww_Rhex3(2) <= \Rhex3[2]~output_o\;

ww_Rhex3(3) <= \Rhex3[3]~output_o\;

ww_Rhex3(4) <= \Rhex3[4]~output_o\;

ww_Rhex3(5) <= \Rhex3[5]~output_o\;

ww_Rhex3(6) <= \Rhex3[6]~output_o\;

ww_led_neg <= \led_neg~output_o\;

ww_led_zero <= \led_zero~output_o\;

ww_led_over <= \led_over~output_o\;

ww_led_endOP <= \led_endOP~output_o\;
END structure;


