$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module top $end
  $var wire 1 # clk $end
  $scope module t $end
   $var wire 1 # clk $end
   $var wire 32 $ cyc [31:0] $end
   $var wire 1 % what_a $end
   $var wire 32 & what_b [31:0] $end
   $var wire 1 % what_d $end
   $var wire 34 ' the_struct [33:0] $end
   $scope module the_other $end
    $var wire 1 % foo $end
    $var wire 1 % baz $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000000000000 $
1%
b11111111111111111111111111111111 &
b1111111111111111111111111111111111 '
#10
1#
b00000000000000000000000000000001 $
#15
0#
#20
1#
b00000000000000000000000000000010 $
#25
0#
#30
1#
b00000000000000000000000000000011 $
