{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 14:41:59 2015 " "Info: Processing started: Wed Apr 08 14:41:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register MIN_MAX:inst38\|DATA_REG\[2\] register Synchronization:inst4\|trigger:trigger_1\|last_event_reg 1.158 ns " "Info: Slack time is 1.158 ns for clock \"IN_CLK\" between source register \"MIN_MAX:inst38\|DATA_REG\[2\]\" and destination register \"Synchronization:inst4\|trigger:trigger_1\|last_event_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "88.17 MHz 11.342 ns " "Info: Fmax is 88.17 MHz (period= 11.342 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.791 ns + Largest register register " "Info: + Largest register to register requirement is 11.791 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg 2 REG LC_X6_Y7_N1 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y7_N1; Fanout = 3; REG Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX:inst38\|DATA_REG\[2\] 2 REG LC_X11_Y7_N0 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y7_N0; Fanout = 7; REG Node = 'MIN_MAX:inst38\|DATA_REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[2] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst38|DATA_REG[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst38|DATA_REG[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst38|DATA_REG[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.633 ns - Longest register register " "Info: - Longest register to register delay is 10.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIN_MAX:inst38\|DATA_REG\[2\] 1 REG LC_X11_Y7_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N0; Fanout = 7; REG Node = 'MIN_MAX:inst38\|DATA_REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN_MAX:inst38|DATA_REG[2] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.511 ns) 1.468 ns Synchronization:inst4\|trigger:trigger_1\|DATA_SYNC\[2\]~5 2 COMB LC_X11_Y7_N8 4 " "Info: 2: + IC(0.957 ns) + CELL(0.511 ns) = 1.468 ns; Loc. = LC_X11_Y7_N8; Fanout = 4; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|DATA_SYNC\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { MIN_MAX:inst38|DATA_REG[2] Synchronization:inst4|trigger:trigger_1|DATA_SYNC[2]~5 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.747 ns) 4.026 ns Synchronization:inst4\|trigger:trigger_1\|LessThan1~27 3 COMB LC_X8_Y7_N2 1 " "Info: 3: + IC(1.811 ns) + CELL(0.747 ns) = 4.026 ns; Loc. = LC_X8_Y7_N2; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|LessThan1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { Synchronization:inst4|trigger:trigger_1|DATA_SYNC[2]~5 Synchronization:inst4|trigger:trigger_1|LessThan1~27 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.149 ns Synchronization:inst4\|trigger:trigger_1\|LessThan1~22 4 COMB LC_X8_Y7_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.149 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|LessThan1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Synchronization:inst4|trigger:trigger_1|LessThan1~27 Synchronization:inst4|trigger:trigger_1|LessThan1~22 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.410 ns Synchronization:inst4\|trigger:trigger_1\|LessThan1~17 5 COMB LC_X8_Y7_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.410 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Synchronization:inst4|trigger:trigger_1|LessThan1~22 Synchronization:inst4|trigger:trigger_1|LessThan1~17 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.385 ns Synchronization:inst4\|trigger:trigger_1\|LessThan1~0 6 COMB LC_X8_Y7_N7 3 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.385 ns; Loc. = LC_X8_Y7_N7; Fanout = 3; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|LessThan1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Synchronization:inst4|trigger:trigger_1|LessThan1~17 Synchronization:inst4|trigger:trigger_1|LessThan1~0 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.914 ns) 7.469 ns Synchronization:inst4\|trigger:trigger_1\|sync_state_out~0 7 COMB LC_X7_Y7_N7 1 " "Info: 7: + IC(1.170 ns) + CELL(0.914 ns) = 7.469 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|sync_state_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { Synchronization:inst4|trigger:trigger_1|LessThan1~0 Synchronization:inst4|trigger:trigger_1|sync_state_out~0 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.200 ns) 8.803 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg~4 8 COMB LC_X6_Y7_N9 1 " "Info: 8: + IC(1.134 ns) + CELL(0.200 ns) = 8.803 ns; Loc. = LC_X6_Y7_N9; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { Synchronization:inst4|trigger:trigger_1|sync_state_out~0 Synchronization:inst4|trigger:trigger_1|last_event_reg~4 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 9.737 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg~6 9 COMB LC_X6_Y7_N0 1 " "Info: 9: + IC(0.734 ns) + CELL(0.200 ns) = 9.737 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg~4 Synchronization:inst4|trigger:trigger_1|last_event_reg~6 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 10.633 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg 10 REG LC_X6_Y7_N1 3 " "Info: 10: + IC(0.305 ns) + CELL(0.591 ns) = 10.633 ns; Loc. = LC_X6_Y7_N1; Fanout = 3; REG Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg~6 Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.522 ns ( 42.53 % ) " "Info: Total cell delay = 4.522 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.111 ns ( 57.47 % ) " "Info: Total interconnect delay = 6.111 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.633 ns" { MIN_MAX:inst38|DATA_REG[2] Synchronization:inst4|trigger:trigger_1|DATA_SYNC[2]~5 Synchronization:inst4|trigger:trigger_1|LessThan1~27 Synchronization:inst4|trigger:trigger_1|LessThan1~22 Synchronization:inst4|trigger:trigger_1|LessThan1~17 Synchronization:inst4|trigger:trigger_1|LessThan1~0 Synchronization:inst4|trigger:trigger_1|sync_state_out~0 Synchronization:inst4|trigger:trigger_1|last_event_reg~4 Synchronization:inst4|trigger:trigger_1|last_event_reg~6 Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.633 ns" { MIN_MAX:inst38|DATA_REG[2] {} Synchronization:inst4|trigger:trigger_1|DATA_SYNC[2]~5 {} Synchronization:inst4|trigger:trigger_1|LessThan1~27 {} Synchronization:inst4|trigger:trigger_1|LessThan1~22 {} Synchronization:inst4|trigger:trigger_1|LessThan1~17 {} Synchronization:inst4|trigger:trigger_1|LessThan1~0 {} Synchronization:inst4|trigger:trigger_1|sync_state_out~0 {} Synchronization:inst4|trigger:trigger_1|last_event_reg~4 {} Synchronization:inst4|trigger:trigger_1|last_event_reg~6 {} Synchronization:inst4|trigger:trigger_1|last_event_reg {} } { 0.000ns 0.957ns 1.811ns 0.000ns 0.000ns 0.000ns 1.170ns 1.134ns 0.734ns 0.305ns } { 0.000ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.914ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst38|DATA_REG[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.633 ns" { MIN_MAX:inst38|DATA_REG[2] Synchronization:inst4|trigger:trigger_1|DATA_SYNC[2]~5 Synchronization:inst4|trigger:trigger_1|LessThan1~27 Synchronization:inst4|trigger:trigger_1|LessThan1~22 Synchronization:inst4|trigger:trigger_1|LessThan1~17 Synchronization:inst4|trigger:trigger_1|LessThan1~0 Synchronization:inst4|trigger:trigger_1|sync_state_out~0 Synchronization:inst4|trigger:trigger_1|last_event_reg~4 Synchronization:inst4|trigger:trigger_1|last_event_reg~6 Synchronization:inst4|trigger:trigger_1|last_event_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.633 ns" { MIN_MAX:inst38|DATA_REG[2] {} Synchronization:inst4|trigger:trigger_1|DATA_SYNC[2]~5 {} Synchronization:inst4|trigger:trigger_1|LessThan1~27 {} Synchronization:inst4|trigger:trigger_1|LessThan1~22 {} Synchronization:inst4|trigger:trigger_1|LessThan1~17 {} Synchronization:inst4|trigger:trigger_1|LessThan1~0 {} Synchronization:inst4|trigger:trigger_1|sync_state_out~0 {} Synchronization:inst4|trigger:trigger_1|last_event_reg~4 {} Synchronization:inst4|trigger:trigger_1|last_event_reg~6 {} Synchronization:inst4|trigger:trigger_1|last_event_reg {} } { 0.000ns 0.957ns 1.811ns 0.000ns 0.000ns 0.000ns 1.170ns 1.134ns 0.734ns 0.305ns } { 0.000ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.914ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC_CLK " "Info: No valid register-to-register data paths exist for clock \"ADC_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC_CLK1 " "Info: No valid register-to-register data paths exist for clock \"ADC_CLK1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register Registers:inst\|STR register Registers:inst\|Start_Write_s 1.375 ns " "Info: Minimum slack time is 1.375 ns for clock \"IN_CLK\" between source register \"Registers:inst\|STR\" and destination register \"Registers:inst\|Start_Write_s\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.220 ns + Shortest register register " "Info: + Shortest register to register delay is 1.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst\|STR 1 REG LC_X1_Y5_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N7; Fanout = 1; REG Node = 'Registers:inst\|STR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst|STR } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.280 ns) 1.220 ns Registers:inst\|Start_Write_s 2 REG LC_X1_Y5_N6 134 " "Info: 2: + IC(0.940 ns) + CELL(0.280 ns) = 1.220 ns; Loc. = LC_X1_Y5_N6; Fanout = 134; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Registers:inst|STR Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.95 % ) " "Info: Total cell delay = 0.280 ns ( 22.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 77.05 % ) " "Info: Total interconnect delay = 0.940 ns ( 77.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Registers:inst|STR Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.220 ns" { Registers:inst|STR {} Registers:inst|Start_Write_s {} } { 0.000ns 0.940ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Registers:inst\|Start_Write_s 2 REG LC_X1_Y5_N6 134 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y5_N6; Fanout = 134; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Registers:inst\|STR 2 REG LC_X1_Y5_N7 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y5_N7; Fanout = 1; REG Node = 'Registers:inst\|STR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 103 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Registers:inst|STR Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.220 ns" { Registers:inst|STR {} Registers:inst|Start_Write_s {} } { 0.000ns 0.940ns } { 0.000ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\] LA_DATA_IN\[6\] IN_CLK 4.641 ns register " "Info: tsu for register \"lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"LA_DATA_IN\[6\]\", clock pin = \"IN_CLK\") is 4.641 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.989 ns + Longest pin register " "Info: + Longest pin to register delay is 7.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LA_DATA_IN\[6\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'LA_DATA_IN\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_DATA_IN[6] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -2064 -952 -784 -2048 "LA_DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.577 ns) + CELL(0.280 ns) 7.989 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X8_Y6_N4 3 " "Info: 2: + IC(6.577 ns) + CELL(0.280 ns) = 7.989 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { LA_DATA_IN[6] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 17.67 % ) " "Info: Total cell delay = 1.412 ns ( 17.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.577 ns ( 82.33 % ) " "Info: Total interconnect delay = 6.577 ns ( 82.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { LA_DATA_IN[6] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { LA_DATA_IN[6] {} LA_DATA_IN[6]~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 6.577ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X8_Y6_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { LA_DATA_IN[6] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { LA_DATA_IN[6] {} LA_DATA_IN[6]~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 6.577ns } { 0.000ns 1.132ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN_CLK SRAM_CE Registers:inst\|Start_Write_s 14.654 ns register " "Info: tco from clock \"IN_CLK\" to destination pin \"SRAM_CE\" through register \"Registers:inst\|Start_Write_s\" is 14.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Registers:inst\|Start_Write_s 2 REG LC_X1_Y5_N6 134 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y5_N6; Fanout = 134; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.597 ns + Longest register pin " "Info: + Longest register to pin delay is 10.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst\|Start_Write_s 1 REG LC_X1_Y5_N6 134 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N6; Fanout = 134; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.694 ns) + CELL(0.914 ns) 5.608 ns inst14~0 2 COMB LC_X11_Y7_N9 1 " "Info: 2: + IC(4.694 ns) + CELL(0.914 ns) = 5.608 ns; Loc. = LC_X11_Y7_N9; Fanout = 1; COMB Node = 'inst14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { Registers:inst|Start_Write_s inst14~0 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1376 592 656 -1328 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(2.322 ns) 10.597 ns SRAM_CE 3 PIN PIN_67 0 " "Info: 3: + IC(2.667 ns) + CELL(2.322 ns) = 10.597 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'SRAM_CE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { inst14~0 SRAM_CE } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1360 664 840 -1344 "SRAM_CE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 30.54 % ) " "Info: Total cell delay = 3.236 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.361 ns ( 69.46 % ) " "Info: Total interconnect delay = 7.361 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.597 ns" { Registers:inst|Start_Write_s inst14~0 SRAM_CE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.597 ns" { Registers:inst|Start_Write_s {} inst14~0 {} SRAM_CE {} } { 0.000ns 4.694ns 2.667ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.597 ns" { Registers:inst|Start_Write_s inst14~0 SRAM_CE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.597 ns" { Registers:inst|Start_Write_s {} inst14~0 {} SRAM_CE {} } { 0.000ns 4.694ns 2.667ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RS MCU_DATA\[2\] 27.884 ns Longest " "Info: Longest tpd from source pin \"RS\" to destination pin \"MCU_DATA\[2\]\" is 27.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 PIN PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; PIN Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1104 -904 -736 -1088 "RS" "" } { -1672 640 672 -1656 "RS" "" } { -1040 192 256 -1024 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.367 ns) + CELL(0.200 ns) 11.699 ns Registers:inst\|Mux5~9 2 COMB LC_X4_Y4_N6 1 " "Info: 2: + IC(10.367 ns) + CELL(0.200 ns) = 11.699 ns; Loc. = LC_X4_Y4_N6; Fanout = 1; COMB Node = 'Registers:inst\|Mux5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.567 ns" { RS Registers:inst|Mux5~9 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.992 ns) + CELL(0.200 ns) 14.891 ns Registers:inst\|Mux5~10 3 COMB LC_X2_Y5_N4 1 " "Info: 3: + IC(2.992 ns) + CELL(0.200 ns) = 14.891 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'Registers:inst\|Mux5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { Registers:inst|Mux5~9 Registers:inst|Mux5~10 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.511 ns) 16.160 ns Registers:inst\|Mux5~11 4 COMB LC_X2_Y5_N7 1 " "Info: 4: + IC(0.758 ns) + CELL(0.511 ns) = 16.160 ns; Loc. = LC_X2_Y5_N7; Fanout = 1; COMB Node = 'Registers:inst\|Mux5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Registers:inst|Mux5~10 Registers:inst|Mux5~11 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.963 ns) + CELL(0.914 ns) 20.037 ns Registers:inst\|Mux5~12 5 COMB LC_X1_Y6_N6 1 " "Info: 5: + IC(2.963 ns) + CELL(0.914 ns) = 20.037 ns; Loc. = LC_X1_Y6_N6; Fanout = 1; COMB Node = 'Registers:inst\|Mux5~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.877 ns" { Registers:inst|Mux5~11 Registers:inst|Mux5~12 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.525 ns) + CELL(2.322 ns) 27.884 ns MCU_DATA\[2\] 6 PIN PIN_110 0 " "Info: 6: + IC(5.525 ns) + CELL(2.322 ns) = 27.884 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'MCU_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { Registers:inst|Mux5~12 MCU_DATA[2] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1488 720 896 -1472 "MCU_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.279 ns ( 18.93 % ) " "Info: Total cell delay = 5.279 ns ( 18.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.605 ns ( 81.07 % ) " "Info: Total interconnect delay = 22.605 ns ( 81.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.884 ns" { RS Registers:inst|Mux5~9 Registers:inst|Mux5~10 Registers:inst|Mux5~11 Registers:inst|Mux5~12 MCU_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.884 ns" { RS {} RS~combout {} Registers:inst|Mux5~9 {} Registers:inst|Mux5~10 {} Registers:inst|Mux5~11 {} Registers:inst|Mux5~12 {} MCU_DATA[2] {} } { 0.000ns 0.000ns 10.367ns 2.992ns 0.758ns 2.963ns 5.525ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[2\] LA_DATA_IN\[2\] IN_CLK -0.986 ns register " "Info: th for register \"lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"LA_DATA_IN\[2\]\", clock pin = \"IN_CLK\") is -0.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 212 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 212; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LC_X2_Y6_N5 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y6_N5; Fanout = 3; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LA_DATA_IN\[2\] 1 PIN PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_14; Fanout = 1; PIN Node = 'LA_DATA_IN\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_DATA_IN[2] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -2064 -952 -784 -2048 "LA_DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.476 ns) + CELL(0.280 ns) 4.888 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LC_X2_Y6_N5 3 " "Info: 2: + IC(3.476 ns) + CELL(0.280 ns) = 4.888 ns; Loc. = LC_X2_Y6_N5; Fanout = 3; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.756 ns" { LA_DATA_IN[2] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 28.89 % ) " "Info: Total cell delay = 1.412 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.476 ns ( 71.11 % ) " "Info: Total interconnect delay = 3.476 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { LA_DATA_IN[2] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { LA_DATA_IN[2] {} LA_DATA_IN[2]~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.476ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { LA_DATA_IN[2] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { LA_DATA_IN[2] {} LA_DATA_IN[2]~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.476ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 14:42:03 2015 " "Info: Processing ended: Wed Apr 08 14:42:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
