FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"GND\G";
3"GND\G";
4"TTL_TO_ECL_OUT";
5"ECL_TO_TTL_OUT";
6"GND\G";
7"GND\G";
8"GND\G";
9"NIM_TO_ECL_IN";
10"ECL_TO_LVDS_IN";
11"ECL_TO_NIM_IN";
12"LVDS_TO_ECL_OUT";
13"ECL_TO_LVDS_OUT_N";
14"GND\G";
15"GND\G";
16"GND\G";
17"GND\G";
18"GND\G";
19"GND\G";
20"LVDS_TO_ECL_IN_N";
21"ECL_TO_LVDS_OUT_P";
22"ECL_TO_NIM_OUT";
23"ECL_TO_TTL_IN";
24"LVDS_TO_ECL_IN_P";
25"TTL_TO_ECL_IN";
26"NIM_TO_ECL_OUT";
%"INPORT"
"1","(1325,2725)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(1325,2850)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(1325,2600)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(1325,2500)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(1325,2400)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(1325,2300)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"TESTPOINT_L"
"1","(-1500,4075)","2","misc","I16";
;
$LOCATION"TP82"
CDS_LOCATION"TP82"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"25;
%"TESTPOINT_L"
"1","(-1500,3925)","2","misc","I17";
;
$LOCATION"TP83"
CDS_LOCATION"TP83"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"24;
%"TESTPOINT_L"
"1","(-1500,3825)","2","misc","I18";
;
$LOCATION"TP84"
CDS_LOCATION"TP84"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"20;
%"TESTPOINT_L"
"1","(-1500,3675)","2","misc","I19";
;
$LOCATION"TP85"
CDS_LOCATION"TP85"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"9;
%"OUTPORT"
"1","(1300,3975)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"TESTPOINT_L"
"1","(-1500,3525)","2","misc","I20";
;
$LOCATION"TP86"
CDS_LOCATION"TP86"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"23;
%"TESTPOINT_L"
"1","(-1500,3400)","2","misc","I21";
;
$LOCATION"TP87"
CDS_LOCATION"TP87"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"10;
%"TESTPOINT_L"
"1","(-1500,3250)","2","misc","I22";
;
$LOCATION"TP88"
CDS_LOCATION"TP88"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"11;
%"TESTPOINT_L"
"1","(-1450,3000)","2","misc","I23";
;
$LOCATION"TP89"
CDS_LOCATION"TP89"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(-1450,2900)","2","misc","I24";
;
$LOCATION"TP90"
CDS_LOCATION"TP90"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"12;
%"TESTPOINT_L"
"1","(-1450,2800)","2","misc","I25";
;
$LOCATION"TP91"
CDS_LOCATION"TP91"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"26;
%"TESTPOINT_L"
"1","(-1450,2700)","2","misc","I26";
;
$LOCATION"TP92"
CDS_LOCATION"TP92"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"5;
%"TESTPOINT_L"
"1","(-1450,2550)","2","misc","I27";
;
$LOCATION"TP93"
CDS_LOCATION"TP93"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"21;
%"TESTPOINT_L"
"1","(-1450,2150)","2","misc","I28";
;
$LOCATION"TP95"
CDS_LOCATION"TP95"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"22;
%"TESTPOINT_L"
"1","(-1450,2450)","2","misc","I29";
;
$LOCATION"TP94"
CDS_LOCATION"TP94"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"13;
%"OUTPORT"
"1","(1300,4075)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"TESTPOINT_L"
"1","(-1600,4075)","0","misc","I30";
;
$LOCATION"TP18"
CDS_LOCATION"TP18"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"1;
%"TESTPOINT_L"
"1","(-1600,3675)","0","misc","I31";
;
$LOCATION"TP19"
CDS_LOCATION"TP19"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"14;
%"TESTPOINT_L"
"1","(-1600,3525)","0","misc","I32";
;
$LOCATION"TP20"
CDS_LOCATION"TP20"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(-1600,3400)","0","misc","I33";
;
$LOCATION"TP27"
CDS_LOCATION"TP27"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"3;
%"TESTPOINT_L"
"1","(-1600,3250)","0","misc","I34";
;
$LOCATION"TP28"
CDS_LOCATION"TP28"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"15;
%"TESTPOINT_L"
"1","(-1550,3000)","0","misc","I35";
;
$LOCATION"TP29"
CDS_LOCATION"TP29"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"16;
%"TESTPOINT_L"
"1","(-1550,2900)","0","misc","I36";
;
$LOCATION"TP78"
CDS_LOCATION"TP78"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"18;
%"TESTPOINT_L"
"1","(-1550,2800)","0","misc","I37";
;
$LOCATION"TP79"
CDS_LOCATION"TP79"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"17;
%"TESTPOINT_L"
"1","(-1550,2700)","0","misc","I38";
;
$LOCATION"TP80"
CDS_LOCATION"TP80"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"6;
%"TESTPOINT_L"
"1","(-1550,2150)","0","misc","I39";
;
$LOCATION"TP81"
CDS_LOCATION"TP81"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"19;
%"OUTPORT"
"1","(1300,3800)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"TESTPOINT_L"
"1","(-1600,3875)","0","misc","I40";
;
$LOCATION"TP54"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"8;
%"TESTPOINT_L"
"1","(-1525,2500)","0","misc","I41";
;
$LOCATION"TP55"
CDS_LOCATION"TP55"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"7;
%"OUTPORT"
"1","(1300,3875)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(1300,3725)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(1300,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(1300,3650)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"INPORT"
"1","(1325,3000)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
END.
