Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sun Jun  5 03:06:33 2022
| Host         : mecha-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.565        0.000                      0                 2330        0.047        0.000                      0                 2330        4.500        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.565        0.000                      0                 2297        0.047        0.000                      0                 2297        4.500        0.000                       0                  1090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.554        0.000                      0                   33        0.411        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 2.170ns (23.305%)  route 7.141ns (76.695%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.621     5.142    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X2Y22          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/Q
                         net (fo=945, routed)         4.251     9.911    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.035 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_413/O
                         net (fo=1, routed)           0.000    10.035    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_413_n_0
    SLICE_X51Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    10.247 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_280/O
                         net (fo=1, routed)           0.602    10.849    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_280_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I1_O)        0.299    11.148 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_119/O
                         net (fo=1, routed)           0.000    11.148    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_119_n_0
    SLICE_X52Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    11.357 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_37/O
                         net (fo=1, routed)           1.229    12.586    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_37_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.297    12.883 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_12/O
                         net (fo=1, routed)           0.000    12.883    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_12_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    13.095 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_4/O
                         net (fo=1, routed)           1.059    14.155    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_4_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.299    14.454 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1/O
                         net (fo=1, routed)           0.000    14.454    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.448    14.789    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X50Y37         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)        0.077    15.019    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 0.704ns (7.634%)  route 8.518ns (92.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.621     5.142    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X1Y22          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/Q
                         net (fo=92, routed)          7.875    13.473    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[11]
    SLICE_X47Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.597 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_4/O
                         net (fo=1, routed)           0.643    14.240    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_4_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.124    14.364 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_1/O
                         net (fo=1, routed)           0.000    14.364    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_1_n_0
    SLICE_X47Y6          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.448    14.789    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X47Y6          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)        0.029    14.971    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 1.417ns (15.344%)  route 7.818ns (84.656%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.618     5.139    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X1Y25          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[12]_rep/Q
                         net (fo=136, routed)         6.605    12.201    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[12]_rep_n_0
    SLICE_X57Y3          MUXF7 (Prop_muxf7_S_O)       0.296    12.497 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]_i_31/O
                         net (fo=1, routed)           0.000    12.497    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]_i_31_n_0
    SLICE_X57Y3          MUXF8 (Prop_muxf8_I0_O)      0.104    12.601 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]_i_11/O
                         net (fo=1, routed)           1.213    13.813    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]_i_11_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I5_O)        0.316    14.129 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[8]_i_3/O
                         net (fo=1, routed)           0.000    14.129    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[8]_i_3_n_0
    SLICE_X37Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    14.374 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.374    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.443    14.784    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y9          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y9          FDRE (Setup_fdre_C_D)        0.064    15.001    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.374    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 1.711ns (18.253%)  route 7.663ns (81.747%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/Q
                         net (fo=148, routed)         0.616     6.147    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2_n_0
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.271 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_78/O
                         net (fo=132, routed)         1.370     7.641    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_78_n_0
    SLICE_X15Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.765 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_138/O
                         net (fo=54, routed)          2.516    10.281    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_138_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.405 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_411/O
                         net (fo=1, routed)           0.599    11.004    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_411_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.128 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_193/O
                         net (fo=1, routed)           0.928    12.056    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_193_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.180 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_62/O
                         net (fo=1, routed)           0.000    12.180    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_62_n_0
    SLICE_X59Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    12.392 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[18]_i_19/O
                         net (fo=1, routed)           0.992    13.385    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[18]_i_19_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I3_O)        0.299    13.684 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_5/O
                         net (fo=1, routed)           0.641    14.325    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_5_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.449 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_1/O
                         net (fo=1, routed)           0.000    14.449    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[18]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.448    14.789    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X54Y37         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[18]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_D)        0.077    15.091    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[18]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 1.525ns (16.513%)  route 7.710ns (83.487%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.621     5.142    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X2Y22          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/Q
                         net (fo=945, routed)         4.249     9.910    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_300/O
                         net (fo=1, routed)           0.497    10.531    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_300_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_99/O
                         net (fo=1, routed)           0.000    10.655    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_99_n_0
    SLICE_X45Y0          MUXF7 (Prop_muxf7_I0_O)      0.212    10.867 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_32/O
                         net (fo=1, routed)           1.719    12.585    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_32_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.299    12.884 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11/O
                         net (fo=1, routed)           0.738    13.622    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.746 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_4/O
                         net (fo=1, routed)           0.507    14.253    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_4_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.377 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    14.377    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X62Y11         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.516    14.857    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X62Y11         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.188    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X62Y11         FDRE (Setup_fdre_C_D)        0.029    15.039    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.692ns (18.471%)  route 7.468ns (81.529%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.625     5.146    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X2Y29          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[9]_rep/Q
                         net (fo=140, routed)         6.181    11.845    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[9]_rep_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.969 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_48/O
                         net (fo=1, routed)           0.000    11.969    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_48_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.183 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]_i_16/O
                         net (fo=1, routed)           0.469    12.653    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]_i_16_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.297    12.950 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_6/O
                         net (fo=1, routed)           0.000    12.950    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_6_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.241    13.191 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]_i_2/O
                         net (fo=1, routed)           0.818    14.008    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]_i_2_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.298    14.306 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_1/O
                         net (fo=1, routed)           0.000    14.306    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[9]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.442    14.783    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X50Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.079    15.015    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 2.623ns (28.469%)  route 6.590ns (71.531%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.552     5.073    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y20         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.715     6.244    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[32]_i_124/O
                         net (fo=75, routed)          0.977     7.345    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[32]_i_124_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.153     7.498 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_357/O
                         net (fo=54, routed)          2.073     9.571    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_357_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.327     9.898 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_639/O
                         net (fo=1, routed)           0.000     9.898    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_639_n_0
    SLICE_X5Y20          MUXF7 (Prop_muxf7_I0_O)      0.238    10.136 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_345/O
                         net (fo=1, routed)           0.659    10.795    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_345_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.298    11.093 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_134/O
                         net (fo=1, routed)           0.000    11.093    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_134_n_0
    SLICE_X8Y19          MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_43/O
                         net (fo=1, routed)           1.089    12.396    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_43_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I0_O)        0.297    12.693 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_16/O
                         net (fo=1, routed)           0.000    12.693    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_16_n_0
    SLICE_X5Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    12.910 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_5/O
                         net (fo=1, routed)           1.078    13.988    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]_i_5_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.299    14.287 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    14.287    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.444    14.785    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X12Y15         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.079    15.017    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 2.245ns (24.434%)  route 6.943ns (75.566%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.552     5.073    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y92         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.960     6.489    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.150     6.639 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_78/O
                         net (fo=132, routed)         1.034     7.673    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_78_n_0
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.326     7.999 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[20]_i_97/O
                         net (fo=80, routed)          1.045     9.044    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[20]_i_97_n_0
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.118     9.162 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[26]_i_216/O
                         net (fo=22, routed)          1.453    10.615    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[26]_i_216_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.326    10.941 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_330/O
                         net (fo=1, routed)           0.613    11.554    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_330_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.678 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_121/O
                         net (fo=1, routed)           0.000    11.678    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_121_n_0
    SLICE_X52Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    11.892 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_38/O
                         net (fo=1, routed)           0.000    11.892    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_38_n_0
    SLICE_X52Y84         MUXF8 (Prop_muxf8_I1_O)      0.088    11.980 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_11/O
                         net (fo=1, routed)           0.880    12.860    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_11_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.319    13.179 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_3/O
                         net (fo=1, routed)           0.957    14.137    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_3_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.261 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_1/O
                         net (fo=1, routed)           0.000    14.261    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.428    14.769    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X30Y83         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.079    14.999    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 2.122ns (23.074%)  route 7.075ns (76.926%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.552     5.073    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y20         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.815     6.344    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.468 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_126/O
                         net (fo=81, routed)          1.230     7.698    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_126_n_0
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.124     7.822 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_185/O
                         net (fo=52, routed)          2.882    10.704    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_185_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124    10.828 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_280/O
                         net (fo=1, routed)           0.000    10.828    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_280_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    11.037 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]_i_237/O
                         net (fo=1, routed)           0.596    11.633    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]_i_237_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.297    11.930 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_150/O
                         net (fo=1, routed)           0.000    11.930    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_150_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.247    12.177 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]_i_68/O
                         net (fo=1, routed)           0.000    12.177    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]_i_68_n_0
    SLICE_X6Y30          MUXF8 (Prop_muxf8_I0_O)      0.098    12.275 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]_i_20/O
                         net (fo=1, routed)           0.885    13.160    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]_i_20_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.319    13.479 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_5/O
                         net (fo=1, routed)           0.667    14.146    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_5_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.124    14.270 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_1/O
                         net (fo=1, routed)           0.000    14.270    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.446    14.787    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X8Y37          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.079    15.019    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[24]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 1.525ns (16.703%)  route 7.605ns (83.297%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.621     5.142    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X2Y22          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4/Q
                         net (fo=945, routed)         4.447    10.108    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[5]_rep__4_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.232 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_224/O
                         net (fo=1, routed)           0.425    10.657    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_224_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.781 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_76/O
                         net (fo=1, routed)           0.918    11.699    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_76_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.823 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_24/O
                         net (fo=1, routed)           0.833    12.656    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_24_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.780 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_8/O
                         net (fo=1, routed)           0.000    12.780    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_8_n_0
    SLICE_X41Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    12.992 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3/O
                         net (fo=1, routed)           0.982    13.973    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I1_O)        0.299    14.272 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_1/O
                         net (fo=1, routed)           0.000    14.272    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.440    14.781    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y14         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 state_machine/word_loader/char_0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/guess_word_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.535%)  route 0.213ns (56.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.561     1.444    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  state_machine/word_loader/char_0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/word_loader/char_0_out_reg[1]/Q
                         net (fo=2, routed)           0.213     1.821    state_machine/guess_checker/guess[33]
    SLICE_X32Y54         FDRE                                         r  state_machine/guess_checker/guess_word_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.829     1.957    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  state_machine/guess_checker/guess_word_reg[0][1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.066     1.774    state_machine/guess_checker/guess_word_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.664%)  route 0.230ns (58.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.564     1.447    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  state_machine/solution_sig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  state_machine/solution_sig_reg[22]/Q
                         net (fo=1, routed)           0.230     1.841    state_machine/guess_checker/solution_word_reg[0][7]_0[22]
    SLICE_X44Y51         FDRE                                         r  state_machine/guess_checker/solution_word_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.833     1.960    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  state_machine/guess_checker/solution_word_reg[2][6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.072     1.788    state_machine/guess_checker/solution_word_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 state_machine/word_loader/char_3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/guess_word_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.660%)  route 0.239ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  state_machine/word_loader/char_3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  state_machine/word_loader/char_3_out_reg[1]/Q
                         net (fo=2, routed)           0.239     1.849    state_machine/guess_checker/guess[9]
    SLICE_X43Y48         FDRE                                         r  state_machine/guess_checker/guess_word_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.834     1.961    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  state_machine/guess_checker/guess_word_reg[3][1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.066     1.783    state_machine/guess_checker/guess_word_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.675%)  route 0.266ns (65.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.563     1.446    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  state_machine/solution_sig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  state_machine/solution_sig_reg[27]/Q
                         net (fo=1, routed)           0.266     1.853    state_machine/guess_checker/solution_word_reg[0][7]_0[27]
    SLICE_X39Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.072     1.786    state_machine/guess_checker/solution_word_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 state_machine/word_loader/char_3_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/guess_word_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.292%)  route 0.248ns (63.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.561     1.444    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  state_machine/word_loader/char_3_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  state_machine/word_loader/char_3_out_reg[5]/Q
                         net (fo=2, routed)           0.248     1.833    state_machine/guess_checker/guess[13]
    SLICE_X41Y49         FDRE                                         r  state_machine/guess_checker/guess_word_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.834     1.961    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  state_machine/guess_checker/guess_word_reg[3][5]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.047     1.764    state_machine/guess_checker/guess_word_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.236%)  route 0.244ns (59.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.563     1.446    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  state_machine/solution_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  state_machine/solution_sig_reg[26]/Q
                         net (fo=1, routed)           0.244     1.854    state_machine/guess_checker/solution_word_reg[0][7]_0[26]
    SLICE_X39Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     1.784    state_machine/guess_checker/solution_word_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.560%)  route 0.240ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.563     1.446    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  state_machine/solution_sig_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  state_machine/solution_sig_reg[25]/Q
                         net (fo=1, routed)           0.240     1.850    state_machine/guess_checker/solution_word_reg[0][7]_0[25]
    SLICE_X39Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.066     1.780    state_machine/guess_checker/solution_word_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.227%)  route 0.234ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.564     1.447    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  state_machine/solution_sig_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  state_machine/solution_sig_reg[29]/Q
                         net (fo=1, routed)           0.234     1.845    state_machine/guess_checker/solution_word_reg[0][7]_0[29]
    SLICE_X42Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.832     1.959    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.059     1.774    state_machine/guess_checker/solution_word_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 state_machine/word_loader/char_3_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/guess_word_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.350%)  route 0.253ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  state_machine/word_loader/char_3_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  state_machine/word_loader/char_3_out_reg[2]/Q
                         net (fo=2, routed)           0.253     1.862    state_machine/guess_checker/guess[10]
    SLICE_X43Y48         FDRE                                         r  state_machine/guess_checker/guess_word_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.834     1.961    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  state_machine/guess_checker/guess_word_reg[3][2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070     1.787    state_machine/guess_checker/guess_word_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 receiver/Rx_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/word_chars_reg_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.099%)  route 0.255ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.561     1.444    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  receiver/Rx_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  receiver/Rx_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.255     1.864    state_machine/word_loader/D[0]
    SLICE_X42Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.831     1.958    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[3][0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.075     1.784    state_machine/word_loader/word_chars_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   state_machine/waitcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y47   state_machine/waitcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y47   state_machine/waitcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y47   state_machine/waitcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y48   state_machine/waitcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y48   state_machine/waitcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y48   state_machine/waitcount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y101  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y101  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y100  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[1]_rep__4/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y104  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[6]_rep__17/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y69   state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[6]_rep__26/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y69   state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[6]_rep__27/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y104  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[6]_rep__7/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   receiver/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   receiver/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   receiver/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   receiver/Rx_Data_Out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   receiver/Rx_Data_Out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   receiver/Rx_Data_Out_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   receiver/Rx_Data_Out_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   receiver/Rx_Data_Out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   receiver/Rx_Data_Out_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   state_machine/waitcount_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.019%)  route 2.317ns (79.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.624     7.972    state_machine/data_ready
    SLICE_X31Y45         FDCE                                         f  state_machine/num_tries_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  state_machine/num_tries_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.019%)  route 2.317ns (79.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.624     7.972    state_machine/data_ready
    SLICE_X31Y45         FDCE                                         f  state_machine/num_tries_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  state_machine/num_tries_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[2]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.580ns (20.019%)  route 2.317ns (79.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.624     7.972    state_machine/data_ready
    SLICE_X31Y45         FDCE                                         f  state_machine/num_tries_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  state_machine/num_tries_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[3]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.580ns (20.140%)  route 2.300ns (79.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.607     7.955    state_machine/data_ready
    SLICE_X32Y45         FDCE                                         f  state_machine/num_tries_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  state_machine/num_tries_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.580ns (22.378%)  route 2.012ns (77.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.319     7.667    state_machine/data_ready
    SLICE_X31Y46         FDCE                                         f  state_machine/num_tries_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  state_machine/num_tries_reg[4]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[4]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.580ns (22.378%)  route 2.012ns (77.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.319     7.667    state_machine/data_ready
    SLICE_X31Y46         FDCE                                         f  state_machine/num_tries_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  state_machine/num_tries_reg[5]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[5]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.580ns (22.378%)  route 2.012ns (77.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.319     7.667    state_machine/data_ready
    SLICE_X31Y46         FDCE                                         f  state_machine/num_tries_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.445    14.786    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  state_machine/num_tries_reg[7]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    state_machine/num_tries_reg[7]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.580ns (22.496%)  route 1.998ns (77.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.305     7.653    state_machine/data_ready
    SLICE_X32Y47         FDCE                                         f  state_machine/num_tries_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.446    14.787    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  state_machine/num_tries_reg[9]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    state_machine/num_tries_reg[9]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.580ns (22.663%)  route 1.979ns (77.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.286     7.634    state_machine/data_ready
    SLICE_X31Y49         FDCE                                         f  state_machine/num_tries_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.446    14.787    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y49         FDCE                                         r  state_machine/num_tries_reg[16]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    state_machine/num_tries_reg[16]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.580ns (22.663%)  route 1.979ns (77.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.554     5.075    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_machine/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  state_machine/current_state_reg[0]/Q
                         net (fo=10, routed)          0.693     6.224    state_machine/current_state[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     6.348 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         1.286     7.634    state_machine/data_ready
    SLICE_X31Y49         FDCE                                         f  state_machine/num_tries_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.446    14.787    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y49         FDCE                                         r  state_machine/num_tries_reg[17]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    state_machine/num_tries_reg[17]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  6.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.911%)  route 0.397ns (68.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.287     2.028    state_machine/data_ready
    SLICE_X32Y50         FDCE                                         f  state_machine/num_tries_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  state_machine/num_tries_reg[23]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    state_machine/num_tries_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.911%)  route 0.397ns (68.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.287     2.028    state_machine/data_ready
    SLICE_X32Y50         FDCE                                         f  state_machine/num_tries_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  state_machine/num_tries_reg[24]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    state_machine/num_tries_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/max_tries_reached_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.490%)  route 0.424ns (69.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.314     2.055    state_machine/data_ready
    SLICE_X32Y52         FDCE                                         f  state_machine/max_tries_reached_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  state_machine/max_tries_reached_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    state_machine/max_tries_reached_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.490%)  route 0.424ns (69.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.314     2.055    state_machine/data_ready
    SLICE_X32Y52         FDCE                                         f  state_machine/num_tries_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  state_machine/num_tries_reg[29]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    state_machine/num_tries_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.490%)  route 0.424ns (69.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.314     2.055    state_machine/data_ready
    SLICE_X32Y52         FDCE                                         f  state_machine/num_tries_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  state_machine/num_tries_reg[30]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    state_machine/num_tries_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.490%)  route 0.424ns (69.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.314     2.055    state_machine/data_ready
    SLICE_X32Y52         FDCE                                         f  state_machine/num_tries_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.830     1.958    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  state_machine/num_tries_reg[31]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    state_machine/num_tries_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.926%)  route 0.505ns (73.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.395     2.136    state_machine/data_ready
    SLICE_X32Y49         FDCE                                         f  state_machine/num_tries_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.833     1.960    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X32Y49         FDCE                                         r  state_machine/num_tries_reg[18]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    state_machine/num_tries_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.670%)  route 0.511ns (73.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.402     2.143    state_machine/data_ready
    SLICE_X31Y48         FDCE                                         f  state_machine/num_tries_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.833     1.960    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  state_machine/num_tries_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    state_machine/num_tries_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.670%)  route 0.511ns (73.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.402     2.143    state_machine/data_ready
    SLICE_X31Y48         FDCE                                         f  state_machine/num_tries_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.833     1.960    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  state_machine/num_tries_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    state_machine/num_tries_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.670%)  route 0.511ns (73.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.562     1.445    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  state_machine/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     1.696    state_machine/current_state_reg[2]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.741 f  state_machine/dictionary_i_1/O
                         net (fo=205, routed)         0.402     2.143    state_machine/data_ready
    SLICE_X31Y48         FDCE                                         f  state_machine/num_tries_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.833     1.960    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  state_machine/num_tries_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    state_machine/num_tries_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.519    





