Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 26 11:31:23 2021
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.615        0.000                      0                 3738        0.058        0.000                      0                 3738        4.020        0.000                       0                  1532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.615        0.000                      0                 3738        0.058        0.000                      0                 3738        4.020        0.000                       0                  1532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 4.257ns (58.360%)  route 3.037ns (41.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[22]
                         net (fo=2, routed)           1.371     8.440    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[22]
    SLICE_X22Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_80/O
                         net (fo=1, routed)           0.901     9.465    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_80_n_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.589 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_34/O
                         net (fo=1, routed)           0.766    10.355    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[4]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 4.257ns (58.624%)  route 3.005ns (41.376%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[23]
                         net (fo=2, routed)           1.353     8.422    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[23]
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.546 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_79/O
                         net (fo=1, routed)           0.954     9.501    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_79_n_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.625 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_33/O
                         net (fo=1, routed)           0.697    10.322    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[5]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 4.257ns (59.063%)  route 2.951ns (40.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[29]
                         net (fo=2, routed)           1.294     8.364    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[29]
    SLICE_X22Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.488 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_73/O
                         net (fo=1, routed)           0.911     9.398    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_73_n_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.522 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_27/O
                         net (fo=1, routed)           0.746    10.268    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[11]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 4.257ns (59.217%)  route 2.932ns (40.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[31]
                         net (fo=2, routed)           1.225     8.294    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[31]
    SLICE_X26Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_71/O
                         net (fo=1, routed)           1.021     9.439    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_71_n_3
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.563 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_25/O
                         net (fo=1, routed)           0.686    10.249    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[13]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.257ns (59.256%)  route 2.927ns (40.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[28]
                         net (fo=2, routed)           1.378     8.448    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[28]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.572 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_74/O
                         net (fo=1, routed)           0.904     9.475    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_74_n_3
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.599 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_28/O
                         net (fo=1, routed)           0.645    10.245    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[10]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 4.257ns (59.627%)  route 2.882ns (40.373%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[27]
                         net (fo=2, routed)           1.352     8.422    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[27]
    SLICE_X23Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.546 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_75/O
                         net (fo=1, routed)           0.915     9.461    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_75_n_3
    SLICE_X10Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.585 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_29/O
                         net (fo=1, routed)           0.615    10.200    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[9]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 4.257ns (59.661%)  route 2.878ns (40.339%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[18]
                         net (fo=2, routed)           1.190     8.260    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[18]
    SLICE_X23Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.384 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_84/O
                         net (fo=1, routed)           0.958     9.341    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_84_n_3
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124     9.465 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_38/O
                         net (fo=1, routed)           0.731    10.196    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIBDI[0]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.539    12.731    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    11.970    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 4.257ns (59.862%)  route 2.854ns (40.138%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[1]
                         net (fo=2, routed)           1.192     8.262    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[1]
    SLICE_X26Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_69/O
                         net (fo=1, routed)           1.021     9.407    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_69_n_3
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.531 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_23/O
                         net (fo=1, routed)           0.641    10.172    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIADI[1]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.542    12.734    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    11.973    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 4.257ns (59.968%)  route 2.842ns (40.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[0]
                         net (fo=2, routed)           1.436     8.505    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[0]
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_70/O
                         net (fo=1, routed)           0.748     9.377    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_70_n_3
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.501 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_24/O
                         net (fo=1, routed)           0.659    10.159    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIADI[0]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.542    12.734    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    11.973    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 4.257ns (60.016%)  route 2.836ns (39.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.753     3.061    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     7.070 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/p/P[5]
                         net (fo=2, routed)           1.296     8.366    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/grp_fu_395_p3[5]
    SLICE_X22Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.490 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_65/O
                         net (fo=1, routed)           0.901     9.391    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_65_n_3
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.515 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_maccud_U2/NeuralNetwork_maccud_DSP48_0_U/ram_reg_i_19/O
                         net (fo=1, routed)           0.639    10.154    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/DIADI[5]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        1.542    12.734    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ap_clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    11.973    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  1.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.566     0.907    design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/ap_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[9]/Q
                         net (fo=1, routed)           0.115     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X12Y42         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y42         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.566     0.907    design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/ap_clk
    SLICE_X11Y45         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[26]/Q
                         net (fo=1, routed)           0.116     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X10Y45         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y45         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X10Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.868%)  route 0.189ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.260    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.217%)  route 0.194ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.265    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.217%)  route 0.234ns (58.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.234     1.320    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.418%)  route 0.242ns (59.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.242     1.328    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.585     0.926    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.154     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.312%)  route 0.270ns (65.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.270     1.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][17]
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.063     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.520%)  route 0.176ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.176     1.241    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1533, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y50   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y35   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



