TRACE::2022-07-18.14:04:59::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:04:59::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:04:59::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:04:59::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:04:59::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:04:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:04:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-18.14:05:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-18.14:05:01::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2"
		}]
}
TRACE::2022-07-18.14:05:01::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-18.14:05:01::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-18.14:05:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-18.14:05:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:01::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:01::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:01::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:01::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-07-18.14:05:01::SCWPlatform::Generating the sources  .
TRACE::2022-07-18.14:05:01::SCWBDomain::Generating boot domain sources.
TRACE::2022-07-18.14:05:01::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:01::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:01::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-18.14:05:01::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::mss does not exists at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::Creating sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::Adding the swdes entry, created swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::Writing mss at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:01::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-18.14:05:01::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-18.14:05:01::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-18.14:05:01::SCWBDomain::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-18.14:05:10::SCWPlatform::Generating sources Done.
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-18.14:05:10::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-18.14:05:10::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-18.14:05:10::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:10::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:10::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:10::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-18.14:05:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-18.14:05:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:10::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::mss does not exists at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Creating sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Adding the swdes entry, created swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Writing mss at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:10::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-18.14:05:10::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-18.14:05:10::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-18.14:05:10::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-18.14:05:10::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-07-18.14:05:12::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:12::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-18.14:05:12::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-18.14:05:12::SCWPlatform::Started generating the artifacts platform conv_v2
TRACE::2022-07-18.14:05:12::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-18.14:05:12::SCWPlatform::Started generating the artifacts for system configuration conv_v2
LOG::2022-07-18.14:05:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-18.14:05:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-18.14:05:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-18.14:05:12::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-18.14:05:12::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-18.14:05:12::SCWSystem::Not a boot domain 
LOG::2022-07-18.14:05:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-18.14:05:12::SCWDomain::Generating domain artifcats
TRACE::2022-07-18.14:05:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-18.14:05:12::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/qemu/
TRACE::2022-07-18.14:05:12::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/standalone_domain/qemu/
TRACE::2022-07-18.14:05:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-18.14:05:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-18.14:05:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-18.14:05:12::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-18.14:05:12::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-18.14:05:12::SCWMssOS::Copying to export directory.
TRACE::2022-07-18.14:05:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-18.14:05:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-18.14:05:12::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-18.14:05:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-18.14:05:12::SCWSystem::Completed Processing the sysconfig conv_v2
LOG::2022-07-18.14:05:12::SCWPlatform::Completed generating the artifacts for system configuration conv_v2
TRACE::2022-07-18.14:05:12::SCWPlatform::Started preparing the platform 
TRACE::2022-07-18.14:05:12::SCWSystem::Writing the bif file for system config conv_v2
TRACE::2022-07-18.14:05:12::SCWSystem::dir created 
TRACE::2022-07-18.14:05:12::SCWSystem::Writing the bif 
TRACE::2022-07-18.14:05:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-18.14:05:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-18.14:05:12::SCWPlatform::Completed generating the platform
TRACE::2022-07-18.14:05:12::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:12::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:12::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:12::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:12::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-18.14:05:12::SCWPlatform::updated the xpfm file.
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:13::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:13::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:13::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:13::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:13::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:13::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-18.14:05:13::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:13::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:13::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:13::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-18.14:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:13::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-18.14:05:14::SCWPlatform::Clearing the existing platform
TRACE::2022-07-18.14:05:14::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-18.14:05:14::SCWBDomain::clearing the fsbl build
TRACE::2022-07-18.14:05:14::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:14::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:14::SCWSystem::Clearing the domains completed.
TRACE::2022-07-18.14:05:14::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-18.14:05:14::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:14::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:14::SCWPlatform::Removing the HwDB with name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:14::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWReader::Active system found as  conv_v2
TRACE::2022-07-18.14:05:17::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-18.14:05:17::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-18.14:05:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-18.14:05:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-18.14:05:17::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-18.14:05:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-18.14:05:17::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:17::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:17::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-18.14:05:17::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-18.14:05:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:17::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWReader::No isolation master present  
TRACE::2022-07-18.14:05:17::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-18.14:05:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-18.14:05:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:17::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-18.14:05:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-18.14:05:17::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:05:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:05:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:05:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-18.14:05:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:17::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:05:17::SCWReader::No isolation master present  
LOG::2022-07-18.14:05:45::SCWPlatform::Started generating the artifacts platform conv_v2
TRACE::2022-07-18.14:05:45::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-18.14:05:45::SCWPlatform::Started generating the artifacts for system configuration conv_v2
LOG::2022-07-18.14:05:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-18.14:05:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-18.14:05:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-18.14:05:45::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-18.14:05:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:05:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:05:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:05:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:05:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:05:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:05:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:05:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:05:45::SCWBDomain::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-18.14:05:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-18.14:05:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-18.14:05:45::SCWBDomain::System Command Ran  C:&  cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-18.14:05:46::SCWBDomain::make: Entering directory 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-18.14:05:46::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-18.14:05:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-18.14:05:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-18.14:05:46::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-18.14:05:46::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-18.14:05:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-18.14:05:46::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-18.14:05:46::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-18.14:05:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-18.14:05:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-18.14:05:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-18.14:05:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:05:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:05:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-18.14:05:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-18.14:05:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-18.14:05:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-18.14:05:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-18.14:05:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-18.14:05:47::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-18.14:05:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-18.14:05:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:47::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-18.14:05:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-18.14:05:48::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-18.14:05:48::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-18.14:05:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:05:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:05:49::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-18.14:05:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:49::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-18.14:05:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:50::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-18.14:05:50::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-18.14:05:50::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-18.14:05:50::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-18.14:05:50::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-18.14:05:50::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:50::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:50::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:05:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:05:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-18.14:05:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-18.14:05:50::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:50::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:05:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:05:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:50::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-18.14:05:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-18.14:05:50::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-18.14:05:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:05:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:05:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-18.14:05:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-18.14:05:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-18.14:05:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-18.14:05:51::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:05:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:05:51::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:05:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:05:51::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-18.14:05:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-18.14:05:51::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-18.14:05:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-18.14:05:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:52::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-18.14:05:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:53::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-18.14:05:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:05:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:05:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-18.14:05:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:56::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-18.14:05:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:05:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:05:57::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-18.14:05:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:05:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:05:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-18.14:05:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-18.14:05:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-18.14:05:57::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-18.14:05:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:05:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:05:58::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-18.14:05:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:05:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-18.14:05:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:05:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:05:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:08::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-18.14:06:08::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-18.14:06:08::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-18.14:06:08::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-18.14:06:08::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-18.14:06:08::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-18.14:06:08::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-18.14:06:08::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-07-18.14:06:08::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-07-18.14:06:08::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-07-18.14:06:08::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-07-18.14:06:08::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-07-18.14:06:08::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-07-18.14:06:08::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-07-18.14:06:08::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-07-18.14:06:08::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-07-18.14:06:08::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-07-18.14:06:08::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-07-18.14:06:08::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-07-18.14:06:08::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-07-18.14:06:08::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-07-18.14:06:08::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-07-18.14:06:08::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-07-18.14:06:08::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-07-18.14:06:08::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-07-18.14:06:08::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-07-18.14:06:08::SCWBDomain::o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-18.14:06:08::SCWBDomain::l_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xs
TRACE::2022-07-18.14:06:08::SCWBDomain::cuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o
TRACE::2022-07-18.14:06:08::SCWBDomain:: ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-07-18.14:06:08::SCWBDomain::.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty
TRACE::2022-07-18.14:06:08::SCWBDomain::.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2022-07-18.14:06:08::SCWBDomain::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-18.14:06:08::SCWBDomain::'Finished building libraries'

TRACE::2022-07-18.14:06:08::SCWBDomain::make: Leaving directory 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-18.14:06:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-18.14:06:08::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-18.14:06:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-18.14:06:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-18.14:06:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-18.14:06:09::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-18.14:06:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-18.14:06:09::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-18.14:06:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-18.14:06:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-18.14:06:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-18.14:06:10::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-18.14:06:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-18.14:06:10::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-18.14:06:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-18.14:06:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-18.14:06:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-18.14:06:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-18.14:06:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-18.14:06:11::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-18.14:06:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-18.14:06:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-18.14:06:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-18.14:06:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-18.14:06:12::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-18.14:06:12::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-18.14:06:12::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-18.14:06:12::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2022-07-18.14:06:12::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-18.14:06:13::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-18.14:06:13::SCWSystem::Not a boot domain 
LOG::2022-07-18.14:06:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-18.14:06:13::SCWDomain::Generating domain artifcats
TRACE::2022-07-18.14:06:13::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-18.14:06:13::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/qemu/
TRACE::2022-07-18.14:06:13::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/standalone_domain/qemu/
TRACE::2022-07-18.14:06:13::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-18.14:06:13::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:13::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:13::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:13::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:06:13::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:06:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:06:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:06:13::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:06:13::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:13::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-18.14:06:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-18.14:06:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-18.14:06:13::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-18.14:06:13::SCWMssOS::doing bsp build ... 
TRACE::2022-07-18.14:06:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-18.14:06:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-18.14:06:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-18.14:06:13::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-18.14:06:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-18.14:06:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-18.14:06:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-18.14:06:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-18.14:06:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-18.14:06:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-18.14:06:13::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-18.14:06:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-18.14:06:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:06:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:06:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-18.14:06:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:06:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:06:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:06:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:06:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-18.14:06:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:06:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:06:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:06:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:06:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:06:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:06:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:06:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:06:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-18.14:06:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-18.14:06:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:06:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:06:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:06:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:06:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-18.14:06:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-18.14:06:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:06:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:06:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:06:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:06:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-18.14:06:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-18.14:06:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-18.14:06:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-18.14:06:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-18.14:06:15::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-18.14:06:15::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-18.14:06:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-18.14:06:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-18.14:06:15::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-18.14:06:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:06:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:06:15::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-18.14:06:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:06:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:06:15::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-18.14:06:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:06:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:06:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-18.14:06:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-18.14:06:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-18.14:06:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-18.14:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:06:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:06:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-18.14:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:06:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:06:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-18.14:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:06:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:06:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-18.14:06:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-18.14:06:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-18.14:06:19::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-18.14:06:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:06:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:06:20::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-18.14:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:06:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:06:21::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-18.14:06:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-18.14:06:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-18.14:06:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-18.14:06:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-18.14:06:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-18.14:06:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-18.14:06:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-18.14:06:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-18.14:06:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-18.14:06:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-18.14:06:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-18.14:06:23::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-18.14:06:31::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-18.14:06:31::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-18.14:06:31::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-18.14:06:31::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-18.14:06:31::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-18.14:06:31::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-18.14:06:31::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-18.14:06:31::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-18.14:06:31::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-18.14:06:31::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-18.14:06:31::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-18.14:06:31::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-18.14:06:31::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-18.14:06:31::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-18.14:06:31::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-18.14:06:31::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-18.14:06:31::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-18.14:06:31::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-18.14:06:31::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-18.14:06:31::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-18.14:06:31::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-18.14:06:31::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-18.14:06:31::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-18.14:06:31::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-18.14:06:31::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-18.14:06:31::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-18.14:06:31::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuar
TRACE::2022-07-18.14:06:31::SCWMssOS::tps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-18.14:06:31::SCWMssOS::/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-07-18.14:06:31::SCWMssOS:: ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-07-18.14:06:31::SCWMssOS::.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty
TRACE::2022-07-18.14:06:31::SCWMssOS::.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2022-07-18.14:06:31::SCWMssOS::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-18.14:06:32::SCWMssOS::'Finished building libraries'

TRACE::2022-07-18.14:06:32::SCWMssOS::Copying to export directory.
TRACE::2022-07-18.14:06:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-18.14:06:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-18.14:06:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-18.14:06:33::SCWSystem::Completed Processing the sysconfig conv_v2
LOG::2022-07-18.14:06:33::SCWPlatform::Completed generating the artifacts for system configuration conv_v2
TRACE::2022-07-18.14:06:33::SCWPlatform::Started preparing the platform 
TRACE::2022-07-18.14:06:33::SCWSystem::Writing the bif file for system config conv_v2
TRACE::2022-07-18.14:06:33::SCWSystem::dir created 
TRACE::2022-07-18.14:06:33::SCWSystem::Writing the bif 
TRACE::2022-07-18.14:06:33::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-18.14:06:33::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-18.14:06:33::SCWPlatform::Completed generating the platform
TRACE::2022-07-18.14:06:33::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:06:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:06:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:06:33::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-18.14:06:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-18.14:06:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-18.14:06:33::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:06:33::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:06:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:06:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:06:33::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:06:33::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:06:33::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:06:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:06:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:06:33::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:06:33::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab7598",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-18.14:06:33::SCWPlatform::updated the xpfm file.
TRACE::2022-07-18.14:06:33::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-18.14:06:33::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-18.14:06:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-18.14:06:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-18.14:06:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-18.14:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-18.14:06:33::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-18.14:06:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-18.14:06:33::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:27::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:27::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWReader::Active system found as  conv_v2
TRACE::2022-07-19.14:49:31::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-19.14:49:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.14:49:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.14:49:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:31::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-19.14:49:31::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.14:49:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.14:49:31::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:31::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:49:31::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:31::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:49:31::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-19.14:49:31::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:49:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:49:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:49:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.14:49:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:49:32::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWReader::No isolation master present  
TRACE::2022-07-19.14:49:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.14:49:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.14:49:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:49:32::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.14:49:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.14:49:32::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:49:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:49:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:49:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.14:49:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:49:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:49:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:49:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-19.14:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:49:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:49:32::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:49:32::SCWReader::No isolation master present  
TRACE::2022-07-19.14:50:48::SCWPlatform::Clearing the existing platform
TRACE::2022-07-19.14:50:48::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-19.14:50:48::SCWBDomain::clearing the fsbl build
TRACE::2022-07-19.14:50:48::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:48::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:48::SCWSystem::Clearing the domains completed.
TRACE::2022-07-19.14:50:48::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-19.14:50:48::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:48::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:48::SCWPlatform::Removing the HwDB with name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:48::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWReader::Active system found as  conv_v2
TRACE::2022-07-19.14:50:51::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-19.14:50:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.14:50:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.14:50:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-19.14:50:51::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.14:50:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.14:50:51::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:50:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:50:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-19.14:50:51::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:50:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:50:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:50:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.14:50:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:50:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWReader::No isolation master present  
TRACE::2022-07-19.14:50:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.14:50:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.14:50:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:50:51::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.14:50:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.14:50:51::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:50:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:50:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:50:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.14:50:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:50:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:50:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:50:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:50:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:50:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:50:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:50:51::SCWReader::No isolation master present  
TRACE::2022-07-19.14:51:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:04::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.14:51:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:51:10::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:51:10::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-19.14:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:10::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:51:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:51:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:51:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.14:51:10::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:51:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:51:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:51:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.14:51:10::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:10::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:10::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.14:51:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-07-19.14:51:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.14:51:16::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:51:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.14:51:16::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:51:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-19.14:51:16::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-19.14:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:16::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:51:16::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:51:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:51:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:51:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-19.14:51:16::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-19.14:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:51:16::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:51:16::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:51:16::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab75981",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b8791",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-19.14:53:27::SCWPlatform::Started generating the artifacts platform conv_v2
TRACE::2022-07-19.14:53:27::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-19.14:53:27::SCWPlatform::Started generating the artifacts for system configuration conv_v2
LOG::2022-07-19.14:53:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-19.14:53:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-19.14:53:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-19.14:53:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-19.14:53:27::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-19.14:53:27::SCWSystem::Not a boot domain 
LOG::2022-07-19.14:53:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-19.14:53:27::SCWDomain::Generating domain artifcats
TRACE::2022-07-19.14:53:27::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-19.14:53:27::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/qemu/
TRACE::2022-07-19.14:53:27::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/standalone_domain/qemu/
TRACE::2022-07-19.14:53:27::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-19.14:53:28::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:53:28::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:53:28::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:53:28::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:53:28::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:53:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:53:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-19.14:53:28::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-19.14:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:53:28::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:53:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:53:28::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:53:28::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-19.14:53:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:53:29::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-07-19.14:53:34::SCWMssOS::doing bsp build ... 
TRACE::2022-07-19.14:53:34::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-19.14:53:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-19.14:53:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-19.14:53:35::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-19.14:53:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-19.14:53:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-19.14:53:35::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-19.14:53:35::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.14:53:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.14:53:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.14:53:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.14:53:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.14:53:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.14:53:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.14:53:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.14:53:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.14:53:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.14:53:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.14:53:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.14:53:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.14:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.14:53:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.14:53:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.14:53:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.14:53:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.14:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-19.14:53:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-19.14:53:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.14:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.14:53:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.14:53:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.14:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.14:53:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.14:53:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.14:53:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.14:53:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.14:53:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.14:53:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.14:53:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.14:53:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.14:53:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.14:53:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.14:53:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.14:53:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.14:53:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.14:53:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-19.14:53:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-19.14:53:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.14:53:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.14:53:38::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.14:53:38::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.14:53:38::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.14:53:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.14:53:38::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.14:53:38::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.14:53:38::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.14:53:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.14:53:38::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.14:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.14:53:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.14:53:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.14:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.14:53:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.14:53:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.14:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.14:53:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.14:53:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.14:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.14:53:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.14:53:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.14:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.14:53:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.14:53:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.14:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.14:53:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.14:53:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.14:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.14:53:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.14:53:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.14:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.14:53:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.14:53:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.14:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.14:53:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.14:53:50::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.14:53:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.14:53:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.14:54:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-19.14:54:02::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-19.14:54:03::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-19.14:54:03::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-19.14:54:03::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-19.14:54:03::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-19.14:54:03::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-19.14:54:03::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-19.14:54:03::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-19.14:54:03::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-19.14:54:03::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-19.14:54:03::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-19.14:54:03::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-19.14:54:03::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-19.14:54:03::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-19.14:54:03::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-19.14:54:03::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-19.14:54:03::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-19.14:54:03::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-19.14:54:03::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-19.14:54:03::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-19.14:54:03::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-19.14:54:03::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-19.14:54:03::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-19.14:54:03::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-19.14:54:03::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-19.14:54:03::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuar
TRACE::2022-07-19.14:54:03::SCWMssOS::tps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-19.14:54:03::SCWMssOS::/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-07-19.14:54:03::SCWMssOS:: ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-07-19.14:54:03::SCWMssOS::.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty
TRACE::2022-07-19.14:54:03::SCWMssOS::.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2022-07-19.14:54:03::SCWMssOS::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-19.14:54:03::SCWMssOS::'Finished building libraries'

TRACE::2022-07-19.14:54:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-19.14:54:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-19.14:54:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-19.14:54:04::SCWSystem::Completed Processing the sysconfig conv_v2
LOG::2022-07-19.14:54:04::SCWPlatform::Completed generating the artifacts for system configuration conv_v2
TRACE::2022-07-19.14:54:04::SCWPlatform::Started preparing the platform 
TRACE::2022-07-19.14:54:04::SCWSystem::Writing the bif file for system config conv_v2
TRACE::2022-07-19.14:54:04::SCWSystem::dir created 
TRACE::2022-07-19.14:54:04::SCWSystem::Writing the bif 
TRACE::2022-07-19.14:54:04::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-19.14:54:04::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-19.14:54:04::SCWPlatform::Completed generating the platform
TRACE::2022-07-19.14:54:04::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.14:54:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.14:54:04::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:54:04::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.14:54:04::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.14:54:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:54:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:54:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-19.14:54:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-19.14:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:54:04::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:54:04::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:54:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:54:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-19.14:54:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-19.14:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:54:04::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:54:04::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5b35c0152cd95d7b7c5146a93fab75981",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"dc538f5edfae2c4c3b2ca73fc8c8b879",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-19.14:54:04::SCWPlatform::updated the xpfm file.
TRACE::2022-07-19.14:54:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.14:54:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.14:54:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.14:54:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-19.14:54:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-19.14:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.14:54:04::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.14:54:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.14:54:04::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:22::SCWPlatform::Clearing the existing platform
TRACE::2022-07-19.15:45:22::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-19.15:45:22::SCWBDomain::clearing the fsbl build
TRACE::2022-07-19.15:45:22::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:22::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:22::SCWSystem::Clearing the domains completed.
TRACE::2022-07-19.15:45:22::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-19.15:45:22::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:22::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:22::SCWPlatform::Removing the HwDB with name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:22::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWReader::Active system found as  conv_v2
TRACE::2022-07-19.15:45:29::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-19.15:45:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.15:45:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.15:45:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-19.15:45:29::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.15:45:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.15:45:29::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:45:29::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:45:29::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-19.15:45:29::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:45:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:45:29::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:45:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.15:45:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:45:29::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWReader::No isolation master present  
TRACE::2022-07-19.15:45:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.15:45:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.15:45:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:45:29::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.15:45:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.15:45:29::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:45:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:45:29::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:45:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.15:45:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:45:29::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:45:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-19.15:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:45:29::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:45:29::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:45:29::SCWReader::No isolation master present  
TRACE::2022-07-19.15:46:25::SCWPlatform::Clearing the existing platform
TRACE::2022-07-19.15:46:25::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-19.15:46:25::SCWBDomain::clearing the fsbl build
TRACE::2022-07-19.15:46:25::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:25::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:25::SCWSystem::Clearing the domains completed.
TRACE::2022-07-19.15:46:25::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-19.15:46:25::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:25::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:25::SCWPlatform::Removing the HwDB with name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:25::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWReader::Active system found as  conv_v2
TRACE::2022-07-19.15:46:32::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-19.15:46:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.15:46:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.15:46:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-19.15:46:32::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.15:46:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.15:46:32::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:32::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:32::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-19.15:46:32::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:46:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:46:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:46:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.15:46:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:32::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWReader::No isolation master present  
TRACE::2022-07-19.15:46:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.15:46:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.15:46:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:32::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.15:46:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.15:46:32::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:46:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:46:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:46:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.15:46:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:32::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:32::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:32::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:32::SCWReader::No isolation master present  
TRACE::2022-07-19.15:46:36::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:36::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:36::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.15:46:36::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:49::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:46:49::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-19.15:46:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:46:49::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:46:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:46:49::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:46:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.15:46:49::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:46:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:46:49::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:46:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.15:46:49::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:46:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:46:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:46:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:46:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.15:47:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2022-07-19.15:47:03::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.15:47:03::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:47:03::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.15:47:03::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:47:03::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:47:03::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:47:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-19.15:47:03::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-19.15:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:47:03::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:47:03::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:47:03::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:47:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-19.15:47:03::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-19.15:47:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:47:03::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:47:03::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:03::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"9f2e710e69cd1800d3ad2a34ecdb79611",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7a068812eb5b2e08b18d88a68d08c4891",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-19.15:47:22::SCWPlatform::Started generating the artifacts platform conv_v2
TRACE::2022-07-19.15:47:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-19.15:47:23::SCWPlatform::Started generating the artifacts for system configuration conv_v2
LOG::2022-07-19.15:47:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-19.15:47:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-19.15:47:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-19.15:47:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-19.15:47:23::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-19.15:47:23::SCWSystem::Not a boot domain 
LOG::2022-07-19.15:47:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-19.15:47:23::SCWDomain::Generating domain artifcats
TRACE::2022-07-19.15:47:23::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-19.15:47:23::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/qemu/
TRACE::2022-07-19.15:47:23::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/standalone_domain/qemu/
TRACE::2022-07-19.15:47:23::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-19.15:47:23::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:23::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:23::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:23::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:47:23::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:47:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-19.15:47:23::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-19.15:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:47:23::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:47:23::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:23::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-19.15:47:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:24::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-07-19.15:47:29::SCWMssOS::doing bsp build ... 
TRACE::2022-07-19.15:47:29::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-19.15:47:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-19.15:47:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-19.15:47:29::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-19.15:47:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-19.15:47:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-19.15:47:30::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-19.15:47:30::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.15:47:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.15:47:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.15:47:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.15:47:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.15:47:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.15:47:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.15:47:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.15:47:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.15:47:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.15:47:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.15:47:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.15:47:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.15:47:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.15:47:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.15:47:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.15:47:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.15:47:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-19.15:47:31::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-19.15:47:31::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.15:47:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.15:47:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.15:47:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.15:47:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.15:47:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.15:47:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.15:47:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.15:47:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.15:47:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.15:47:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.15:47:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.15:47:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.15:47:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.15:47:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.15:47:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.15:47:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.15:47:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.15:47:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.15:47:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-19.15:47:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-19.15:47:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.15:47:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.15:47:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.15:47:33::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.15:47:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.15:47:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.15:47:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.15:47:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.15:47:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.15:47:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.15:47:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.15:47:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.15:47:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.15:47:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.15:47:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.15:47:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.15:47:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.15:47:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.15:47:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.15:47:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.15:47:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.15:47:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.15:47:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.15:47:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.15:47:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.15:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.15:47:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.15:47:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.15:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.15:47:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.15:47:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.15:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.15:47:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.15:47:42::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.15:47:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.15:47:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.15:47:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.15:47:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.15:47:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.15:47:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.15:47:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.15:47:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.15:47:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.15:47:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.15:47:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.15:47:45::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.15:47:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-19.15:47:58::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-19.15:47:58::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-19.15:47:58::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-19.15:47:58::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-19.15:47:58::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-19.15:47:58::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-19.15:47:58::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-19.15:47:58::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-19.15:47:58::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-19.15:47:58::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-19.15:47:58::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-19.15:47:58::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-19.15:47:58::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-19.15:47:58::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-19.15:47:58::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-19.15:47:58::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-19.15:47:58::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-19.15:47:58::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-19.15:47:58::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-19.15:47:58::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-19.15:47:58::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-19.15:47:58::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-19.15:47:58::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-19.15:47:58::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-19.15:47:58::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-19.15:47:58::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuar
TRACE::2022-07-19.15:47:58::SCWMssOS::tps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-19.15:47:58::SCWMssOS::/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-07-19.15:47:58::SCWMssOS:: ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-07-19.15:47:58::SCWMssOS::.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty
TRACE::2022-07-19.15:47:58::SCWMssOS::.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2022-07-19.15:47:58::SCWMssOS::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-19.15:47:59::SCWMssOS::'Finished building libraries'

TRACE::2022-07-19.15:47:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-19.15:47:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-19.15:47:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-19.15:47:59::SCWSystem::Completed Processing the sysconfig conv_v2
LOG::2022-07-19.15:47:59::SCWPlatform::Completed generating the artifacts for system configuration conv_v2
TRACE::2022-07-19.15:47:59::SCWPlatform::Started preparing the platform 
TRACE::2022-07-19.15:47:59::SCWSystem::Writing the bif file for system config conv_v2
TRACE::2022-07-19.15:47:59::SCWSystem::dir created 
TRACE::2022-07-19.15:47:59::SCWSystem::Writing the bif 
TRACE::2022-07-19.15:47:59::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-19.15:47:59::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-19.15:47:59::SCWPlatform::Completed generating the platform
TRACE::2022-07-19.15:47:59::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.15:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.15:47:59::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:47:59::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.15:47:59::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.15:47:59::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:47:59::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-19.15:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-19.15:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:47:59::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:47:59::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:47:59::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:47:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-19.15:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-19.15:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:47:59::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:47:59::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:47:59::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"9f2e710e69cd1800d3ad2a34ecdb79611",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7a068812eb5b2e08b18d88a68d08c489",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-19.15:47:59::SCWPlatform::updated the xpfm file.
TRACE::2022-07-19.15:48:00::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:48:00::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:48:00::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:48:00::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.15:48:00::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.15:48:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.15:48:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-19.15:48:00::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-19.15:48:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.15:48:00::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.15:48:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.15:48:00::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:31::SCWPlatform::Clearing the existing platform
TRACE::2022-07-19.16:22:31::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-19.16:22:31::SCWBDomain::clearing the fsbl build
TRACE::2022-07-19.16:22:31::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:31::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:31::SCWSystem::Clearing the domains completed.
TRACE::2022-07-19.16:22:31::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-19.16:22:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:31::SCWPlatform::Removing the HwDB with name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.16:22:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWReader::Active system found as  conv_v2
TRACE::2022-07-19.16:22:44::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-19.16:22:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.16:22:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.16:22:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:44::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:44::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:44::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:44::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:44::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-19.16:22:44::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:44::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:44::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:44::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.16:22:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.16:22:45::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:22:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:22:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-19.16:22:45::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.16:22:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.16:22:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:22:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.16:22:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:22:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWReader::No isolation master present  
TRACE::2022-07-19.16:22:45::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.16:22:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.16:22:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:22:45::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.16:22:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.16:22:45::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.16:22:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.16:22:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:22:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.16:22:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:22:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:22:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:22:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:22:45::SCWReader::No isolation master present  
TRACE::2022-07-19.16:22:48::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:48::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:48::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.16:22:48::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:22:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:23:04::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:23:04::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2022-07-19.16:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:04::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.16:23:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.16:23:04::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:23:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.16:23:04::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.16:23:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.16:23:04::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:23:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.16:23:04::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:04::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:04::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.16:23:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2022-07-19.16:23:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.16:23:16::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:23:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.16:23:16::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:23:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-19.16:23:16::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-19.16:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:16::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:23:16::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:23:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-19.16:23:17::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-19.16:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:23:17::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:17::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"9f2e710e69cd1800d3ad2a34ecdb79611",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7a068812eb5b2e08b18d88a68d08c4891",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-19.16:23:51::SCWPlatform::Started generating the artifacts platform conv_v2
TRACE::2022-07-19.16:23:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-19.16:23:51::SCWPlatform::Started generating the artifacts for system configuration conv_v2
LOG::2022-07-19.16:23:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-19.16:23:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-19.16:23:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-19.16:23:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-19.16:23:51::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-19.16:23:51::SCWSystem::Not a boot domain 
LOG::2022-07-19.16:23:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-19.16:23:51::SCWDomain::Generating domain artifcats
TRACE::2022-07-19.16:23:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-19.16:23:51::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/qemu/
TRACE::2022-07-19.16:23:51::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/standalone_domain/qemu/
TRACE::2022-07-19.16:23:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-19.16:23:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:23:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:23:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-19.16:23:51::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-19.16:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:23:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:23:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:51::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-19.16:23:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:23:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-07-19.16:23:56::SCWMssOS::doing bsp build ... 
TRACE::2022-07-19.16:23:56::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-19.16:23:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-19.16:23:57::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-19.16:23:57::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-19.16:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.16:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-19.16:23:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-19.16:23:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-19.16:23:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-19.16:23:58::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.16:23:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.16:23:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.16:23:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.16:23:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.16:23:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.16:23:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.16:23:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.16:23:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.16:23:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.16:23:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.16:23:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.16:23:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.16:23:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.16:23:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-19.16:23:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-19.16:23:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.16:23:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.16:23:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.16:23:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.16:23:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.16:23:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.16:23:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.16:23:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.16:23:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.16:23:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.16:23:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:23:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.16:23:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.16:23:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-19.16:24:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-19.16:24:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.16:24:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.16:24:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.16:24:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.16:24:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.16:24:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.16:24:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.16:24:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.16:24:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.16:24:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.16:24:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.16:24:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.16:24:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.16:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.16:24:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.16:24:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.16:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.16:24:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.16:24:04::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.16:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.16:24:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.16:24:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.16:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.16:24:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.16:24:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.16:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.16:24:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.16:24:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.16:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.16:24:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.16:24:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.16:24:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.16:24:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.16:24:11::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.16:24:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.16:24:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.16:24:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.16:24:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.16:24:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.16:24:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.16:24:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-19.16:24:25::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-19.16:24:25::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-19.16:24:25::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-19.16:24:25::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-19.16:24:25::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-19.16:24:25::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-19.16:24:25::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-19.16:24:25::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-19.16:24:25::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-19.16:24:25::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-19.16:24:25::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-19.16:24:25::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-19.16:24:25::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-19.16:24:25::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-19.16:24:25::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-19.16:24:25::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-19.16:24:25::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-19.16:24:25::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-19.16:24:25::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-19.16:24:25::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-19.16:24:25::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-19.16:24:25::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-19.16:24:25::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-19.16:24:25::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-19.16:24:25::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-19.16:24:25::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuar
TRACE::2022-07-19.16:24:25::SCWMssOS::tps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-19.16:24:25::SCWMssOS::/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-07-19.16:24:25::SCWMssOS:: ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-07-19.16:24:25::SCWMssOS::.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty
TRACE::2022-07-19.16:24:25::SCWMssOS::.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2022-07-19.16:24:25::SCWMssOS::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-19.16:24:26::SCWMssOS::'Finished building libraries'

TRACE::2022-07-19.16:24:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-19.16:24:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-19.16:24:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-19.16:24:26::SCWSystem::Completed Processing the sysconfig conv_v2
LOG::2022-07-19.16:24:26::SCWPlatform::Completed generating the artifacts for system configuration conv_v2
TRACE::2022-07-19.16:24:26::SCWPlatform::Started preparing the platform 
TRACE::2022-07-19.16:24:26::SCWSystem::Writing the bif file for system config conv_v2
TRACE::2022-07-19.16:24:26::SCWSystem::dir created 
TRACE::2022-07-19.16:24:26::SCWSystem::Writing the bif 
TRACE::2022-07-19.16:24:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-19.16:24:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-19.16:24:26::SCWPlatform::Completed generating the platform
TRACE::2022-07-19.16:24:26::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.16:24:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.16:24:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:24:26::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.16:24:26::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.16:24:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:24:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:24:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-19.16:24:26::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-19.16:24:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:24:26::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:24:26::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:24:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:24:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-19.16:24:26::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-19.16:24:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:24:26::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:24:26::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:24:26::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"9f2e710e69cd1800d3ad2a34ecdb79611",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7a068812eb5b2e08b18d88a68d08c489",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-19.16:24:26::SCWPlatform::updated the xpfm file.
TRACE::2022-07-19.16:24:27::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:27::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:27::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:27::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.16:24:27::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.16:24:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.16:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-19.16:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-19.16:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.16:24:27::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.16:24:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.16:24:27::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:11::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:11::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:11::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:11::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:11::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.17:00:18::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-07-19.17:00:18::SCWReader::Active system found as  conv_v2
TRACE::2022-07-19.17:00:18::SCWReader::Handling sysconfig conv_v2
TRACE::2022-07-19.17:00:18::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.17:00:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.17:00:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.17:00:18::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:18::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:18::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:18::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:18::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-19.17:00:19::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.17:00:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.17:00:19::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-19.17:00:19::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.17:00:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.17:00:19::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:00:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.17:00:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWReader::No isolation master present  
TRACE::2022-07-19.17:00:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-19.17:00:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-19.17:00:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:19::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.17:00:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-19.17:00:19::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.17:00:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.17:00:19::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:00:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-19.17:00:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:19::SCWReader::No isolation master present  
TRACE::2022-07-19.17:00:22::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:22::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:22::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.17:00:22::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:30::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:30::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-19.17:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:30::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.17:00:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.17:00:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:00:30::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-19.17:00:30::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.17:00:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.17:00:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:00:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-19.17:00:30::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:30::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:30::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-19.17:00:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-19.17:00:39::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-19.17:00:39::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:00:39::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.17:00:39::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:00:39::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:39::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-19.17:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-19.17:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:39::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:39::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:39::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-19.17:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-19.17:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:39::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:39::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:39::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"9f2e710e69cd1800d3ad2a34ecdb79611",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7a068812eb5b2e08b18d88a68d08c4891",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-19.17:00:47::SCWPlatform::Started generating the artifacts platform conv_v2
TRACE::2022-07-19.17:00:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-19.17:00:48::SCWPlatform::Started generating the artifacts for system configuration conv_v2
LOG::2022-07-19.17:00:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-19.17:00:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-19.17:00:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-19.17:00:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-19.17:00:48::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-19.17:00:48::SCWSystem::Not a boot domain 
LOG::2022-07-19.17:00:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-19.17:00:48::SCWDomain::Generating domain artifcats
TRACE::2022-07-19.17:00:48::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-19.17:00:48::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/qemu/
TRACE::2022-07-19.17:00:48::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/resources/conv_v2/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/sw/conv_v2/standalone_domain/qemu/
TRACE::2022-07-19.17:00:48::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-19.17:00:48::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:48::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:48::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:48::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:00:48::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:00:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-19.17:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-19.17:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:00:48::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:00:48::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:48::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-19.17:00:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:00:49::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-07-19.17:00:52::SCWMssOS::doing bsp build ... 
TRACE::2022-07-19.17:00:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-19.17:00:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-19.17:00:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-19.17:00:52::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-19.17:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.17:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-19.17:00:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-19.17:00:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.17:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-19.17:00:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-19.17:00:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.17:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.17:00:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.17:00:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.17:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.17:00:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.17:00:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.17:00:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.17:00:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.17:00:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.17:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.17:00:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.17:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.17:00:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.17:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.17:00:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-19.17:00:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-19.17:00:53::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.17:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.17:00:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.17:00:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.17:00:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.17:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.17:00:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.17:00:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.17:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.17:00:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.17:00:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.17:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.17:00:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.17:00:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.17:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-19.17:00:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-19.17:00:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-19.17:00:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-19.17:00:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-19.17:00:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-19.17:00:55::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.17:00:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.17:00:55::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.17:00:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.17:00:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.17:00:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.17:00:55::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.17:00:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.17:00:55::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-19.17:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.17:00:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.17:00:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-19.17:00:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.17:00:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.17:00:56::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:00:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-19.17:00:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.17:00:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.17:00:57::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-19.17:01:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-19.17:01:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-19.17:01:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-19.17:01:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.17:01:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.17:01:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-19.17:01:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.17:01:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.17:01:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-19.17:01:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-19.17:01:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-19.17:01:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-19.17:01:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-19.17:01:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-19.17:01:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-19.17:01:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-19.17:01:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-19.17:01:04::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-19.17:01:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-19.17:01:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-19.17:01:05::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-19.17:01:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-19.17:01:15::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-19.17:01:15::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-19.17:01:15::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-19.17:01:15::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-19.17:01:15::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-19.17:01:15::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-19.17:01:15::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-19.17:01:15::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-19.17:01:15::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-19.17:01:15::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-19.17:01:15::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-19.17:01:15::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-19.17:01:15::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-19.17:01:15::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-19.17:01:15::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-19.17:01:15::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-19.17:01:15::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-19.17:01:15::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-19.17:01:15::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-19.17:01:15::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-19.17:01:15::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-19.17:01:15::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-19.17:01:15::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-19.17:01:15::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-19.17:01:15::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-19.17:01:15::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuar
TRACE::2022-07-19.17:01:15::SCWMssOS::tps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-19.17:01:15::SCWMssOS::/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-07-19.17:01:15::SCWMssOS:: ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-07-19.17:01:15::SCWMssOS::.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty
TRACE::2022-07-19.17:01:15::SCWMssOS::.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2022-07-19.17:01:15::SCWMssOS::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-19.17:01:16::SCWMssOS::'Finished building libraries'

TRACE::2022-07-19.17:01:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-19.17:01:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-19.17:01:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-19.17:01:16::SCWSystem::Completed Processing the sysconfig conv_v2
LOG::2022-07-19.17:01:16::SCWPlatform::Completed generating the artifacts for system configuration conv_v2
TRACE::2022-07-19.17:01:16::SCWPlatform::Started preparing the platform 
TRACE::2022-07-19.17:01:16::SCWSystem::Writing the bif file for system config conv_v2
TRACE::2022-07-19.17:01:16::SCWSystem::dir created 
TRACE::2022-07-19.17:01:16::SCWSystem::Writing the bif 
TRACE::2022-07-19.17:01:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-19.17:01:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-19.17:01:16::SCWPlatform::Completed generating the platform
TRACE::2022-07-19.17:01:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-19.17:01:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-19.17:01:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:01:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-19.17:01:16::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-19.17:01:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:01:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:01:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-19.17:01:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-19.17:01:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:01:16::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:01:16::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:01:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:01:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-19.17:01:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-19.17:01:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:01:16::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:01:16::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:01:16::SCWWriter::formatted JSON is {
	"platformName":	"conv_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_v2",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_v2",
	"systems":	[{
			"systemName":	"conv_v2",
			"systemDesc":	"conv_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"9f2e710e69cd1800d3ad2a34ecdb79611",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_v2/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_v2/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7a068812eb5b2e08b18d88a68d08c489",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-19.17:01:16::SCWPlatform::updated the xpfm file.
TRACE::2022-07-19.17:01:17::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:17::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:17::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:17::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw
TRACE::2022-07-19.17:01:17::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/hw/design_1_wrapper.xsa
TRACE::2022-07-19.17:01:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-19.17:01:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-19.17:01:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-19.17:01:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-19.17:01:17::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-19.17:01:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-19.17:01:17::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
