# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/mv_avg.v" \
"../../../../../src/mv_avg_dual_ch.v" \
"../../../../../unit_test/mv_avg/mv_avg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
