Paul H. Bardell , William H. McAnney , Jacob Savir, Built-in test for VLSI: pseudorandom techniques, Wiley-Interscience, New York, NY, 1987
Swarup Bhunia , Hamid Mahmoodi , Debjyoti Ghosh , Saibal Mukhopadhyay , Kaushik Roy, Low-power scan design using first-level supply gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.3, p.384-395, March 2005[doi>10.1109/TVLSI.2004.842885]
Y. Bonhomme , P. Girard , C. Landrault , S. Pravossoudovitch, Power Driven Chaining of Flip-Flops in Scan Architectures, Proceedings of the 2002 IEEE International Test Conference, p.796, October 07-10, 2002
Yannick Bonhomme , Patrick Girard , Loïs Guiller , Christian Landrault , Serge Pravossoudovitch , Arnaud Virazel, A Gated Clock Scheme for Low Power Testing of Logic Cores, Journal of Electronic Testing: Theory and Applications, v.22 n.1, p.89-99, February  2006[doi>10.1007/s10836-006-6259-1]
Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
Dabholkar, V. and Chakravarty, S. 1994. Two techniques for minimizing power dissipation in scan circuits during test application. In Proceedings of IEEE Asian Test Symposium. 324--329.
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
Mohammed Elshoukry , Mohammad Tehranipoor , C. P. Ravikumar, A critical-path-aware partial gating approach for test power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.17-es, April 2007[doi>10.1145/1230800.1230809]
Stefan Gerstendörfer , Hans-Joachim Wunderlich, Minimized Power Consumption for Scan-Based BIST, Journal of Electronic Testing: Theory and Applications, v.16 n.3, p.203-212, June 2000[doi>10.1023/A:1008383013319]
Girard, P., Landrault, C., Pravossoudovitch, S., and Severac, D. 1998. Reducing power consumption during test application by test vector ordering. In Proceedings of the IEEE International Symposium on Circuits and System. 296--299.
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
X. Kavousianos , E. Kalligeros , D. Nikolos, Multilevel Huffman Coding: An Efficient Test-Data Compression Method for IP Cores, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.6, p.1070-1083, June 2007[doi>10.1109/TCAD.2006.885830]
Nitin Parimi , Xiaoling Sun, Toggle-Masking for Test-per-Scan VLSI Circuits, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.332-338, October 10-13, 2004
Remersaro, S., Lin, X., Zhang, Z., Reddy, S., Pomeranz, I., and Rajski, J. 2006. Preferred fill: A scalable method to reduce capture power for scan based designs. In Proceedings of the International Test Conference. 32.2.1--32.2.10.
Ranganathan Sankaralingam , Nur A. Touba, Inserting Test Points to Control Peak Power During Scan Testing, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.138-146, November 06-08, 2002
Jayashree Saxena , Kenneth M. Butler , Lee Whetsel., An analysis of power reduction techniques in scan testing, Proceedings of the IEEE International Test Conference 2001, p.670-677, October 30-November 01, 2001
Shervin Sharifi , Javid Jaffari , Mohammad Hosseinabady , Ali Afzali-Kusha , Zainalabedin Navabi, Simultaneous Reduction of Dynamic and Static Power in Scan Structures, Proceedings of the conference on Design, Automation and Test in Europe, p.846-851, March 07-11, 2005[doi>10.1109/DATE.2005.270]
Ozgur Sinanoglu , Ismet Bayraktaroglu , Alex Orailoglu, Scan Power Reduction Through Test Data Transition Frequency Analysis, Proceedings of the 2002 IEEE International Test Conference, p.844, October 07-10, 2002
Seongmoon Wang , S. K. Gupta, An automatic test pattern generator for minimizing switching activity during scan testing activity, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.8, p.954-968, November 2006[doi>10.1109/TCAD.2002.800460]
Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
Xiaodong Zhang , Kaushik Roy, Power Reduction in Test-Per-Scan BIST, Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW), p.133, July 03-05, 2000
