# Digital Design, Design Verification, and Physical Design of an Industry Standard UART


This project presents the design, verification, and synthesis of an industry-standard UART (Universal Asynchronous Receiver Transmitter) module. The focus is on digital design principles, functional verification, and physical implementation using Verilog.

# Code

You can find the verilog code & Testbench for each module. The code is organized and documented to facilitate easy understanding

## Block Diagram
<img src="UART.png" />

## State Diagrams

You can find the verilog code & Testbench for each module. The code is organized and documented to facilitate easy understanding

<img src="TX.png" />
<img src="RX.png" />
<img src="FIFO1.png" />
<img src="FIFO2.png" />

## Results

<img src="result1.png" />
<img src="result2.png" />
<img src="result3.png" />









