{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "25ee21bb-473e-464a-b757-0fe10252c1d8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "input_dim: (64, 480, 1)\n",
      "cropped_dim: (32, 64, 1)\n",
      "sum_extra_padding: ((0, 0), (16, 16), (0, 0))\n",
      "sum_kernel_size: (2, 8, 1)\n",
      "loading weights from: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/model.003-026-0.02916.h5\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import sys\n",
    "from datetime import date\n",
    "import hls4ml\n",
    "import tensorflow as tf\n",
    "import pathlib\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "#from utils import plotting\n",
    "\n",
    "os.environ[\"CUDA_VISIBLE_DEVICES\"] = \"-1\"\n",
    "sys.path.append(\"/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/src\")\n",
    "os.environ['PATH'] = '/scratch/am_vitis/Vitis/2023.1/bin:'+os.environ['PATH']\n",
    "\n",
    "from dune.model import model_t  # noqa: E402\n",
    "from dune.util import common_util, marley_dataset_util\n",
    "from hls4ml.model import profiling\n",
    "from dune.model import model_t, predict_t  # noqa: E402\n",
    "from dune.fpga.hls_util import hls_util  # noqa: E402\n",
    "\n",
    "model = model_t()\n",
    "model.load_weights()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "c042cc1c-583a-455c-b3ad-4d750a0229ce",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 64, 480, 1]], output shape: [None, 64, 480, 1]\n",
      "Layer name: zero_padding2d, layer type: ZeroPadding2D, input shapes: [[None, 64, 480, 1]], output shape: [None, 64, 512, 1]\n",
      "Layer name: sum_pooling2d, layer type: AveragePooling2D, input shapes: [[None, 64, 512, 1]], output shape: [None, 32, 64, 1]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 32, 64, 1]], output shape: [None, 32, 64, 8]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 32, 64, 8]], output shape: [None, 16, 16, 8]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 16, 16, 8]], output shape: [None, 16, 16, 16]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 16, 16, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 4, 4, 16]], output shape: [None, 256]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 256]], output shape: [None, 12]\n",
      "Layer name: output, layer type: QDense, input shapes: [[None, 12]], output shape: [None, 2]\n",
      "-----------------------------------\n",
      "{'Model': {'Precision': 'ap_fixed<27, 9>', 'ReuseFactor': 1, 'Strategy': 'Resource', 'BramFactor': 1000000000, 'TraceOutput': False}, 'LayerName': {'input_1': {'Trace': False, 'Precision': 'ap_fixed<27, 9>'}, 'zero_padding2d': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'sum_pooling2d': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'q_conv2d': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>', 'weight': 'fixed<6,1>', 'bias': 'fixed<16,9>'}}, 'q_conv2d_linear': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'max_pooling2d': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'q_conv2d_1': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>', 'weight': 'fixed<6,1>', 'bias': 'fixed<16,9>'}}, 'q_conv2d_1_linear': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'max_pooling2d_1': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'flatten': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'q_dense': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>', 'weight': 'fixed<6,1>', 'bias': 'fixed<6,1>'}}, 'q_dense_linear': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>'}}, 'output': {'Trace': False, 'Precision': {'result': 'ap_fixed<27, 9>', 'weight': 'fixed<6,1>', 'bias': 'fixed<6,1>'}}, 'output_linear': {'Trace': False, 'Precision': 'ap_fixed<27, 9>'}}}\n",
      "-----------------------------------\n",
      "classifier_2d_s544_o2_i64_480_1_c32_64_1_q\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 64, 480, 1]], output shape: [None, 64, 480, 1]\n",
      "Layer name: zero_padding2d, layer type: ZeroPadding2D, input shapes: [[None, 64, 480, 1]], output shape: [None, 64, 512, 1]\n",
      "Layer name: sum_pooling2d, layer type: AveragePooling2D, input shapes: [[None, 64, 512, 1]], output shape: [None, 32, 64, 1]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 32, 64, 1]], output shape: [None, 32, 64, 8]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 32, 64, 8]], output shape: [None, 16, 16, 8]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 16, 16, 8]], output shape: [None, 16, 16, 16]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 16, 16, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 4, 4, 16]], output shape: [None, 256]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 256]], output shape: [None, 12]\n",
      "Layer name: output, layer type: QDense, input shapes: [[None, 12]], output shape: [None, 2]\n",
      "Creating HLS model\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n"
     ]
    }
   ],
   "source": [
    "hls4ml.model.optimizer.get_optimizer('output_rounding_saturation_mode').configure(\n",
    "    layers=['Activation'],\n",
    "    rounding_mode='AP_RND_CONV',\n",
    "    saturation_mode='AP_SAT')\n",
    "if model.name.startswith('classifier'):\n",
    "    reuse_factor = 1\n",
    "    default_ib = 9\n",
    "    default_fb = 18\n",
    "    io_type = \"io_stream\"\n",
    "default_dtype = f'ap_fixed<{default_ib+default_fb}, {default_ib}>'\n",
    "pool_dtype = default_dtype\n",
    "in_layer_dtype =  pool_dtype\n",
    "out_layer_dtype = default_dtype\n",
    "hls_config = hls4ml.utils.config_from_keras_model(model.tf_model,\n",
    "                                                      granularity='name',\n",
    "                                                      default_precision=default_dtype,\n",
    "                                                      default_reuse_factor=reuse_factor)\n",
    "hls_config['Model']['Strategy'] = 'Resource'\n",
    "if model.name.startswith('classifier'):\n",
    "    hls_config['LayerName']['input_1']['Precision'] = in_layer_dtype\n",
    "    hls_config['LayerName']['output_linear']['Precision'] = out_layer_dtype\n",
    "    if 'q_conv2d_2' in hls_config['LayerName'].keys():\n",
    "        hls_config['LayerName']['q_conv2d_2']['ReuseFactor'] = 128\n",
    "        hls_config['LayerName']['q_dense']['ReuseFactor'] = 128\n",
    "        in_local_id = 18\n",
    "    else:\n",
    "        in_local_id = 15\n",
    "\n",
    "print(\"-----------------------------------\")\n",
    "print(hls_config)\n",
    "print(\"-----------------------------------\")\n",
    "print(model.name)\n",
    "\n",
    "proj_dir = os.path.join(model.out_dir, 'hls4ml_prj_u250_axi')\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model.tf_model,\n",
    "                                                           hls_config=hls_config,\n",
    "                                                           output_dir=proj_dir,\n",
    "                                                           backend='VivadoAccelerator',\n",
    "                                                           board='alveo-u250',\n",
    "                                                           part='xcu250-figd2104-2L-e',\n",
    "                                                           io_type=io_type,\n",
    "                                                       driver='python',\n",
    "                                                       interface='axi_stream'\n",
    "                                                           )\n",
    "model.hls_model = hls_model\n",
    "backend = hls4ml.backends.get_backend('VivadoAccelerator')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "5c49a58d-dee8-4b38-811e-7127b273d15d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/keras/src/engine/training.py:3079: UserWarning: You are saving your model as an HDF5 file via `model.save()`. This file format is considered legacy. We recommend using instead the native Keras format, e.g. `model.save('my_model.keras')`.\n",
      "  saving_api.save_model(\n",
      "[WARNING] Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n"
     ]
    }
   ],
   "source": [
    "pathlib.Path(proj_dir).mkdir(parents=True, exist_ok=True)\n",
    "file_path = os.path.join(proj_dir, 'hls_graph.png')\n",
    "\n",
    "hls4ml.utils.plot_model(model.hls_model,\n",
    "                            show_shapes=True,\n",
    "                            show_precision=True,\n",
    "                            to_file=file_path)\n",
    "model.hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "4bd7976c-5fe5-454c-adca-86f502f3cb04",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: falling back to dataset: /scratch/jsc2268/slices_64_portable\n",
      "injecting 2 all-zero NB samples every batch\n",
      "per_batch_sizes: [2, 2, 2, 2]\n",
      "data_dir: /scratch/jsc2268/slices_64_portable\n",
      "file_paths: [['/scratch/jsc2268/slices_64_portable/APA_nb_bb.h5'], ['/scratch/jsc2268/slices_64_portable/APA_es_bb.h5'], ['/scratch/jsc2268/slices_64_portable/APA_cc_bb.h5']]\n",
      "file_sizes: [[32768], [32768], [32768]]\n",
      "max_boxes: 7\n",
      "# sample: 4096\n",
      "Recompiling myproject with tracing\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "[WARNING] Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n",
      "[[  3.9431152  -3.9927368]\n",
      " [  2.0073853  -2.0291748]\n",
      " [-20.65448    20.955688 ]\n",
      " ...\n",
      " [ -3.3521729   3.4040527]\n",
      " [  4.607422   -4.66803  ]\n",
      " [  4.607422   -4.66803  ]]\n",
      "writing: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_axi/tb_data/tb_input_features_x.dat\n",
      "writing: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_axi/tb_data/tb_output_predictions_x.dat\n"
     ]
    }
   ],
   "source": [
    "hu = hls_util(model)\n",
    "dataset = hu.default_dataset(length=4096)\n",
    "X_hls, X_py, _ = hu.load_dataset(dataset, exclude_all_zero=False, exclude_non_zero=False)\n",
    "print(\"# sample:\", X_hls.shape[0])\n",
    "\n",
    "y_sim_out, sim_trace = model.hls_model.trace(X_hls)\n",
    "y_out=hls_model.predict(X_hls)\n",
    "print(y_out)\n",
    "\n",
    "print(\"writing:\", os.path.join(proj_dir, \"tb_data\", \"tb_input_features_x.dat\"))\n",
    "with open(os.path.join(proj_dir, \"tb_data\", \"tb_input_features_x.dat\"), 'w') as f:\n",
    "    for i in range(len(X_hls)):\n",
    "        f.write(\", \".join([str(x) for x in X_hls[i].flatten()]) + '\\n')\n",
    "\n",
    "print(\"writing:\", os.path.join(proj_dir, \"tb_data\", \"tb_output_predictions_x.dat\"))\n",
    "with open(os.path.join(proj_dir, \"tb_data\", \"tb_output_predictions_x.dat\"), 'w') as f:\n",
    "    for i in range(len(y_out)):\n",
    "        f.write(\" \".join([str(y) for y in y_out[i].flatten()]) + '\\n')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "2bf5084f-2c90-4ea2-a842-ef37775ddd6e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)\n",
      "  **** SW Build 3854077 on May  4 2023\n",
      "  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023\n",
      "  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /scratch/am_vitis/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/scratch/am_vitis/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'akshaymalige' on host 'cleopatra.nevis.columbia.edu' (Linux_x86_64 version 3.10.0-1160.31.1.el7.x86_64) on Mon Oct 30 14:53:34 EDT 2023\n",
      "INFO: [HLS 200-10] On os \"CentOS Linux release 7.9.2009 (Core)\"\n",
      "INFO: [HLS 200-10] In directory '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj/solution1'.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e \n",
      "INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:51:74)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:51:78)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:67:74)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:67:78)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:71)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:76)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:88:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:88:77)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.62 seconds. CPU system time: 1.26 seconds. Elapsed time: 13.89 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 12,675 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 347,346 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 12,047 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 11,989 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config3::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config3>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_filt], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_filt], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config4::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config4::in_width> (*) [config4::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, config6>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type (*) [config7::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config9::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config9>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, config13>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'LinearPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:27:9)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)\n",
      "INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, linear_config14>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, linear_config12>' completely with a factor of 12 (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 3072 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, linear_config8>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 1152 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8 (firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 72 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 7 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>) (.6.15)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.39)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>) (.6.15)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.39)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>) (.6.15)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>) (.6.15)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config4>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config4::in_width> (*) [config4::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(config4_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config4::in_width> (*) [config4::n_chan], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::weight_t*, config4::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.73)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.73)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.70)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.70)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.70)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.61)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>) (.64)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.61)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(config7_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, linear_config8>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, linear_config8>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.70)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>) (.64)' into 'ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, linear_config12>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, linear_config12>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(config13::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, linear_config14>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, linear_config14>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj8EEE7config4EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEES6_7config3EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj8EEE7config6EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/weights/b4.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b7': Complete partitioning on dimension 1. (firmware/weights/b7.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b13': Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRKT_PAsrT1_6n_filt_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj8EEE7config6EEvRKT_PAsrT1_6n_filt_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj8EEE7config4EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEES6_7config3EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'pool_window.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:32:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 54-bits (firmware/myproject.cpp:86:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 324-bits (firmware/myproject.cpp:82:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 324-bits (firmware/myproject.cpp:78:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 432-bits (firmware/myproject.cpp:73:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 432-bits (firmware/myproject.cpp:69:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 432-bits (firmware/myproject.cpp:65:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 216-bits (firmware/myproject.cpp:61:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 216-bits (firmware/myproject.cpp:57:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 216-bits (firmware/myproject.cpp:53:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 216-bits (firmware/myproject.cpp:49:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 27-bits (firmware/myproject.cpp:45:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 27-bits (firmware/myproject.cpp:41:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 27-bits (firmware/myproject.cpp:37:24)\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)::line_buffer (.212)' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::weight_t*, config4::bias_t*)::line_buffer' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)::line_buffer' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_0' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_1' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_2' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_3' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_4' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_5' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_6' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_7' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_8' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_9' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_10' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_11' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_12' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_13' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_14' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_0_15' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_0' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_1' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_2' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_3' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_4' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_5' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_6' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_7' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_8' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_9' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_10' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_11' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_12' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_13' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_14' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_1_15' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_0' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_1' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_2' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_3' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_4' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_5' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_6' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_7' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_8' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_9' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_10' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_11' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_12' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_13' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_14' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_IS2_ILi27ELi9ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEE11line_buffer_2_15' with compact=bit mode in 27-bits\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 39.72 seconds. CPU system time: 1.64 seconds. Elapsed time: 42.03 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' (firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' into 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_resource.h:240).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_resource.h:240).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:240).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:240).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadTopWidth' (firmware/nnet_utils/nnet_padding_stream.h:53) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadMain' (firmware/nnet_utils/nnet_padding_stream.h:59) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadBottomWidth' (firmware/nnet_utils/nnet_padding_stream.h:77) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadRight' (firmware/nnet_utils/nnet_padding_stream.h:69) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadLeft' (firmware/nnet_utils/nnet_padding_stream.h:61) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadTopWidth' (firmware/nnet_utils/nnet_padding_stream.h:53) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadMain' (firmware/nnet_utils/nnet_padding_stream.h:59) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'PadBottomWidth' (firmware/nnet_utils/nnet_padding_stream.h:77) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:53) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' automatically.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:53) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PadMain' (firmware/nnet_utils/nnet_padding_stream.h:59) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PadMain' (firmware/nnet_utils/nnet_padding_stream.h:59) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>' completely with a factor of 64.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:7), detected/extracted 14 process function(s): \n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config15>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, linear_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, linear_config12>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, linear_config14>'.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' (firmware/nnet_utils/nnet_pooling_stream.h:25:5)...19 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_mult.h:53:11)...134 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_resource.h:53:1)...31 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:33:9)...419 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:43:1)...14 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.71 seconds; current allocated memory: 1.273 GB.\n",
      "WARNING: [HLS 200-960] Cannot flatten loop 'PadMain' (firmware/nnet_utils/nnet_padding_stream.h:59:5) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' more than one sub loop.\n",
      "Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.56 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.65 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,1u>,config2>_Pipeline_PadLeft' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadLeft'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,1u>,config2>_Pipeline_CopyMain' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_CopyMain'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,1u>,config2>_Pipeline_PadRight' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadRight'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<27,9,5,3,0>,1u>,config2>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<27,9,5,3,0>,1u>,config3>' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,1u>,config15>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadTopWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,1u>,config15>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,1u>,config15>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_1u_config15_Pipeline_PadBottomWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<27,9,5,3,0>,1u>,config15>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 1u>, config4>' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config4_mult>' to 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config4_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,8u>,config4>' to 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_8u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<27,9,5,3,0>,8u>,config4>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array<ap_fixed,8u>,array<ap_fixed<27,9,4,0,0>,8u>,linear_config5>' to 'linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<27,9,5,3,0>,8u>,config6>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,8u>,config16>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadTopWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<27,9,5,3,0>,8u>,config16>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,8u>,config16>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_8u_config16_Pipeline_PadBottomWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,8u>,array<ap_fixed<27,9,5,3,0>,8u>,config16>' to 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config7>' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config7_mult>' to 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config7_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,16u>,config7>' to 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<27,9,5,3,0>,16u>,config7>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed<27,9,4,0,0>,16u>,linear_config8>' to 'linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<27,9,5,3,0>,16u>,config9>' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<27,9,5,3,0>,12u>,config11>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_Pipeline_DataPrepare'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<27,9,5,3,0>,12u>,config11>' to 'dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed<27,9,4,0,0>,12u>,linear_config12>' to 'linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,12u>,array<ap_fixed<27,9,5,3,0>,2u>,config13>' to 'dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed<27,9,4,0,0>,2u>,linear_config14>' to 'linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadLeft' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadLeft'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadLeft'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_CopyMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'CopyMain'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CopyMain'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadRight' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadRight'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadRight'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadMain'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer15_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 66, Depth = 67, loop 'PadMain'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_1u_config15_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 1u>, config4>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 1u>, config4>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config4_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config4_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config4_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,8u>,config4>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_8u_config4_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,8u>,config4>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config4_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 1u>, config4>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,8u>,config4>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadMain'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer16_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, loop 'PadMain'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_8u_config16_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config7>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config7_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config7_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config7_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,16u>,config7>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_16u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,16u>,config7>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config7>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_16u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,16u>,config7>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_fixed<27, 9, 5, 3, 0>, ap_fixed<27, 9, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config7>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, function 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,16u>,config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.585 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_Pipeline_DataPrepare' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPrepare'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.54 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer11_out (from dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_U0 to linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer12_out (from linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_U0 to dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer13_out (from dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_U0 to linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadLeft' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadLeft' pipeline 'PadLeft' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadLeft'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_CopyMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_CopyMain' pipeline 'CopyMain' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_CopyMain'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadRight' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadRight' pipeline 'PadRight' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config2_Pipeline_PadRight'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s_void_pooling2d_cl_stream_stream_array_ap_fixed_1u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s_void_pobkb' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadTopWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_1u_config15_Pipeline_PadMain'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_1u_config15_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_1u_config15_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_1u_config15_Pipeline_PadBottomWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s_void_conv_2d_buffer_cud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s_void_conv_2d_buffer_dEe' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_1u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config4_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_6ns_32_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_6s_32_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config4_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_8u_config4_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<27,9,5,3,0>,8u>,config4>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_8u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s' pipeline 'LinearActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_poeOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pofYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pog8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pohbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_poibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pojbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pokbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s_void_polbW' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadTopWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_27_9_5_3_0_8u_config16_Pipeline_PadMain'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_8u_config16_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_8u_config16_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_8u_config16_Pipeline_PadBottomWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_2' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_Aem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5E_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s_p_ZZN4nnet26conv_2d_Bew' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_27_9_5_3_0_8u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config7_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_5ns_32_1_0': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_5s_32_1_0': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_6ns_32_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_6s_32_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_27_9_5_3_0_ap_fixed_27_9_5_3_0_config7_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.648 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode5EL9_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_27_9_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.02 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.710 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.710 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s' pipeline 'LinearActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.710 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_292' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_303' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_314' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_317' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_320' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_331' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_342' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_353' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_364' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_371' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_372' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_373' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_374' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_318' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_319' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_321' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_322' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_323' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_324' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_325' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_326' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_327' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_328' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_329' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_330' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_332' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_333' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_334' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_335' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_288' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_289' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_290' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_291' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_293' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_294' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_295' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_296' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_297' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_298' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_336' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_337' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_338' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_339' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_340' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_341' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_343' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_344' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_345' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_346' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_347' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_348' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_349' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_350' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_351' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_352' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_299' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_300' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_301' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_302' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_304' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_305' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_306' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_307' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_308' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_309' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_310' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_311' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_312' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_313' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_315' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_316' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_354' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_355' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_356' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_357' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_358' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_359' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_360' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_361' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_362' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_363' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_365' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_366' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_367' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_368' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_369' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_370' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_47_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_31_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_46_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_30_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_39_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_23_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_38_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_22_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_37_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_21_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_36_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_20_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_35_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_34_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_33_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_32_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_45_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_29_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_44_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolin9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_28_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_43_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_27_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_42_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_26_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_41_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_25_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_40_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_24_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi27ELi9EL9ap_q_mode4EL9ap_o_mode0EL_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s_p_ZZN4nnet12poolinbnm' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ReadInputHeight_ReadInputWidth' in module 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s'. Estimated max control fanout for pipeline is 9551.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.63 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.81 seconds; current allocated memory: 1.710 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_Pipeline_DataPrepare' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_Pipeline_DataPrepare' pipeline 'DataPrepare' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_Pipeline_DataPrepare'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.76 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s' is 7619 from HDL expression: (1'b1 == ap_CS_fsm_state3)\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_5ns_32_1_0': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_5s_32_1_0': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.47 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_U0' to 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3bom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config1bpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_U0' to 'start_for_linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_configbqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6brm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config1bsm' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w27_d32768_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(myproject_fifo_w27_d2048_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w27_d2244_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w216_d2048_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w216_d2048_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w216_d256_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w216_d324_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w432_d256_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w432_d256_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w432_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w324_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w324_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w54_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3bom_U(myproject_start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3bom)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config1bpm_U(myproject_start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config1bpm)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_configbqm_U(myproject_start_for_linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_configbqm)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6brm_U(myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6brm)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config1bsm_U(myproject_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config1bsm)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_U0_U(myproject_start_for_linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_U0_U(myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_U0_U(myproject_start_for_linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_U0_U(myproject_start_for_dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_U0_U(myproject_start_for_linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.45 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.53 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.835 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 230.84 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 135.1 seconds. CPU system time: 4.87 seconds. Elapsed time: 140.68 seconds; current allocated memory: 704.000 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h2m20s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2023.1 (64-bit)\n",
      "  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023\n",
      "  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023\n",
      "  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2240.941 ; gain = 130.984 ; free physical = 113285 ; free virtual = 165161\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/am_vitis/Vivado/2023.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 14:56:27 2023...\n",
      "INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip\n",
      "INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.05 seconds. CPU system time: 1.38 seconds. Elapsed time: 37.2 seconds; current allocated memory: 0.000 MB.\n",
      "***** EXPORT IP COMPLETED IN 0h0m37s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 167.32 seconds. Total CPU system time: 7.04 seconds. Total elapsed time: 183.64 seconds; peak allocated memory: 1.835 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Mon Oct 30 14:56:37 2023...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "Found 1 solution(s) in /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Mon Oct 30 14:55:52 2023\n",
      "\n",
      "* Version:        2023.1 (Build 3854077 on May  4 2023)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: virtexuplus\n",
      "* Target device:  xcu250-figd2104-2L-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  |  5.00 ns|  4.332 ns|     0.62 ns|\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+-------+-------+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |\n",
      "    +---------+---------+----------+----------+-------+-------+----------+\n",
      "    |    33665|    33665|  0.168 ms|  0.168 ms|  33666|  33666|  dataflow|\n",
      "    +---------+---------+----------+----------+-------+-------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+\n",
      "        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|\n",
      "        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+\n",
      "        |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_U0   |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_s   |    33665|    33665|   0.168 ms|   0.168 ms|  33665|  33665|       no|\n",
      "        |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_U0   |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s   |    32772|    32772|   0.164 ms|   0.164 ms|  32772|  32772|       no|\n",
      "        |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_U0  |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_s  |     2257|     2257|  11.285 us|  11.285 us|   2257|   2257|       no|\n",
      "        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_U0     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s     |     4491|     4491|  22.455 us|  22.455 us|   4491|   4491|       no|\n",
      "        |linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_U0  |linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s  |     2050|     2050|  10.250 us|  10.250 us|   2050|   2050|       no|\n",
      "        |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_U0   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s   |     2051|     2051|  10.255 us|  10.255 us|   2051|   2051|       no|\n",
      "        |zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_U0  |zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_s  |      337|      337|   1.685 us|   1.685 us|    337|    337|       no|\n",
      "        |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_U0    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s    |      974|      974|   4.870 us|   4.870 us|    974|    974|       no|\n",
      "        |linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_U0             |linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s             |      258|      258|   1.290 us|   1.290 us|    258|    258|       no|\n",
      "        |pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_U0              |pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s              |      260|      260|   1.300 us|   1.300 us|    260|    260|       no|\n",
      "        |dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_U0       |dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s       |       21|       21|   0.105 us|   0.105 us|     21|     21|       no|\n",
      "        |linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_U0            |linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_s            |        0|        0|       0 ns|       0 ns|      0|      0|       no|\n",
      "        |dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_U0        |dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_s        |        1|        1|   5.000 ns|   5.000 ns|      1|      1|       no|\n",
      "        |linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_U0             |linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_s             |        1|        1|   5.000 ns|   5.000 ns|      1|      1|       no|\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|DSP                  |        -|      -|        -|        -|     -|\n",
      "|Expression           |        -|      -|        0|        2|     -|\n",
      "|FIFO                 |       65|      -|     8302|     4483|     -|\n",
      "|Instance             |        -|     32|    21557|    53676|     -|\n",
      "|Memory               |        -|      -|        -|        -|     -|\n",
      "|Multiplexer          |        -|      -|        -|        -|     -|\n",
      "|Register             |        -|      -|        -|        -|     -|\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|Total                |       65|     32|    29859|    58161|     0|\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|Available SLR        |     1344|   3072|   864000|   432000|   320|\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|Utilization SLR (%)  |        4|      1|        3|       13|     0|\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|Available            |     5376|  12288|  3456000|  1728000|  1280|\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "|Utilization (%)      |        1|     ~0|       ~0|        3|     0|\n",
      "+---------------------+---------+-------+---------+---------+------+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+\n",
      "    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+\n",
      "    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_U0     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_8u_config4_s     |        0|   4|    775|   2805|    0|\n",
      "    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_U0    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_16u_config7_s    |        0|  13|   3674|   9210|    0|\n",
      "    |dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_U0        |dense_array_ap_fixed_12u_array_ap_fixed_27_9_5_3_0_2u_config13_s        |        0|   0|    142|    962|    0|\n",
      "    |dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_U0       |dense_array_ap_fixed_16u_array_ap_fixed_27_9_5_3_0_12u_config11_s       |        0|  15|   2865|  18317|    0|\n",
      "    |linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_U0  |linear_array_ap_fixed_8u_array_ap_fixed_27_9_4_0_0_8u_linear_config5_s  |        0|   0|     16|    110|    0|\n",
      "    |linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_U0            |linear_array_array_ap_fixed_27_9_4_0_0_12u_linear_config12_s            |        0|   0|      3|     38|    0|\n",
      "    |linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_U0             |linear_array_array_ap_fixed_27_9_4_0_0_16u_linear_config8_s             |        0|   0|     13|    104|    0|\n",
      "    |linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_U0             |linear_array_array_ap_fixed_27_9_4_0_0_2u_linear_config14_s             |        0|   0|      3|     45|    0|\n",
      "    |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_U0   |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config3_s   |        0|   0|    798|   1216|    0|\n",
      "    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_U0   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config6_s   |        0|   0|   2362|   3937|    0|\n",
      "    |pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_U0              |pooling2d_cl_array_array_ap_fixed_27_9_5_3_0_16u_config9_s              |        0|   0|  10422|  15382|    0|\n",
      "    |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_U0  |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config15_s  |        0|   0|    136|    683|    0|\n",
      "    |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_U0   |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_27_9_5_3_0_1u_config2_s   |        0|   0|     76|    395|    0|\n",
      "    |zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_U0  |zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_27_9_5_3_0_8u_config16_s  |        0|   0|    272|    472|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+\n",
      "    |Total                                                                    |                                                                        |        0|  32|  21557|  53676|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-------+-------+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +---------------+---------+------+----+-----+-------+-----+---------+\n",
      "    |      Name     | BRAM_18K|  FF  | LUT| URAM| Depth | Bits| Size:D*B|\n",
      "    +---------------+---------+------+----+-----+-------+-----+---------+\n",
      "    |layer11_out_U  |        0|  1028|   0|    -|      1|  324|      324|\n",
      "    |layer12_out_U  |        0|  1028|   0|    -|      1|  324|      324|\n",
      "    |layer13_out_U  |        0|   133|   0|    -|      1|   54|       54|\n",
      "    |layer15_out_U  |        1|    95|   0|    -|   2244|   27|    60588|\n",
      "    |layer16_out_U  |        8|   543|   0|    -|    324|  216|    69984|\n",
      "    |layer2_out_U   |        1|    95|   0|    -|  32768|   27|   884736|\n",
      "    |layer3_out_U   |        1|    95|   0|    -|   2048|   27|    55296|\n",
      "    |layer4_out_U   |        8|   543|   0|    -|   2048|  216|   442368|\n",
      "    |layer5_out_U   |        8|   543|   0|    -|   2048|  216|   442368|\n",
      "    |layer6_out_U   |        8|   541|   0|    -|    256|  216|    55296|\n",
      "    |layer7_out_U   |       15|  1053|   0|    -|    256|  432|   110592|\n",
      "    |layer8_out_U   |       15|  1053|   0|    -|    256|  432|   110592|\n",
      "    |layer9_out_U   |        0|  1552|   0|    -|     16|  432|     6912|\n",
      "    +---------------+---------+------+----+-----+-------+-----+---------+\n",
      "    |Total          |       65|  8302|   0|    0|  42267| 2943|  2239434|\n",
      "    +---------------+---------+------+----+-----+-------+-----+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |\n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "|input_1_TDATA       |   in|   32|        axis|       input_1|       pointer|\n",
      "|input_1_TVALID      |   in|    1|        axis|       input_1|       pointer|\n",
      "|input_1_TREADY      |  out|    1|        axis|       input_1|       pointer|\n",
      "|layer14_out_TDATA   |  out|   64|        axis|   layer14_out|       pointer|\n",
      "|layer14_out_TVALID  |  out|    1|        axis|   layer14_out|       pointer|\n",
      "|layer14_out_TREADY  |   in|    1|        axis|   layer14_out|       pointer|\n",
      "|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_rst_n            |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls_model.build(csim=False,synth=True,export=True)\n",
    "hls4ml.report.read_vivado_report(proj_dir)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "8e89262c-5ccd-4593-b292-c2e7358d206a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2023.1 (64-bit)\n",
      "  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023\n",
      "  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023\n",
      "  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source build_prj.tcl\n",
      "# array set opt {\n",
      "#     reset      0\n",
      "#     csim       1\n",
      "#     synth      1\n",
      "#     cosim      1\n",
      "#     validation 1\n",
      "#     export     0\n",
      "#     vsynth     0\n",
      "#     fifo_opt   0\n",
      "# }\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcu250-figd2104-2L-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "# proc remove_recursive_log_wave {} {\n",
      "#     set tcldir [file dirname [info script]]\n",
      "#     source [file join $tcldir project.tcl]\n",
      "# \n",
      "#     set filename ${project_name}_prj/solution1/sim/verilog/${project_name}.tcl\n",
      "#     set timestamp [clock format [clock seconds] -format {%Y%m%d%H%M%S}]\n",
      "#     set temp     $filename.new.$timestamp\n",
      "#     # set backup   $filename.bak.$timestamp\n",
      "# \n",
      "#     set in  [open $filename r]\n",
      "#     set out [open $temp     w]\n",
      "# \n",
      "#     # line-by-line, read the original file\n",
      "#     while {[gets $in line] != -1} {\n",
      "#         if {[string equal \"$line\" \"log_wave -r /\"]} {\n",
      "#             set line { }\n",
      "#         }\n",
      "#         puts $out $line\n",
      "#     }\n",
      "# \n",
      "#     close $in\n",
      "#     close $out\n",
      "# \n",
      "#     # move the new data to the proper filename\n",
      "#     file delete -force $filename\n",
      "#     file rename -force $temp $filename\n",
      "# }\n",
      "# proc add_vcd_instructions_tcl {} {\n",
      "#     set tcldir [file dirname [info script]]\n",
      "#     source [file join $tcldir project.tcl]\n",
      "# \n",
      "#     set filename ${project_name}_prj/solution1/sim/verilog/${project_name}.tcl\n",
      "#     set timestamp [clock format [clock seconds] -format {%Y%m%d%H%M%S}]\n",
      "#     set temp     $filename.new.$timestamp\n",
      "#     # set backup   $filename.bak.$timestamp\n",
      "# \n",
      "#     set in  [open $filename r]\n",
      "#     set out [open $temp     w]\n",
      "# \n",
      "#     # line-by-line, read the original file\n",
      "#     while {[gets $in line] != -1} {\n",
      "#         if {[string equal \"$line\" \"log_wave -r /\"]} {\n",
      "#             set line {source \"../../../../project.tcl\"\n",
      "#                 if {[string equal \"$backend\" \"vivadoaccelerator\"]} {\n",
      "#                     current_scope [get_scopes -regex \"/apatb_${project_name}_axi_top/AESL_inst_${project_name}_axi/${project_name}_U0.*\"]\n",
      "#                     set scopes [get_scopes -regexp {layer(\\d*)_.*data_0_V_U.*}]\n",
      "#                     append scopes { }\n",
      "#                     current_scope \"/apatb_${project_name}_axi_top/AESL_inst_${project_name}_axi\"\n",
      "#                     append scopes [get_scopes -regexp {(in_local_V_data.*_0_.*)}]\n",
      "#                     append scopes { }\n",
      "#                     append scopes [get_scopes -regexp {(out_local_V_data.*_0_.*)}]\n",
      "#                 } else {\n",
      "#                     current_scope [get_scopes -regex \"/apatb_${project_name}_top/AESL_inst_${project_name}\"]\n",
      "#                     set scopes [get_scopes -regexp {layer(\\d*)_.*data_0_V_U.*}]\n",
      "#                 }\n",
      "#                 open_vcd fifo_opt.vcd\n",
      "#                 foreach scope $scopes {\n",
      "#                     current_scope $scope\n",
      "#                     if {[catch [get_objects usedw]] == 0} {\n",
      "#                         puts \"$scope skipped\"\n",
      "#                         continue\n",
      "#                     }\n",
      "#                     set usedw [get_objects usedw]\n",
      "#                     set depth [get_objects DEPTH]\n",
      "#                     add_wave $usedw\n",
      "#                     log_vcd $usedw\n",
      "#                     log_wave $usedw\n",
      "#                     add_wave $depth\n",
      "#                     log_vcd $depth\n",
      "#                     log_wave $depth\n",
      "#                 }\n",
      "#             }\n",
      "#         }\n",
      "# \n",
      "#         if {[string equal \"$line\" \"quit\"]} {\n",
      "#             set line {flush_vcd\n",
      "#                 close_vcd\n",
      "#                 quit\n",
      "#             }\n",
      "#         }\n",
      "#         # then write the transformed line\n",
      "#         puts $out $line\n",
      "#     }\n",
      "# \n",
      "#     close $in\n",
      "#     close $out\n",
      "# \n",
      "#     # move the new data to the proper filename\n",
      "#     file delete -force $filename\n",
      "#     file rename -force $temp $filename\n",
      "# }\n",
      "# foreach arg $::argv {\n",
      "#     foreach o [lsort [array names opt]] {\n",
      "#         regexp \"$o=+(\\\\w+)\" $arg unused opt($o)\n",
      "#     }\n",
      "# }\n",
      "# proc report_time { op_name time_start time_end } {\n",
      "#     set time_taken [expr $time_end - $time_start]\n",
      "#     set time_s [expr ($time_taken / 1000) % 60]\n",
      "#     set time_m [expr ($time_taken / (1000*60)) % 60]\n",
      "#     set time_h [expr ($time_taken / (1000*60*60)) % 24]\n",
      "#     puts \"***** ${op_name} COMPLETED IN ${time_h}h${time_m}m${time_s}s *****\"\n",
      "# }\n",
      "# proc compare_files {file_1 file_2} {\n",
      "#     # Check if files exist, error otherwise\n",
      "#     if {! ([file exists $file_1] && [file exists $file_2])} {\n",
      "#         return 0\n",
      "#     }\n",
      "#     # Files with different sizes are obviously different\n",
      "#     if {[file size $file_1] != [file size $file_2]} {\n",
      "#         return 0\n",
      "#     }\n",
      "# \n",
      "#     # String compare the content of the files\n",
      "#     set fh_1 [open $file_1 r]\n",
      "#     set fh_2 [open $file_2 r]\n",
      "#     set equal [string equal [read $fh_1] [read $fh_2]]\n",
      "#     close $fh_1\n",
      "#     close $fh_2\n",
      "#     return $equal\n",
      "# }\n",
      "# file mkdir tb_data\n",
      "# set CSIM_RESULTS \"./tb_data/csim_results.log\"\n",
      "# set RTL_COSIM_RESULTS \"./tb_data/rtl_cosim_results.log\"\n",
      "# if {$opt(reset)} {\n",
      "#     open_project -reset ${project_name}_prj\n",
      "# } else {\n",
      "#     open_project ${project_name}_prj\n",
      "# }\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 15:00:25 2023...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ERROR: [Coretcl 2-155] Invalid project file name 'myproject_prj'. File must have a valid Vivado project extension (.xpr/.ppr).\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "256"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "platform = 'xilinx_u250_gen3x16_xdma_4_1_202210_1'\n",
    "project_name=hls_model.config.get_project_name()\n",
    "abs_path_dir = os.path.abspath(hls_model.config.get_output_dir())\n",
    "ip_repo_path = abs_path_dir + '/' + project_name + '_prj' + '/solution1/impl/ip'\n",
    "os.chdir(abs_path_dir)\n",
    "os.makedirs('xo_files', exist_ok=True)\n",
    "# os.system('vivado -mode batch -source design.tcl')\n",
    "os.system('vivado -mode batch -source build_prj.tcl')\n",
    "# os.makedirs('xclbin_files', exist_ok=True)\n",
    "# os.chdir(abs_path_dir + '/xclbin_files')\n",
    "# vitis_cmd = (\n",
    "#             \"v++ -t hw --platform \"\n",
    "#             + platform\n",
    "#             + \" --link ../xo_files/\"\n",
    "#             + project_name\n",
    "#             + \"_kernel.xo -o'\"\n",
    "#             + project_name\n",
    "#             + \"_kernel.xclbin' --user_ip_repo_paths \"\n",
    "#             + ip_repo_path\n",
    "#         )\n",
    "# os.system(vitis_cmd)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "32d9c457-a6a0-4043-aca7-a0aea510b447",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
