GPIO_BIT	,	F_10
irq_set_chip_and_handler	,	F_51
GPIO_OUT_SET	,	F_14
ENOMEM	,	V_75
irq_set_chained_handler	,	F_69
bcm_kona_gpio_to_irq	,	F_23
ngpio	,	V_23
spin_lock_init	,	F_71
GPIO_GPCTR0_DBR_MASK	,	V_30
of_match_device	,	F_58
hwirq	,	V_35
GPIO_INT_MSKCLR	,	F_34
dev_info	,	F_67
bit	,	V_14
GPIO_GPCTR0_IOTR_CMD_INPUT	,	V_20
GPIO_GPCTR0_ITR_CMD_FALLING_EDGE	,	V_41
irq_set_chip_data	,	F_49
debounce	,	V_26
bank	,	V_53
GPIO_CONTROL	,	F_13
bcm_kona_gpio_irq_handler	,	F_36
dev	,	V_28
GPIO_GPCTR0_IOTR_CMD_0UTPUT	,	V_22
bank_id	,	V_5
irq_desc	,	V_49
gpio_unlock_as_irq	,	F_47
lock	,	V_18
irq_domain	,	V_25
id	,	V_55
val	,	V_15
sta	,	V_51
GPIO_OUT_CLEAR	,	F_15
bcm_kona_gpio_of_match	,	V_72
banks	,	V_80
GPIO_GPCTR0_DBR_SHIFT	,	V_32
bcm_kona_gpio_unlock_bank	,	F_7
bcm_kona_gpio_irq_shutdown	,	F_46
IRQ_TYPE_LEVEL_LOW	,	V_45
"Setting up Kona GPIO\n"	,	L_9
CONFIG_ARM	,	F_52
of_irq_count	,	F_60
to_kona_gpio	,	F_1
num_bank	,	V_65
GPIO_GPCTR0_DB_ENABLE_MASK	,	V_31
IRQ_TYPE_LEVEL_HIGH	,	V_44
of_node	,	V_77
GFP_KERNEL	,	V_74
chained_irq_enter	,	F_39
GPIO_IN_STATUS	,	F_19
gpio_lock_as_irq	,	F_45
device	,	V_68
irq_data	,	V_33
ENODEV	,	V_73
bcm_kona_gpio_set_debounce	,	F_25
bcm_gpio_irq_chip	,	V_61
GPIO_GPCTR0_IOTR_MASK	,	V_19
flags	,	V_17
bcm_kona_gpio_irq_unmap	,	F_55
lockcode	,	V_6
irq_get_handler_data	,	F_37
out	,	V_21
IRQ_TYPE_EDGE_BOTH	,	V_42
irq_hw_number_t	,	T_3
for_each_set_bit	,	F_40
irq_data_get_irq_chip_data	,	F_29
bcm_kona_gpio	,	V_1
bcm_kona_gpio_set	,	F_8
IRQF_VALID	,	V_63
bcm_kona_gpio_get	,	F_18
chip	,	V_3
bcm_kona_gpio_irq_unmask	,	F_33
devm_ioremap_resource	,	F_64
d	,	V_34
GPIO_INT_STATUS	,	F_30
"unable to lock HW IRQ %lu for IRQ\n"	,	L_3
irq	,	V_48
i	,	V_64
reg_offset	,	V_16
ENOENT	,	V_78
fls	,	F_27
IRQ_TYPE_EDGE_RISING	,	V_38
EINVAL	,	V_29
"Invalid BCM GPIO irq type 0x%x\n"	,	L_2
irq_set_lockdep_class	,	F_50
irq_domain_remove	,	F_72
BCM_GPIO_PASSWD	,	V_7
bcm_kona_gpio_lock_bank	,	F_6
GPIO_PER_BANK	,	V_56
platform_device	,	V_66
gpio_lock_class	,	V_60
GPIO_BANK	,	F_9
"Too many GPIO banks configured (max=%d)\n"	,	L_6
"Couldn't determine # GPIO banks\n"	,	L_5
__iomem	,	T_1
bcm_kona_gpio_direction_input	,	F_21
IRQ_TYPE_EDGE_FALLING	,	V_40
gpiochip_add	,	F_68
GPIO_MAX_BANK_NUM	,	V_79
pdev	,	V_67
u32	,	T_2
bcm_kona_gpio_direction_output	,	F_22
child_irq	,	V_57
platform_get_irq	,	F_66
bcm_kona_gpio_irq_startup	,	F_44
ret	,	V_58
res	,	V_27
err_irq_domain	,	V_83
GPIO_GPCTR0_ITR_MASK	,	V_46
resource	,	V_71
irq_domain_add_linear	,	F_62
bcm_kona_gpio_reset	,	F_56
bcm_kona_gpio_irq_mask	,	F_31
irq_create_mapping	,	F_24
spin_unlock_irqrestore	,	F_17
bcm_kona_gpio_irq_set_type	,	F_35
irq_desc_get_chip	,	F_38
spin_lock_irqsave	,	F_11
IRQ_TYPE_SENSE_MASK	,	V_37
generic_handle_irq	,	F_42
platform_get_resource	,	F_63
UNLOCK_CODE	,	V_10
"Couldn't add GPIO chip -- %d\n"	,	L_10
GPIO_GPCTR0_ITR_CMD_RISING_EDGE	,	V_39
desc	,	V_50
platform_set_drvdata	,	F_61
devm_kzalloc	,	F_59
chained_irq_exit	,	F_43
ENXIO	,	V_24
GPIO_PWD_STATUS	,	F_5
bcm_kona_gpio_bank	,	V_52
bcm_kona_gpio_irq_map	,	F_48
template_chip	,	V_76
dev_err	,	F_26
handle_simple_irq	,	V_62
"Failed to find gpio controller\n"	,	L_4
"Couldn't get IRQ for bank %d"	,	L_8
irq_find_mapping	,	F_41
host_data	,	V_59
bcm_kona_irq_ops	,	V_81
irq_set_noprobe	,	F_54
reg_base	,	V_4
of_device_id	,	V_69
"Couldn't allocate IRQ domain\n"	,	L_7
IORESOURCE_MEM	,	V_82
value	,	V_12
irq_chip	,	V_54
GPIO_OUT_STATUS	,	F_20
GPIO_GPPWR_OFFSET	,	V_8
GPIO_GPCTR0_ITR_SHIFT	,	V_47
readl	,	F_12
LOCK_CODE	,	V_9
"Debounce value %u not in range\n"	,	L_1
writel	,	F_4
GPIO_GPCTR0_ITR_CMD_BOTH_EDGE	,	V_43
match	,	V_70
set_irq_flags	,	F_53
kona_gpio	,	V_13
BIT	,	F_16
lvl_type	,	V_36
bcm_kona_gpio_probe	,	F_57
bcm_kona_gpio_set_lockcode_bank	,	F_3
gpio_chip	,	V_2
container_of	,	F_2
bcm_kona_gpio_irq_ack	,	F_28
irq_set_handler_data	,	F_70
GPIO_INT_MASK	,	F_32
gpio	,	V_11
IS_ERR	,	F_65
