# Optimized-Median-Filtering-Algorithm-for-Image-Denoising
Designed and implemented an 3x3 median filter architecture for image processing, by reducing comparators and pipeline stages to improve speed and reduce resource usage complexity, enabling real-time performance for FPGA-based systems. â€“ Technology Used : Verilog HDL, Xilinx Vivado, MATLAB.
