#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001fd78b3c230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fd78ba2c50 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_000001fd78b7fc10 .functor NOT 1, L_000001fd78bf9430, C4<0>, C4<0>, C4<0>;
L_000001fd78b7f890 .functor XOR 8, L_000001fd78bf9bb0, L_000001fd78bf91b0, C4<00000000>, C4<00000000>;
L_000001fd78b7f580 .functor XOR 8, L_000001fd78b7f890, L_000001fd78bf8030, C4<00000000>, C4<00000000>;
v000001fd78b7d8d0_0 .net *"_ivl_10", 7 0, L_000001fd78bf8030;  1 drivers
v000001fd78b7da10_0 .net *"_ivl_12", 7 0, L_000001fd78b7f580;  1 drivers
v000001fd78b7db50_0 .net *"_ivl_2", 7 0, L_000001fd78bf9890;  1 drivers
v000001fd78b7ddd0_0 .net *"_ivl_4", 7 0, L_000001fd78bf9bb0;  1 drivers
v000001fd78b7e190_0 .net *"_ivl_6", 7 0, L_000001fd78bf91b0;  1 drivers
v000001fd78b7dbf0_0 .net *"_ivl_8", 7 0, L_000001fd78b7f890;  1 drivers
v000001fd78b7de70_0 .var "clk", 0 0;
v000001fd78bf9390_0 .net "in", 254 0, v000001fd78b7e0f0_0;  1 drivers
v000001fd78bf8df0_0 .net "out_dut", 7 0, v000001fd78b7d830_0;  1 drivers
v000001fd78bf9c50_0 .net "out_ref", 7 0, v000001fd78b7d650_0;  1 drivers
v000001fd78bf9570_0 .var/2u "stats1", 159 0;
v000001fd78bf96b0_0 .var/2u "strobe", 0 0;
v000001fd78bf80d0_0 .net "tb_match", 0 0, L_000001fd78bf9430;  1 drivers
v000001fd78bf8670_0 .net "tb_mismatch", 0 0, L_000001fd78b7fc10;  1 drivers
v000001fd78bf9930_0 .net "wavedrom_enable", 0 0, v000001fd78b7d970_0;  1 drivers
v000001fd78bf97f0_0 .net "wavedrom_title", 511 0, v000001fd78b7dc90_0;  1 drivers
L_000001fd78bf9890 .concat [ 8 0 0 0], v000001fd78b7d650_0;
L_000001fd78bf9bb0 .concat [ 8 0 0 0], v000001fd78b7d650_0;
L_000001fd78bf91b0 .concat [ 8 0 0 0], v000001fd78b7d830_0;
L_000001fd78bf8030 .concat [ 8 0 0 0], v000001fd78b7d650_0;
L_000001fd78bf9430 .cmp/eeq 8, L_000001fd78bf9890, L_000001fd78b7f580;
S_000001fd78b782a0 .scope module, "good1" "RefModule" 3 93, 4 2 0, S_000001fd78ba2c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 255 "in";
    .port_info 1 /OUTPUT 8 "out";
v000001fd78b7dfb0_0 .net "in", 254 0, v000001fd78b7e0f0_0;  alias, 1 drivers
v000001fd78b7d650_0 .var "out", 7 0;
E_000001fd78ba3a00 .event edge, v000001fd78b7dfb0_0;
S_000001fd78b76250 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 9, 4 9 0, S_000001fd78b782a0;
 .timescale -12 -12;
v000001fd78b7d790_0 .var/2s "i", 31 0;
S_000001fd78b763e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 6 0, S_000001fd78ba2c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 255 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000001fd78b7d470_0 .net "clk", 0 0, v000001fd78b7de70_0;  1 drivers
v000001fd78b7e0f0_0 .var "in", 254 0;
v000001fd78b7d970_0 .var "wavedrom_enable", 0 0;
v000001fd78b7dc90_0 .var "wavedrom_title", 511 0;
E_000001fd78ba42c0 .event posedge, v000001fd78b7d470_0;
E_000001fd78ba3e00/0 .event negedge, v000001fd78b7d470_0;
E_000001fd78ba3e00/1 .event posedge, v000001fd78b7d470_0;
E_000001fd78ba3e00 .event/or E_000001fd78ba3e00/0, E_000001fd78ba3e00/1;
S_000001fd78b8fc70 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001fd78b763e0;
 .timescale -12 -12;
v000001fd78b7d330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001fd78b8fe00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001fd78b763e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001fd78b8ff90 .scope module, "top_module1" "TopModule" 3 97, 5 2 0, S_000001fd78ba2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "in";
    .port_info 1 /OUTPUT 8 "out";
v000001fd78b7dd30_0 .var "count", 7 0;
v000001fd78b7d6f0_0 .net "in", 254 0, v000001fd78b7e0f0_0;  alias, 1 drivers
v000001fd78b7d830_0 .var "out", 7 0;
S_000001fd78b86940 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 11, 5 11 0, S_000001fd78b8ff90;
 .timescale 0 0;
v000001fd78b7d510_0 .var/2s "i", 31 0;
S_000001fd78b86ad0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 103, 3 103 0, S_000001fd78ba2c50;
 .timescale -12 -12;
E_000001fd78ba3ec0 .event edge, v000001fd78bf96b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001fd78bf96b0_0;
    %nor/r;
    %assign/vec4 v000001fd78bf96b0_0, 0;
    %wait E_000001fd78ba3ec0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001fd78b763e0;
T_3 ;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 3, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 3, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 7, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 43690, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 15728640, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba3e00;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001fd78b8fe00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd78ba3e00;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001fd78ba42c0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba42c0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 2147483647, 0, 31;
    %assign/vec4 v000001fd78b7e0f0_0, 0;
    %wait E_000001fd78ba42c0;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001fd78b782a0;
T_4 ;
Ewait_0 .event/or E_000001fd78ba3a00, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd78b7d650_0, 0, 8;
    %fork t_1, S_000001fd78b76250;
    %jmp t_0;
    .scope S_000001fd78b76250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd78b7d790_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001fd78b7d790_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000001fd78b7d650_0;
    %load/vec4 v000001fd78b7dfb0_0;
    %load/vec4 v000001fd78b7d790_0;
    %part/s 1;
    %pad/u 8;
    %add;
    %store/vec4 v000001fd78b7d650_0, 0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78b7d790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd78b7d790_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000001fd78b782a0;
t_0 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fd78b8ff90;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd78b7dd30_0, 0, 8;
    %fork t_3, S_000001fd78b86940;
    %jmp t_2;
    .scope S_000001fd78b86940;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd78b7d510_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fd78b7d510_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fd78b7d6f0_0;
    %load/vec4 v000001fd78b7d510_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78b7dd30_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v000001fd78b7dd30_0, 0, 8;
T_5.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78b7d510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001fd78b7d510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001fd78b8ff90;
t_2 %join;
    %load/vec4 v000001fd78b7dd30_0;
    %store/vec4 v000001fd78b7d830_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000001fd78ba2c50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78b7de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd78bf96b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001fd78ba2c50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001fd78b7de70_0;
    %inv;
    %store/vec4 v000001fd78b7de70_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001fd78ba2c50;
T_8 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v000001fd78b7d470_0, v000001fd78bf8670_0, v000001fd78bf9390_0, v000001fd78bf9c50_0, v000001fd78bf8df0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001fd78ba2c50;
T_9 ;
    %load/vec4 v000001fd78bf9570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001fd78bf9570_0, 64, 32>, &PV<v000001fd78bf9570_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 115 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001fd78bf9570_0, 128, 32>, &PV<v000001fd78bf9570_0, 0, 32> {0 0 0};
    %vpi_call/w 3 116 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 117 "$display", "Mismatches: %1d in %1d samples", &PV<v000001fd78bf9570_0, 128, 32>, &PV<v000001fd78bf9570_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001fd78ba2c50;
T_10 ;
    %wait E_000001fd78ba3e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78bf9570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd78bf9570_0, 4, 32;
    %load/vec4 v000001fd78bf80d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001fd78bf9570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd78bf9570_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fd78bf9570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd78bf9570_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001fd78bf9c50_0;
    %load/vec4 v000001fd78bf9c50_0;
    %load/vec4 v000001fd78bf8df0_0;
    %xor;
    %load/vec4 v000001fd78bf9c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001fd78bf9570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd78bf9570_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001fd78bf9570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd78bf9570_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fd78ba2c50;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 140 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 141 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob030_popcount255_test.sv";
    "dataset_code-complete-iccad2023/Prob030_popcount255_ref.sv";
    "results\deepseek-r1_14b_0shot_temp0.0\Prob030_popcount255/Prob030_popcount255_sample01.sv";
