Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct  6 14:53:31 2024
| Host         : DESKTOP-MII2473 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ladner_fisher_16_timing_summary_routed.rpt -pb ladner_fisher_16_timing_summary_routed.pb -rpx ladner_fisher_16_timing_summary_routed.rpx -warn_on_violation
| Design       : ladner_fisher_16
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.774ns  (logic 4.150ns (38.514%)  route 6.625ns (61.486%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.152     5.348    gen_block_layer3_3
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.152     5.500 r  sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.456     7.956    sum_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         2.819    10.774 r  sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.774    sum[8]
    G19                                                               r  sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.765ns  (logic 3.924ns (36.450%)  route 6.841ns (63.550%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.525     5.721    gen_block_layer3_3
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     5.845 r  sum_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.299     8.144    sum_OBUF[14]
    D19                  OBUF (Prop_obuf_I_O)         2.621    10.765 r  sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.765    sum[14]
    D19                                                               r  sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.600ns  (logic 4.409ns (41.600%)  route 6.190ns (58.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  A_IBUF[8]_inst/O
                         net (fo=4, routed)           2.413     3.364    A_IBUF[8]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.152     3.516 r  sum_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.612     4.128    prop_block_layer1_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.358     4.486 r  sum_OBUF[15]_inst_i_6/O
                         net (fo=5, routed)           0.851     5.336    prop_block_layer2_5
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.326     5.662 r  sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.315     7.977    sum_OBUF[15]
    D18                  OBUF (Prop_obuf_I_O)         2.622    10.600 r  sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.600    sum[15]
    D18                                                               r  sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 3.926ns (37.118%)  route 6.652ns (62.882%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.322     5.518    gen_block_layer3_3
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.642 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.313     7.954    carry_out_OBUF
    D17                  OBUF (Prop_obuf_I_O)         2.623    10.578 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.578    carry_out
    D17                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.544ns  (logic 3.918ns (37.157%)  route 6.626ns (62.843%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.353     5.549    gen_block_layer3_3
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.256     7.929    sum_OBUF[12]
    F18                  OBUF (Prop_obuf_I_O)         2.615    10.544 r  sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.544    sum[12]
    F18                                                               r  sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.420ns  (logic 3.926ns (37.673%)  route 6.495ns (62.327%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.141     5.337    gen_block_layer3_3
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.124     5.461 r  sum_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.337     7.798    sum_OBUF[10]
    E19                  OBUF (Prop_obuf_I_O)         2.623    10.420 r  sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.420    sum[10]
    E19                                                               r  sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.417ns  (logic 4.167ns (40.005%)  route 6.250ns (59.995%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  A_IBUF[8]_inst/O
                         net (fo=4, routed)           2.410     3.361    A_IBUF[8]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.124     3.485 r  sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.695     4.180    gen_block_layer1_4
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.150     4.330 r  sum_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.677     5.007    gen_block_layer2_5
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.326     5.333 r  sum_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.468     7.801    sum_OBUF[13]
    G18                  OBUF (Prop_obuf_I_O)         2.616    10.417 r  sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.417    sum[13]
    G18                                                               r  sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 3.931ns (37.757%)  route 6.480ns (62.243%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.346     5.542    gen_block_layer3_3
    SLICE_X0Y26          LUT5 (Prop_lut5_I1_O)        0.124     5.666 r  sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.117     7.783    sum_OBUF[11]
    E18                  OBUF (Prop_obuf_I_O)         2.628    10.411 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.411    sum[11]
    E18                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 3.901ns (37.706%)  route 6.445ns (62.294%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          1.144     5.340    gen_block_layer3_3
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.124     5.464 r  sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.284     7.748    sum_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         2.598    10.347 r  sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.347    sum[7]
    H17                                                               r  sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 3.915ns (37.869%)  route 6.424ns (62.131%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.005     2.936    A_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.060 r  sum_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           1.012     4.072    gen_block_layer1_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  sum_OBUF[15]_inst_i_5/O
                         net (fo=10, routed)          0.972     5.168    gen_block_layer3_3
    SLICE_X0Y24          LUT6 (Prop_lut6_I4_O)        0.124     5.292 r  sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.434     7.726    sum_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         2.612    10.339 r  sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.339    sum[9]
    H19                                                               r  sum[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[11]
                            (input port)
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.368ns (59.810%)  route 0.919ns (40.190%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  B[11] (IN)
                         net (fo=0)                   0.000     0.000    B[11]
    M19                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  B_IBUF[11]_inst/O
                         net (fo=6, routed)           0.388     0.567    B_IBUF[11]
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.045     0.612 r  sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.531     1.142    sum_OBUF[11]
    E18                  OBUF (Prop_obuf_I_O)         1.145     2.287 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.287    sum[11]
    E18                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.395ns (59.555%)  route 0.947ns (40.445%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.386     0.552    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.049     0.601 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.161    sum_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.181     2.342 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.342    sum[1]
    L18                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.333ns (56.337%)  route 1.033ns (43.663%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  B_IBUF[3]_inst/O
                         net (fo=5, routed)           0.367     0.535    B_IBUF[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.580 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.667     1.247    sum_OBUF[5]
    K19                  OBUF (Prop_obuf_I_O)         1.120     2.367 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    sum[5]
    K19                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.330ns (55.419%)  route 1.070ns (44.581%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[7]_inst/O
                         net (fo=5, routed)           0.421     0.577    B_IBUF[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045     0.622 r  sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.649     1.271    sum_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         1.129     2.401 r  sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.401    sum[9]
    H19                                                               r  sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.348ns (55.806%)  route 1.067ns (44.195%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.465     0.633    B_IBUF[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.678 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.280    sum_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.135     2.415 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.415    sum[2]
    J18                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.317ns (54.314%)  route 1.108ns (45.686%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[7]_inst/O
                         net (fo=5, routed)           0.499     0.655    B_IBUF[7]
    SLICE_X0Y24          LUT3 (Prop_lut3_I2_O)        0.045     0.700 r  sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.309    sum_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         1.116     2.424 r  sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.424    sum[7]
    H17                                                               r  sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.339ns (55.051%)  route 1.093ns (44.949%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.522     0.687    B_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.732 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.572     1.304    sum_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.129     2.432 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.432    sum[0]
    K18                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.409ns (57.178%)  route 1.055ns (42.822%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  B_IBUF[3]_inst/O
                         net (fo=5, routed)           0.444     0.613    B_IBUF[3]
    SLICE_X1Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.658 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.269    sum_OBUF[3]
    J17                  OBUF (Prop_obuf_I_O)         1.196     2.465 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.465    sum[3]
    J17                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[12]
                            (input port)
  Destination:            sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.389ns (55.721%)  route 1.104ns (44.279%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  B[12] (IN)
                         net (fo=0)                   0.000     0.000    B[12]
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[12]_inst/O
                         net (fo=5, routed)           0.478     0.645    B_IBUF[12]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  sum_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.059     0.748    prop_12
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.793 r  sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.568     1.361    sum_OBUF[12]
    F18                  OBUF (Prop_obuf_I_O)         1.132     2.493 r  sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.493    sum[12]
    F18                                                               r  sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[8]
                            (input port)
  Destination:            sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.390ns (55.478%)  route 1.115ns (44.522%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B[8] (IN)
                         net (fo=0)                   0.000     0.000    B[8]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_IBUF[8]_inst/O
                         net (fo=4, routed)           0.432     0.584    B_IBUF[8]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.042     0.626 r  sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.683     1.309    sum_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.196     2.505 r  sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.505    sum[8]
    G19                                                               r  sum[8] (OUT)
  -------------------------------------------------------------------    -------------------





