{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734066108682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734066108683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:01:48 2024 " "Processing started: Fri Dec 13 02:01:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734066108683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066108683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066108683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734066109197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734066109197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.v 6 6 " "Found 6 design units, including 6 entities, in source file neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116674 ""} { "Info" "ISGN_ENTITY_NAME" "2 Z " "Found entity 2: Z" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116674 ""} { "Info" "ISGN_ENTITY_NAME" "3 input_neuron " "Found entity 3: input_neuron" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116674 ""} { "Info" "ISGN_ENTITY_NAME" "4 hidden_neuron " "Found entity 4: hidden_neuron" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116674 ""} { "Info" "ISGN_ENTITY_NAME" "5 softmax_sum " "Found entity 5: softmax_sum" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116674 ""} { "Info" "ISGN_ENTITY_NAME" "6 softmax_neuron " "Found entity 6: softmax_neuron" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miscellaneous.v 4 4 " "Found 4 design units, including 4 entities, in source file miscellaneous.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_parametrized " "Found entity 1: multiplexer_parametrized" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116677 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116677 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory_parametrized " "Found entity 3: memory_parametrized" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116677 ""} { "Info" "ISGN_ENTITY_NAME" "4 bin_to_7seg " "Found entity 4: bin_to_7seg" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer.v 4 4 " "Found 4 design units, including 4 entities, in source file layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_layer " "Found entity 1: input_layer" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116680 ""} { "Info" "ISGN_ENTITY_NAME" "2 hidden_layer " "Found entity 2: hidden_layer" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116680 ""} { "Info" "ISGN_ENTITY_NAME" "3 output_softmax_layer " "Found entity 3: output_softmax_layer" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116680 ""} { "Info" "ISGN_ENTITY_NAME" "4 layer_control " "Found entity 4: layer_control" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 6 6 " "Found 6 design units, including 6 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ieee754_to_parts " "Found entity 1: ieee754_to_parts" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116683 ""} { "Info" "ISGN_ENTITY_NAME" "2 ieee754_compare " "Found entity 2: ieee754_compare" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116683 ""} { "Info" "ISGN_ENTITY_NAME" "3 ieee754_adder " "Found entity 3: ieee754_adder" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116683 ""} { "Info" "ISGN_ENTITY_NAME" "4 ieee754_multiplier " "Found entity 4: ieee754_multiplier" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116683 ""} { "Info" "ISGN_ENTITY_NAME" "5 ieee754_divider " "Found entity 5: ieee754_divider" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116683 ""} { "Info" "ISGN_ENTITY_NAME" "6 ieee754_natural_exponential " "Found entity 6: ieee754_natural_exponential" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetworkfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetworkfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 NeuralNetworkFPGA " "Found entity 1: NeuralNetworkFPGA" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116686 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Processor.v(31) " "Verilog HDL information at Processor.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734066116689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/processor.v 9 9 " "Found 9 design units, including 9 entities, in source file output_files/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_unit " "Found entity 2: control_unit" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "4 arithmetic_logic_unit " "Found entity 4: arithmetic_logic_unit" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "5 data_cache " "Found entity 5: data_cache" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "6 instruction_cache " "Found entity 6: instruction_cache" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "7 clock_control " "Found entity 7: clock_control" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "8 register_file " "Found entity 8: register_file" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor " "Found entity 9: processor" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734066116690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116690 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/NeuralNetwork.v " "Can't analyze file -- file output_files/NeuralNetwork.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1734066116695 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ieee745ALU.v " "Can't analyze file -- file ieee745ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1734066116701 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock NeuralNetworkFPGA.v(145) " "Verilog HDL Implicit Net warning at NeuralNetworkFPGA.v(145): created implicit net for \"clock\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Processor.v(555) " "Verilog HDL Instantiation warning at Processor.v(555): instance has no name" {  } { { "output_files/Processor.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/Processor.v" 555 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1734066116706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NeuralNetworkFPGA " "Elaborating entity \"NeuralNetworkFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734066116752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "label1 NeuralNetworkFPGA.v(111) " "Verilog HDL or VHDL warning at NeuralNetworkFPGA.v(111): object \"label1\" assigned a value but never read" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734066116753 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "label2 NeuralNetworkFPGA.v(111) " "Verilog HDL or VHDL warning at NeuralNetworkFPGA.v(111): object \"label2\" assigned a value but never read" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734066116753 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "label3 NeuralNetworkFPGA.v(111) " "Verilog HDL or VHDL warning at NeuralNetworkFPGA.v(111): object \"label3\" assigned a value but never read" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734066116753 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 NeuralNetworkFPGA.v(100) " "Output port \"HEX0\" at NeuralNetworkFPGA.v(100) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 NeuralNetworkFPGA.v(101) " "Output port \"HEX1\" at NeuralNetworkFPGA.v(101) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 NeuralNetworkFPGA.v(102) " "Output port \"HEX2\" at NeuralNetworkFPGA.v(102) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 NeuralNetworkFPGA.v(103) " "Output port \"HEX3\" at NeuralNetworkFPGA.v(103) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 NeuralNetworkFPGA.v(104) " "Output port \"HEX4\" at NeuralNetworkFPGA.v(104) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 NeuralNetworkFPGA.v(105) " "Output port \"HEX5\" at NeuralNetworkFPGA.v(105) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 NeuralNetworkFPGA.v(106) " "Output port \"HEX6\" at NeuralNetworkFPGA.v(106) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 NeuralNetworkFPGA.v(108) " "Output port \"HEX7\" at NeuralNetworkFPGA.v(108) has no driver" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116758 "|NeuralNetworkFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer_control layer_control:lc " "Elaborating entity \"layer_control\" for hierarchy \"layer_control:lc\"" {  } { { "NeuralNetworkFPGA.v" "lc" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116807 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "weight_memory_address layer.v(182) " "Output port \"weight_memory_address\" at layer.v(182) has no driver" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116807 "|NeuralNetworkFPGA|layer_control:lc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "layer_state layer.v(183) " "Output port \"layer_state\" at layer.v(183) has no driver" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116807 "|NeuralNetworkFPGA|layer_control:lc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enable_layers layer.v(184) " "Output port \"enable_layers\" at layer.v(184) has no driver" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116807 "|NeuralNetworkFPGA|layer_control:lc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "deltafunction layer.v(186) " "Output port \"deltafunction\" at layer.v(186) has no driver" {  } { { "layer.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734066116808 "|NeuralNetworkFPGA|layer_control:lc"}
{ "Warning" "WSGN_EMPTY_SHELL" "layer_control " "Entity \"layer_control\" contains only dangling pins" {  } { { "NeuralNetworkFPGA.v" "lc" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 140 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1734066116808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_layer input_layer:il " "Elaborating entity \"input_layer\" for hierarchy \"input_layer:il\"" {  } { { "NeuralNetworkFPGA.v" "il" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_neuron input_layer:il\|input_neuron:n0 " "Elaborating entity \"input_neuron\" for hierarchy \"input_layer:il\|input_neuron:n0\"" {  } { { "layer.v" "n0" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hidden_layer hidden_layer:hl1 " "Elaborating entity \"hidden_layer\" for hierarchy \"hidden_layer:hl1\"" {  } { { "NeuralNetworkFPGA.v" "hl1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hidden_neuron hidden_layer:hl1\|hidden_neuron:n0 " "Elaborating entity \"hidden_neuron\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\"" {  } { { "layer.v" "n0" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 neuron.v(228) " "Verilog HDL assignment warning at neuron.v(228): truncated value with size 32 to match size of target (2)" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116843 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 neuron.v(231) " "Verilog HDL assignment warning at neuron.v(231): truncated value with size 32 to match size of target (2)" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116843 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_parametrized hidden_layer:hl1\|hidden_neuron:n0\|multiplexer_parametrized:mux " "Elaborating entity \"multiplexer_parametrized\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|multiplexer_parametrized:mux\"" {  } { { "neuron.v" "mux" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parametrized hidden_layer:hl1\|hidden_neuron:n0\|memory_parametrized:mem " "Elaborating entity \"memory_parametrized\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|memory_parametrized:mem\"" {  } { { "neuron.v" "mem" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116846 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_enable miscellaneous.v(65) " "Verilog HDL Always Construct warning at miscellaneous.v(65): variable \"write_enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data miscellaneous.v(64) " "Verilog HDL Always Construct warning at miscellaneous.v(64): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] miscellaneous.v(64) " "Inferred latch for \"read_data\[0\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] miscellaneous.v(64) " "Inferred latch for \"read_data\[1\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] miscellaneous.v(64) " "Inferred latch for \"read_data\[2\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] miscellaneous.v(64) " "Inferred latch for \"read_data\[3\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] miscellaneous.v(64) " "Inferred latch for \"read_data\[4\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] miscellaneous.v(64) " "Inferred latch for \"read_data\[5\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] miscellaneous.v(64) " "Inferred latch for \"read_data\[6\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] miscellaneous.v(64) " "Inferred latch for \"read_data\[7\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] miscellaneous.v(64) " "Inferred latch for \"read_data\[8\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] miscellaneous.v(64) " "Inferred latch for \"read_data\[9\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] miscellaneous.v(64) " "Inferred latch for \"read_data\[10\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] miscellaneous.v(64) " "Inferred latch for \"read_data\[11\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] miscellaneous.v(64) " "Inferred latch for \"read_data\[12\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] miscellaneous.v(64) " "Inferred latch for \"read_data\[13\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116848 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] miscellaneous.v(64) " "Inferred latch for \"read_data\[14\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] miscellaneous.v(64) " "Inferred latch for \"read_data\[15\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] miscellaneous.v(64) " "Inferred latch for \"read_data\[16\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] miscellaneous.v(64) " "Inferred latch for \"read_data\[17\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] miscellaneous.v(64) " "Inferred latch for \"read_data\[18\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] miscellaneous.v(64) " "Inferred latch for \"read_data\[19\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] miscellaneous.v(64) " "Inferred latch for \"read_data\[20\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] miscellaneous.v(64) " "Inferred latch for \"read_data\[21\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] miscellaneous.v(64) " "Inferred latch for \"read_data\[22\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] miscellaneous.v(64) " "Inferred latch for \"read_data\[23\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] miscellaneous.v(64) " "Inferred latch for \"read_data\[24\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] miscellaneous.v(64) " "Inferred latch for \"read_data\[25\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] miscellaneous.v(64) " "Inferred latch for \"read_data\[26\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] miscellaneous.v(64) " "Inferred latch for \"read_data\[27\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] miscellaneous.v(64) " "Inferred latch for \"read_data\[28\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] miscellaneous.v(64) " "Inferred latch for \"read_data\[29\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] miscellaneous.v(64) " "Inferred latch for \"read_data\[30\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] miscellaneous.v(64) " "Inferred latch for \"read_data\[31\]\" at miscellaneous.v(64)" {  } { { "miscellaneous.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/miscellaneous.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z hidden_layer:hl1\|hidden_neuron:n0\|Z:Z " "Elaborating entity \"Z\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\"" {  } { { "neuron.v" "Z" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee754_multiplier hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\|ieee754_multiplier:M1 " "Elaborating entity \"ieee754_multiplier\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\|ieee754_multiplier:M1\"" {  } { { "neuron.v" "M1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(156) " "Verilog HDL assignment warning at alu.v(156): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116852 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_multiplier:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee754_adder hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\|ieee754_adder:A1 " "Elaborating entity \"ieee754_adder\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\|ieee754_adder:A1\"" {  } { { "neuron.v" "A1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(102) " "Verilog HDL assignment warning at alu.v(102): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116856 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(113) " "Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116856 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i alu.v(88) " "Verilog HDL Always Construct warning at alu.v(88): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734066116856 "|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee754_compare hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\|ieee754_adder:A1\|ieee754_compare:comp_abs " "Elaborating entity \"ieee754_compare\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|Z:Z\|ieee754_adder:A1\|ieee754_compare:comp_abs\"" {  } { { "alu.v" "comp_abs" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu hidden_layer:hl1\|hidden_neuron:n0\|relu:relu " "Elaborating entity \"relu\" for hierarchy \"hidden_layer:hl1\|hidden_neuron:n0\|relu:relu\"" {  } { { "neuron.v" "relu" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_softmax_layer output_softmax_layer:sl " "Elaborating entity \"output_softmax_layer\" for hierarchy \"output_softmax_layer:sl\"" {  } { { "NeuralNetworkFPGA.v" "sl" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softmax_sum output_softmax_layer:sl\|softmax_sum:ss " "Elaborating entity \"softmax_sum\" for hierarchy \"output_softmax_layer:sl\|softmax_sum:ss\"" {  } { { "layer.v" "ss" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softmax_neuron output_softmax_layer:sl\|softmax_neuron:sn1 " "Elaborating entity \"softmax_neuron\" for hierarchy \"output_softmax_layer:sl\|softmax_neuron:sn1\"" {  } { { "layer.v" "sn1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 neuron.v(470) " "Verilog HDL assignment warning at neuron.v(470): truncated value with size 32 to match size of target (2)" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116941 "|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 neuron.v(473) " "Verilog HDL assignment warning at neuron.v(473): truncated value with size 32 to match size of target (2)" {  } { { "neuron.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116941 "|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee754_natural_exponential output_softmax_layer:sl\|softmax_neuron:sn1\|ieee754_natural_exponential:E1 " "Elaborating entity \"ieee754_natural_exponential\" for hierarchy \"output_softmax_layer:sl\|softmax_neuron:sn1\|ieee754_natural_exponential:E1\"" {  } { { "neuron.v" "E1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu.v(380) " "Verilog HDL assignment warning at alu.v(380): truncated value with size 32 to match size of target (3)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116953 "|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu.v(410) " "Verilog HDL assignment warning at alu.v(410): truncated value with size 32 to match size of target (3)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116953 "|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee754_divider output_softmax_layer:sl\|softmax_neuron:sn1\|ieee754_natural_exponential:E1\|ieee754_divider:D1 " "Elaborating entity \"ieee754_divider\" for hierarchy \"output_softmax_layer:sl\|softmax_neuron:sn1\|ieee754_natural_exponential:E1\|ieee754_divider:D1\"" {  } { { "alu.v" "D1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu.v(265) " "Verilog HDL assignment warning at alu.v(265): truncated value with size 32 to match size of target (3)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116959 "|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee754_divider output_softmax_layer:sl\|softmax_neuron:sn1\|ieee754_divider:D1 " "Elaborating entity \"ieee754_divider\" for hierarchy \"output_softmax_layer:sl\|softmax_neuron:sn1\|ieee754_divider:D1\"" {  } { { "neuron.v" "D1" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/neuron.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066116967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu.v(265) " "Verilog HDL assignment warning at alu.v(265): truncated value with size 32 to match size of target (3)" {  } { { "alu.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/alu.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734066116970 "|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[31\] " "Net \"output_softmax_layer:sl\|ns2_ss\[31\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[31\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[30\] " "Net \"output_softmax_layer:sl\|ns2_ss\[30\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[30\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[29\] " "Net \"output_softmax_layer:sl\|ns2_ss\[29\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[29\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[28\] " "Net \"output_softmax_layer:sl\|ns2_ss\[28\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[28\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[27\] " "Net \"output_softmax_layer:sl\|ns2_ss\[27\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[27\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[26\] " "Net \"output_softmax_layer:sl\|ns2_ss\[26\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[26\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[25\] " "Net \"output_softmax_layer:sl\|ns2_ss\[25\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[25\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[24\] " "Net \"output_softmax_layer:sl\|ns2_ss\[24\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[24\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[23\] " "Net \"output_softmax_layer:sl\|ns2_ss\[23\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[23\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[22\] " "Net \"output_softmax_layer:sl\|ns2_ss\[22\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[22\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[21\] " "Net \"output_softmax_layer:sl\|ns2_ss\[21\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[21\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[20\] " "Net \"output_softmax_layer:sl\|ns2_ss\[20\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[20\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[19\] " "Net \"output_softmax_layer:sl\|ns2_ss\[19\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[19\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[18\] " "Net \"output_softmax_layer:sl\|ns2_ss\[18\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[18\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[17\] " "Net \"output_softmax_layer:sl\|ns2_ss\[17\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[17\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[16\] " "Net \"output_softmax_layer:sl\|ns2_ss\[16\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[16\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[15\] " "Net \"output_softmax_layer:sl\|ns2_ss\[15\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[15\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[14\] " "Net \"output_softmax_layer:sl\|ns2_ss\[14\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[14\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[13\] " "Net \"output_softmax_layer:sl\|ns2_ss\[13\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[13\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[12\] " "Net \"output_softmax_layer:sl\|ns2_ss\[12\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[12\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[11\] " "Net \"output_softmax_layer:sl\|ns2_ss\[11\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[11\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[10\] " "Net \"output_softmax_layer:sl\|ns2_ss\[10\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[10\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[9\] " "Net \"output_softmax_layer:sl\|ns2_ss\[9\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[9\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[8\] " "Net \"output_softmax_layer:sl\|ns2_ss\[8\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[8\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[7\] " "Net \"output_softmax_layer:sl\|ns2_ss\[7\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[7\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[6\] " "Net \"output_softmax_layer:sl\|ns2_ss\[6\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[6\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[5\] " "Net \"output_softmax_layer:sl\|ns2_ss\[5\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[5\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[4\] " "Net \"output_softmax_layer:sl\|ns2_ss\[4\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[4\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[3\] " "Net \"output_softmax_layer:sl\|ns2_ss\[3\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[3\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[2\] " "Net \"output_softmax_layer:sl\|ns2_ss\[2\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[2\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[1\] " "Net \"output_softmax_layer:sl\|ns2_ss\[1\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[1\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "output_softmax_layer:sl\|ns2_ss\[0\] " "Net \"output_softmax_layer:sl\|ns2_ss\[0\]\" is missing source, defaulting to GND" {  } { { "layer.v" "ns2_ss\[0\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/layer.v" 113 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734066117541 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[31\] " "Net \"alpha\[31\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[31\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[30\] " "Net \"alpha\[30\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[30\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[29\] " "Net \"alpha\[29\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[29\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[28\] " "Net \"alpha\[28\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[28\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[27\] " "Net \"alpha\[27\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[27\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[26\] " "Net \"alpha\[26\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[26\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[25\] " "Net \"alpha\[25\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[25\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[24\] " "Net \"alpha\[24\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[24\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[23\] " "Net \"alpha\[23\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[23\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[22\] " "Net \"alpha\[22\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[22\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[21\] " "Net \"alpha\[21\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[21\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[20\] " "Net \"alpha\[20\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[20\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[19\] " "Net \"alpha\[19\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[19\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[18\] " "Net \"alpha\[18\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[18\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[17\] " "Net \"alpha\[17\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[17\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[16\] " "Net \"alpha\[16\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[16\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[15\] " "Net \"alpha\[15\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[15\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[14\] " "Net \"alpha\[14\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[14\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[13\] " "Net \"alpha\[13\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[13\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[12\] " "Net \"alpha\[12\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[12\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[11\] " "Net \"alpha\[11\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[11\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[10\] " "Net \"alpha\[10\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[10\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[9\] " "Net \"alpha\[9\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[9\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[8\] " "Net \"alpha\[8\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[8\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[7\] " "Net \"alpha\[7\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[7\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[6\] " "Net \"alpha\[6\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[6\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[5\] " "Net \"alpha\[5\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[5\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[4\] " "Net \"alpha\[4\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[4\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[3\] " "Net \"alpha\[3\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[3\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[2\] " "Net \"alpha\[2\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[2\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[1\] " "Net \"alpha\[1\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[1\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[0\] " "Net \"alpha\[0\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[0\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117586 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734066117586 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "clock" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 145 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[31\] " "Net \"alpha\[31\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[31\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[30\] " "Net \"alpha\[30\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[30\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[29\] " "Net \"alpha\[29\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[29\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[28\] " "Net \"alpha\[28\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[28\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[27\] " "Net \"alpha\[27\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[27\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[26\] " "Net \"alpha\[26\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[26\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[25\] " "Net \"alpha\[25\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[25\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[24\] " "Net \"alpha\[24\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[24\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[23\] " "Net \"alpha\[23\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[23\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[22\] " "Net \"alpha\[22\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[22\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[21\] " "Net \"alpha\[21\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[21\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[20\] " "Net \"alpha\[20\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[20\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[19\] " "Net \"alpha\[19\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[19\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[18\] " "Net \"alpha\[18\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[18\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[17\] " "Net \"alpha\[17\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[17\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[16\] " "Net \"alpha\[16\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[16\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[15\] " "Net \"alpha\[15\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[15\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[14\] " "Net \"alpha\[14\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[14\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[13\] " "Net \"alpha\[13\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[13\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[12\] " "Net \"alpha\[12\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[12\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[11\] " "Net \"alpha\[11\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[11\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[10\] " "Net \"alpha\[10\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[10\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[9\] " "Net \"alpha\[9\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[9\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[8\] " "Net \"alpha\[8\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[8\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[7\] " "Net \"alpha\[7\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[7\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[6\] " "Net \"alpha\[6\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[6\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[5\] " "Net \"alpha\[5\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[5\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[4\] " "Net \"alpha\[4\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[4\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[3\] " "Net \"alpha\[3\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[3\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[2\] " "Net \"alpha\[2\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[2\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[1\] " "Net \"alpha\[1\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[1\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[0\] " "Net \"alpha\[0\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[0\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117591 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734066117591 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "clock" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 145 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[31\] " "Net \"alpha\[31\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[31\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[30\] " "Net \"alpha\[30\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[30\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[29\] " "Net \"alpha\[29\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[29\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[28\] " "Net \"alpha\[28\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[28\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[27\] " "Net \"alpha\[27\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[27\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[26\] " "Net \"alpha\[26\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[26\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[25\] " "Net \"alpha\[25\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[25\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[24\] " "Net \"alpha\[24\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[24\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[23\] " "Net \"alpha\[23\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[23\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[22\] " "Net \"alpha\[22\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[22\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[21\] " "Net \"alpha\[21\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[21\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[20\] " "Net \"alpha\[20\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[20\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[19\] " "Net \"alpha\[19\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[19\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[18\] " "Net \"alpha\[18\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[18\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[17\] " "Net \"alpha\[17\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[17\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[16\] " "Net \"alpha\[16\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[16\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[15\] " "Net \"alpha\[15\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[15\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[14\] " "Net \"alpha\[14\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[14\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[13\] " "Net \"alpha\[13\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[13\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[12\] " "Net \"alpha\[12\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[12\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[11\] " "Net \"alpha\[11\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[11\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[10\] " "Net \"alpha\[10\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[10\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[9\] " "Net \"alpha\[9\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[9\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[8\] " "Net \"alpha\[8\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[8\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[7\] " "Net \"alpha\[7\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[7\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[6\] " "Net \"alpha\[6\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[6\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[5\] " "Net \"alpha\[5\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[5\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[4\] " "Net \"alpha\[4\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[4\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[3\] " "Net \"alpha\[3\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[3\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[2\] " "Net \"alpha\[2\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[2\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[1\] " "Net \"alpha\[1\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[1\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alpha\[0\] " "Net \"alpha\[0\]\" is missing source, defaulting to GND" {  } { { "NeuralNetworkFPGA.v" "alpha\[0\]" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734066117595 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734066117595 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734066118367 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734066118380 "|NeuralNetworkFPGA|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734066118380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734066118414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/NeuralNetworkFPGA.map.smsg " "Generated suppressed messages file C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/NeuralNetworkFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066118508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734066118644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734066118644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734066118680 "|NeuralNetworkFPGA|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734066118680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734066118681 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734066118681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734066118681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 248 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734066118719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:01:58 2024 " "Processing ended: Fri Dec 13 02:01:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734066118719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734066118719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734066118719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734066118719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734066120213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734066120213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:01:59 2024 " "Processing started: Fri Dec 13 02:01:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734066120213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734066120213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734066120213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734066120373 ""}
{ "Info" "0" "" "Project  = NeuralNetworkFPGA" {  } {  } 0 0 "Project  = NeuralNetworkFPGA" 0 0 "Fitter" 0 0 1734066120373 ""}
{ "Info" "0" "" "Revision = NeuralNetworkFPGA" {  } {  } 0 0 "Revision = NeuralNetworkFPGA" 0 0 "Fitter" 0 0 1734066120374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734066120460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734066120461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NeuralNetworkFPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"NeuralNetworkFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734066120481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734066120549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734066120549 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734066120897 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734066120903 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734066121037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734066121037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734066121040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734066121040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734066121040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734066121040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734066121040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734066121040 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734066121041 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 76 " "No exact pin location assignment(s) for 42 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734066121823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NeuralNetworkFPGA.sdc " "Synopsys Design Constraints File file not found: 'NeuralNetworkFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734066122043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734066122043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1734066122043 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1734066122044 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734066122044 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1734066122044 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734066122045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734066122046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734066122046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734066122047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734066122047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734066122048 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734066122048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734066122048 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734066122048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734066122048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1734066122048 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734066122048 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 0 42 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 0 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1734066122054 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1734066122054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734066122054 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 65 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 18 47 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734066122055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1734066122055 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734066122055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734066122118 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1734066122121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734066124824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734066124975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734066125021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734066126084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734066126084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734066126366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734066129652 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734066129652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734066129826 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1734066129826 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734066129826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734066129828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734066129938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734066129954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734066130196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734066130197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734066130469 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734066130969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/NeuralNetworkFPGA.fit.smsg " "Generated suppressed messages file C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/output_files/NeuralNetworkFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734066131457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6669 " "Peak virtual memory: 6669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734066131815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:02:11 2024 " "Processing ended: Fri Dec 13 02:02:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734066131815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734066131815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734066131815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734066131815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734066133083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734066133084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:02:12 2024 " "Processing started: Fri Dec 13 02:02:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734066133084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734066133084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734066133084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1734066133475 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734066135972 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734066136102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734066136363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:02:16 2024 " "Processing ended: Fri Dec 13 02:02:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734066136363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734066136363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734066136363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734066136363 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734066137057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734066137850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734066137851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:02:17 2024 " "Processing started: Fri Dec 13 02:02:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734066137851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734066137851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NeuralNetworkFPGA -c NeuralNetworkFPGA " "Command: quartus_sta NeuralNetworkFPGA -c NeuralNetworkFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734066137851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734066137978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734066138238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734066138238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734066138316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734066138316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NeuralNetworkFPGA.sdc " "Synopsys Design Constraints File file not found: 'NeuralNetworkFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734066138818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734066138818 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1734066138818 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1734066138819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734066138819 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1734066138819 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734066138820 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1734066138828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734066138830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066138834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066138845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066138849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066138852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066138855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066138857 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734066138879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734066138901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734066139133 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734066139200 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1734066139200 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1734066139200 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1734066139201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139246 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734066139253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734066139319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1734066139320 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1734066139320 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1734066139320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734066139347 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734066139742 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734066139742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734066139830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:02:19 2024 " "Processing ended: Fri Dec 13 02:02:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734066139830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734066139830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734066139830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734066139830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1734066141079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734066141080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:02:20 2024 " "Processing started: Fri Dec 13 02:02:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734066141080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734066141080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734066141080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1734066141607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NeuralNetworkFPGA.vo C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/simulation/questa/ simulation " "Generated file NeuralNetworkFPGA.vo in folder \"C:/Development/FederatedEdgeComputing/FederatedLearningFPGA/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1734066141676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734066141715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:02:21 2024 " "Processing ended: Fri Dec 13 02:02:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734066141715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734066141715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734066141715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734066141715 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 261 s " "Quartus Prime Full Compilation was successful. 0 errors, 261 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734066142458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734066155988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734066155989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:02:35 2024 " "Processing started: Fri Dec 13 02:02:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734066155989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1734066155989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp NeuralNetworkFPGA -c NeuralNetworkFPGA --netlist_type=sgate " "Command: quartus_npp NeuralNetworkFPGA -c NeuralNetworkFPGA --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1734066155989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1734066156241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734066159328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:02:39 2024 " "Processing ended: Fri Dec 13 02:02:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734066159328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734066159328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734066159328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1734066159328 ""}
