evCRAM64X1DL6_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devCRAM64X1DL6_S : device CLMS
{
    parameter
    (
        config bit CP_INITC[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEC = "RAM",
        config string CP_RAM_LUTC_DIH = "LI",
        config string CP_RAM_LUTC_DIL = "LI",
        config string CP_MASK_LUT6C = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_WCK_SEL = "LOCAL",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        input C0,
        input C1,
        input C2,
        input C3,
        input C4,
        input C5,
        input M2,
        input CD,
        output Y2,

        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
        input M1,
        input WE,
        input CLK,
        input NEXT_CLK
    );
};

structure netlist of devCRAM64X1DL6_S
{
    wire  ntM1      ;
    wire  ntC5      ;
    wire  ntC4      ;
    wire  ntC3      ;
    wire  ntC2      ;
    wire  ntC1      ;
    wire  ntC0      ;
    wire  ntM2      ;
    wire  ntCD      ;
    wire  ntL6C     ;

    wire  ntD5      ;
    wire  ntD4      ;
    wire  ntD3      ;
    wire  ntD2      ;
    wire  ntD1      ;
    wire  ntD0      ;
    
    wire  ntWE      ;
    wire  ntCLK     ;
    wire  ntNEXT_CLK;
    wire ntWCLK     ;
    wire ntCLKR     ;
    
    ntM1        <= M1      ;
    ntC5        <= C5      ;
    ntC4        <= C4      ;
    ntC3        <= C3      ;
    ntC2        <= C2      ;
    ntC1        <= C1      ;
    ntC0        <= C0      ;
    ntM2        <= M2      ;
    ntCD        <= CD      ;
    Y2          <= ntL6C   ;

    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    ntWE        <= WE      ;
    ntCLK       <= CLK     ;
    ntNEXT_CLK  <= NEXT_CLK;

    device LUT6S FYC
    parameter map
    (
        CP_INIT         => CP_INITC       ,
        CP_MODE         => CP_MODEC       ,
        CP_MASK_LUT6    => CP_MASK_LUT6C  ,
        CP_RAM_LUT_DIL  => CP_RAM_LUTC_DIL,
        CP_RAM_LUT_DIH  => CP_RAM_LUTC_DIH,
        CP_M1_SEL       => 1'b0           ,
        CP_M2_SEL       => 1'b1           ,
        CP_RAM32_EN     => CP_RAM32_EN    ,
        CP_RAM_MODE     => CP_RAM_MODE
    )
    port map
    (
        A0      => ntC0                                 ,
        A1      => ntC1                                 ,
        A2      => ntC2                                 ,
        A3      => ntC3                                 ,
        A4      => ntC4                                 ,
        A5      => ntC5                                 ,
        WA      => {ntD5, ntD4, ntD3, ntD2, ntD1, ntD0} ,
        M1      => ntM1                                 ,
        M2      => ntM2                                 ,
        WCK     => ntWCLK                               ,
        WE      => ntWE                                 ,
        MX      => ntM2                                 ,
        XD      => ntCD                                 ,
        L6      => ntL6C
    );

    device MUX2_P WCKMUX
    parameter map
    (
        SEL => CP_WCK_SEL
    )
    port map
    (
        DOUT  => ntWCLK    ,
        DI0   => ntNEXT_CLK,
        DI1   => ntCLKR
    );

    device CLK_POLMUX CLKPOLMUX
    parameter map
    (
        CP_CLK_POL   =>   CP_CLK_POL
    )
    port map
    (   
        Y            =>   ntCLKR,
        DIN1         =>   ntCLK,
        DIN0         =>   ntCLK
    );
}; // end of structure netlist of devCRAM64X1DL6_S




