// Seed: 3719061873
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    output id_11
);
  assign id_9 = 1;
  logic id_12;
  assign id_6 = id_1[1|1];
  assign id_4 = id_8;
  logic id_13;
  assign id_2 = 1'b0;
endmodule
