
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d9c  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6001320c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  60013214  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001e0  200005b0  600137bc  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018b7  00000000  00000000  00020a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d902  00000000  00000000  00022342  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000173e  00000000  00000000  0002fc44  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003575  00000000  00000000  00031382  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002f9c  00000000  00000000  000348f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000047ef  00000000  00000000  00037894  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000325a  00000000  00000000  0003c083  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005743c  00000000  00000000  0003f2dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00096719  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  0009673e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
     4a0:	b580      	push	{r7, lr}
     4a2:	af00      	add	r7, sp, #0
	//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 1);
     4a4:	f04f 000f 	mov.w	r0, #15
     4a8:	f04f 0101 	mov.w	r1, #1
     4ac:	f001 fe54 	bl	2158 <MSS_GPIO_set_output>
	firing = 1;
     4b0:	f240 6330 	movw	r3, #1584	; 0x630
     4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b8:	f04f 0201 	mov.w	r2, #1
     4bc:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
     4be:	f240 6338 	movw	r3, #1592	; 0x638
     4c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c6:	f04f 0200 	mov.w	r2, #0
     4ca:	601a      	str	r2, [r3, #0]
	return;
}
     4cc:	bd80      	pop	{r7, pc}
     4ce:	bf00      	nop

000004d0 <stop_gun>:

void stop_gun(){
     4d0:	b580      	push	{r7, lr}
     4d2:	af00      	add	r7, sp, #0
	//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     4d4:	f04f 000f 	mov.w	r0, #15
     4d8:	f04f 0100 	mov.w	r1, #0
     4dc:	f001 fe3c 	bl	2158 <MSS_GPIO_set_output>
	firing = 0;
     4e0:	f240 6330 	movw	r3, #1584	; 0x630
     4e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e8:	f04f 0200 	mov.w	r2, #0
     4ec:	601a      	str	r2, [r3, #0]
	return;
}
     4ee:	bd80      	pop	{r7, pc}

000004f0 <pull_trigger>:

void pull_trigger() {
     4f0:	b580      	push	{r7, lr}
     4f2:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_1, 204);
     4f4:	f240 6028 	movw	r0, #1576	; 0x628
     4f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4fc:	f04f 0101 	mov.w	r1, #1
     500:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     504:	f005 fcf4 	bl	5ef0 <PWM_set_duty_cycle>
	triggering = 1;
     508:	f240 6314 	movw	r3, #1556	; 0x614
     50c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     510:	f04f 0201 	mov.w	r2, #1
     514:	601a      	str	r2, [r3, #0]
}
     516:	bd80      	pop	{r7, pc}

00000518 <release_trigger>:

void release_trigger() {
     518:	b580      	push	{r7, lr}
     51a:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_1, 60);
     51c:	f240 6028 	movw	r0, #1576	; 0x628
     520:	f2c2 0000 	movt	r0, #8192	; 0x2000
     524:	f04f 0101 	mov.w	r1, #1
     528:	f04f 023c 	mov.w	r2, #60	; 0x3c
     52c:	f005 fce0 	bl	5ef0 <PWM_set_duty_cycle>
	triggering = 0;
     530:	f240 6314 	movw	r3, #1556	; 0x614
     534:	f2c2 0300 	movt	r3, #8192	; 0x2000
     538:	f04f 0200 	mov.w	r2, #0
     53c:	601a      	str	r2, [r3, #0]
}
     53e:	bd80      	pop	{r7, pc}

00000540 <set_trigger>:

void set_trigger(int butt) {
     540:	b580      	push	{r7, lr}
     542:	b082      	sub	sp, #8
     544:	af00      	add	r7, sp, #0
     546:	6078      	str	r0, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, butt);
     548:	687b      	ldr	r3, [r7, #4]
     54a:	f240 6028 	movw	r0, #1576	; 0x628
     54e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     552:	f04f 0101 	mov.w	r1, #1
     556:	461a      	mov	r2, r3
     558:	f005 fcca 	bl	5ef0 <PWM_set_duty_cycle>
}
     55c:	f107 0708 	add.w	r7, r7, #8
     560:	46bd      	mov	sp, r7
     562:	bd80      	pop	{r7, pc}

00000564 <pwm_init>:

void pwm_init(){
     564:	b580      	push	{r7, lr}
     566:	af00      	add	r7, sp, #0
	//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
     568:	f240 6024 	movw	r0, #1572	; 0x624
     56c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     570:	f240 0100 	movw	r1, #0
     574:	f2c4 0105 	movt	r1, #16389	; 0x4005
     578:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
     57c:	f2c0 0205 	movt	r2, #5
     580:	f44f 7380 	mov.w	r3, #256	; 0x100
     584:	f005 fa58 	bl	5a38 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
     588:	f240 6028 	movw	r0, #1576	; 0x628
     58c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     590:	f240 1100 	movw	r1, #256	; 0x100
     594:	f2c4 0105 	movt	r1, #16389	; 0x4005
     598:	f240 32e7 	movw	r2, #999	; 0x3e7
     59c:	f240 73cf 	movw	r3, #1999	; 0x7cf
     5a0:	f005 fa4a 	bl	5a38 <PWM_init>
}
     5a4:	bd80      	pop	{r7, pc}
     5a6:	bf00      	nop

000005a8 <wheel1>:

void wheel1(int pwm){
     5a8:	b580      	push	{r7, lr}
     5aa:	b082      	sub	sp, #8
     5ac:	af00      	add	r7, sp, #0
     5ae:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel1
	if (pwm == 0){
     5b0:	687b      	ldr	r3, [r7, #4]
     5b2:	2b00      	cmp	r3, #0
     5b4:	d110      	bne.n	5d8 <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
     5b6:	f240 6024 	movw	r0, #1572	; 0x624
     5ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5be:	f04f 0101 	mov.w	r1, #1
     5c2:	f005 fb9d 	bl	5d00 <PWM_disable>
		PWM_disable(&motors, PWM_2);
     5c6:	f240 6024 	movw	r0, #1572	; 0x624
     5ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5ce:	f04f 0102 	mov.w	r1, #2
     5d2:	f005 fb95 	bl	5d00 <PWM_disable>
     5d6:	e03b      	b.n	650 <wheel1+0xa8>
	}
	else if (pwm > 0){
     5d8:	687b      	ldr	r3, [r7, #4]
     5da:	2b00      	cmp	r3, #0
     5dc:	dd1a      	ble.n	614 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);
     5de:	687b      	ldr	r3, [r7, #4]
     5e0:	f240 6024 	movw	r0, #1572	; 0x624
     5e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5e8:	f04f 0101 	mov.w	r1, #1
     5ec:	461a      	mov	r2, r3
     5ee:	f005 fc7f 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
     5f2:	f240 6024 	movw	r0, #1572	; 0x624
     5f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5fa:	f04f 0101 	mov.w	r1, #1
     5fe:	f005 faf5 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_2);
     602:	f240 6024 	movw	r0, #1572	; 0x624
     606:	f2c2 0000 	movt	r0, #8192	; 0x2000
     60a:	f04f 0102 	mov.w	r1, #2
     60e:	f005 fb77 	bl	5d00 <PWM_disable>
     612:	e01d      	b.n	650 <wheel1+0xa8>
	}
	else {
		pwm = pwm * -1;
     614:	687b      	ldr	r3, [r7, #4]
     616:	f1c3 0300 	rsb	r3, r3, #0
     61a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);
     61c:	687b      	ldr	r3, [r7, #4]
     61e:	f240 6024 	movw	r0, #1572	; 0x624
     622:	f2c2 0000 	movt	r0, #8192	; 0x2000
     626:	f04f 0102 	mov.w	r1, #2
     62a:	461a      	mov	r2, r3
     62c:	f005 fc60 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
     630:	f240 6024 	movw	r0, #1572	; 0x624
     634:	f2c2 0000 	movt	r0, #8192	; 0x2000
     638:	f04f 0102 	mov.w	r1, #2
     63c:	f005 fad6 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_1);
     640:	f240 6024 	movw	r0, #1572	; 0x624
     644:	f2c2 0000 	movt	r0, #8192	; 0x2000
     648:	f04f 0101 	mov.w	r1, #1
     64c:	f005 fb58 	bl	5d00 <PWM_disable>
	}
	return;
}
     650:	f107 0708 	add.w	r7, r7, #8
     654:	46bd      	mov	sp, r7
     656:	bd80      	pop	{r7, pc}

00000658 <wheel2>:

void wheel2(int pwm){
     658:	b580      	push	{r7, lr}
     65a:	b082      	sub	sp, #8
     65c:	af00      	add	r7, sp, #0
     65e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
     660:	687b      	ldr	r3, [r7, #4]
     662:	2b00      	cmp	r3, #0
     664:	d110      	bne.n	688 <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
     666:	f240 6024 	movw	r0, #1572	; 0x624
     66a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     66e:	f04f 0103 	mov.w	r1, #3
     672:	f005 fb45 	bl	5d00 <PWM_disable>
		PWM_disable(&motors, PWM_4);
     676:	f240 6024 	movw	r0, #1572	; 0x624
     67a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     67e:	f04f 0104 	mov.w	r1, #4
     682:	f005 fb3d 	bl	5d00 <PWM_disable>
     686:	e03b      	b.n	700 <wheel2+0xa8>
	}
	else if (pwm > 0){
     688:	687b      	ldr	r3, [r7, #4]
     68a:	2b00      	cmp	r3, #0
     68c:	dd1a      	ble.n	6c4 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);
     68e:	687b      	ldr	r3, [r7, #4]
     690:	f240 6024 	movw	r0, #1572	; 0x624
     694:	f2c2 0000 	movt	r0, #8192	; 0x2000
     698:	f04f 0103 	mov.w	r1, #3
     69c:	461a      	mov	r2, r3
     69e:	f005 fc27 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
     6a2:	f240 6024 	movw	r0, #1572	; 0x624
     6a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6aa:	f04f 0103 	mov.w	r1, #3
     6ae:	f005 fa9d 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_4);
     6b2:	f240 6024 	movw	r0, #1572	; 0x624
     6b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6ba:	f04f 0104 	mov.w	r1, #4
     6be:	f005 fb1f 	bl	5d00 <PWM_disable>
     6c2:	e01d      	b.n	700 <wheel2+0xa8>
	}
	else {
		pwm = pwm * -1;
     6c4:	687b      	ldr	r3, [r7, #4]
     6c6:	f1c3 0300 	rsb	r3, r3, #0
     6ca:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);
     6cc:	687b      	ldr	r3, [r7, #4]
     6ce:	f240 6024 	movw	r0, #1572	; 0x624
     6d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6d6:	f04f 0104 	mov.w	r1, #4
     6da:	461a      	mov	r2, r3
     6dc:	f005 fc08 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
     6e0:	f240 6024 	movw	r0, #1572	; 0x624
     6e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6e8:	f04f 0104 	mov.w	r1, #4
     6ec:	f005 fa7e 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_3);
     6f0:	f240 6024 	movw	r0, #1572	; 0x624
     6f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6f8:	f04f 0103 	mov.w	r1, #3
     6fc:	f005 fb00 	bl	5d00 <PWM_disable>
	}
	return;
}
     700:	f107 0708 	add.w	r7, r7, #8
     704:	46bd      	mov	sp, r7
     706:	bd80      	pop	{r7, pc}

00000708 <wheel3>:

void wheel3(int pwm){
     708:	b580      	push	{r7, lr}
     70a:	b082      	sub	sp, #8
     70c:	af00      	add	r7, sp, #0
     70e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
     710:	687b      	ldr	r3, [r7, #4]
     712:	2b00      	cmp	r3, #0
     714:	d110      	bne.n	738 <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
     716:	f240 6024 	movw	r0, #1572	; 0x624
     71a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     71e:	f04f 0105 	mov.w	r1, #5
     722:	f005 faed 	bl	5d00 <PWM_disable>
		PWM_disable(&motors, PWM_6);
     726:	f240 6024 	movw	r0, #1572	; 0x624
     72a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     72e:	f04f 0106 	mov.w	r1, #6
     732:	f005 fae5 	bl	5d00 <PWM_disable>
     736:	e03b      	b.n	7b0 <wheel3+0xa8>
	}
	else if (pwm > 0){
     738:	687b      	ldr	r3, [r7, #4]
     73a:	2b00      	cmp	r3, #0
     73c:	dd1a      	ble.n	774 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);
     73e:	687b      	ldr	r3, [r7, #4]
     740:	f240 6024 	movw	r0, #1572	; 0x624
     744:	f2c2 0000 	movt	r0, #8192	; 0x2000
     748:	f04f 0105 	mov.w	r1, #5
     74c:	461a      	mov	r2, r3
     74e:	f005 fbcf 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
     752:	f240 6024 	movw	r0, #1572	; 0x624
     756:	f2c2 0000 	movt	r0, #8192	; 0x2000
     75a:	f04f 0105 	mov.w	r1, #5
     75e:	f005 fa45 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_6);
     762:	f240 6024 	movw	r0, #1572	; 0x624
     766:	f2c2 0000 	movt	r0, #8192	; 0x2000
     76a:	f04f 0106 	mov.w	r1, #6
     76e:	f005 fac7 	bl	5d00 <PWM_disable>
     772:	e01d      	b.n	7b0 <wheel3+0xa8>
	}
	else {
		pwm = pwm * -1;
     774:	687b      	ldr	r3, [r7, #4]
     776:	f1c3 0300 	rsb	r3, r3, #0
     77a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);
     77c:	687b      	ldr	r3, [r7, #4]
     77e:	f240 6024 	movw	r0, #1572	; 0x624
     782:	f2c2 0000 	movt	r0, #8192	; 0x2000
     786:	f04f 0106 	mov.w	r1, #6
     78a:	461a      	mov	r2, r3
     78c:	f005 fbb0 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
     790:	f240 6024 	movw	r0, #1572	; 0x624
     794:	f2c2 0000 	movt	r0, #8192	; 0x2000
     798:	f04f 0106 	mov.w	r1, #6
     79c:	f005 fa26 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_5);
     7a0:	f240 6024 	movw	r0, #1572	; 0x624
     7a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7a8:	f04f 0105 	mov.w	r1, #5
     7ac:	f005 faa8 	bl	5d00 <PWM_disable>
	}
	return;
}
     7b0:	f107 0708 	add.w	r7, r7, #8
     7b4:	46bd      	mov	sp, r7
     7b6:	bd80      	pop	{r7, pc}

000007b8 <wheel4>:

void wheel4(int pwm){
     7b8:	b580      	push	{r7, lr}
     7ba:	b082      	sub	sp, #8
     7bc:	af00      	add	r7, sp, #0
     7be:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
     7c0:	687b      	ldr	r3, [r7, #4]
     7c2:	2b00      	cmp	r3, #0
     7c4:	d110      	bne.n	7e8 <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
     7c6:	f240 6024 	movw	r0, #1572	; 0x624
     7ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7ce:	f04f 0107 	mov.w	r1, #7
     7d2:	f005 fa95 	bl	5d00 <PWM_disable>
		PWM_disable(&motors, PWM_8);
     7d6:	f240 6024 	movw	r0, #1572	; 0x624
     7da:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7de:	f04f 0108 	mov.w	r1, #8
     7e2:	f005 fa8d 	bl	5d00 <PWM_disable>
     7e6:	e03b      	b.n	860 <wheel4+0xa8>
	}
	else if (pwm > 0){
     7e8:	687b      	ldr	r3, [r7, #4]
     7ea:	2b00      	cmp	r3, #0
     7ec:	dd1a      	ble.n	824 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);
     7ee:	687b      	ldr	r3, [r7, #4]
     7f0:	f240 6024 	movw	r0, #1572	; 0x624
     7f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7f8:	f04f 0107 	mov.w	r1, #7
     7fc:	461a      	mov	r2, r3
     7fe:	f005 fb77 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
     802:	f240 6024 	movw	r0, #1572	; 0x624
     806:	f2c2 0000 	movt	r0, #8192	; 0x2000
     80a:	f04f 0107 	mov.w	r1, #7
     80e:	f005 f9ed 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_8);
     812:	f240 6024 	movw	r0, #1572	; 0x624
     816:	f2c2 0000 	movt	r0, #8192	; 0x2000
     81a:	f04f 0108 	mov.w	r1, #8
     81e:	f005 fa6f 	bl	5d00 <PWM_disable>
     822:	e01d      	b.n	860 <wheel4+0xa8>
	}
	else {
		pwm = pwm * -1;
     824:	687b      	ldr	r3, [r7, #4]
     826:	f1c3 0300 	rsb	r3, r3, #0
     82a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);
     82c:	687b      	ldr	r3, [r7, #4]
     82e:	f240 6024 	movw	r0, #1572	; 0x624
     832:	f2c2 0000 	movt	r0, #8192	; 0x2000
     836:	f04f 0108 	mov.w	r1, #8
     83a:	461a      	mov	r2, r3
     83c:	f005 fb58 	bl	5ef0 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
     840:	f240 6024 	movw	r0, #1572	; 0x624
     844:	f2c2 0000 	movt	r0, #8192	; 0x2000
     848:	f04f 0108 	mov.w	r1, #8
     84c:	f005 f9ce 	bl	5bec <PWM_enable>
		PWM_disable(&motors, PWM_7);
     850:	f240 6024 	movw	r0, #1572	; 0x624
     854:	f2c2 0000 	movt	r0, #8192	; 0x2000
     858:	f04f 0107 	mov.w	r1, #7
     85c:	f005 fa50 	bl	5d00 <PWM_disable>
	}
	return;
}
     860:	f107 0708 	add.w	r7, r7, #8
     864:	46bd      	mov	sp, r7
     866:	bd80      	pop	{r7, pc}

00000868 <set_gun_angle>:

void set_gun_angle(int angle){
     868:	b580      	push	{r7, lr}
     86a:	b082      	sub	sp, #8
     86c:	af00      	add	r7, sp, #0
     86e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          angle is a number between 0 and 204
	//EFFECTS: Sets angle of gun on robot
	angle += 46;
     870:	687b      	ldr	r3, [r7, #4]
     872:	f103 032e 	add.w	r3, r3, #46	; 0x2e
     876:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
     878:	687b      	ldr	r3, [r7, #4]
     87a:	f240 6028 	movw	r0, #1576	; 0x628
     87e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     882:	f04f 0101 	mov.w	r1, #1
     886:	461a      	mov	r2, r3
     888:	f005 fb32 	bl	5ef0 <PWM_set_duty_cycle>
	return;
}
     88c:	f107 0708 	add.w	r7, r7, #8
     890:	46bd      	mov	sp, r7
     892:	bd80      	pop	{r7, pc}

00000894 <range_init>:

void range_init() {
     894:	b580      	push	{r7, lr}
     896:	af00      	add	r7, sp, #0
	ACE_init();
     898:	f003 fe14 	bl	44c4 <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
     89c:	f642 1030 	movw	r0, #10544	; 0x2930
     8a0:	f2c0 0001 	movt	r0, #1
     8a4:	f004 fbd4 	bl	5050 <ACE_get_channel_handle>
     8a8:	4603      	mov	r3, r0
     8aa:	461a      	mov	r2, r3
     8ac:	f240 6334 	movw	r3, #1588	; 0x634
     8b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8b4:	701a      	strb	r2, [r3, #0]
}
     8b6:	bd80      	pop	{r7, pc}

000008b8 <wait>:

void wait(int x) {
     8b8:	b480      	push	{r7}
     8ba:	b083      	sub	sp, #12
     8bc:	af00      	add	r7, sp, #0
     8be:	6078      	str	r0, [r7, #4]
	for (; x > 0; x--);
     8c0:	e003      	b.n	8ca <wait+0x12>
     8c2:	687b      	ldr	r3, [r7, #4]
     8c4:	f103 33ff 	add.w	r3, r3, #4294967295
     8c8:	607b      	str	r3, [r7, #4]
     8ca:	687b      	ldr	r3, [r7, #4]
     8cc:	2b00      	cmp	r3, #0
     8ce:	dcf8      	bgt.n	8c2 <wait+0xa>
}
     8d0:	f107 070c 	add.w	r7, r7, #12
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <get_range>:

int get_range() {
     8dc:	b580      	push	{r7, lr}
     8de:	b086      	sub	sp, #24
     8e0:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
     8e2:	f240 6334 	movw	r3, #1588	; 0x634
     8e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ea:	781b      	ldrb	r3, [r3, #0]
     8ec:	4618      	mov	r0, r3
     8ee:	f004 fc13 	bl	5118 <ACE_get_ppe_sample>
     8f2:	4603      	mov	r3, r0
     8f4:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
     8f6:	88fb      	ldrh	r3, [r7, #6]
     8f8:	4618      	mov	r0, r3
     8fa:	f007 f967 	bl	7bcc <__aeabi_ui2d>
     8fe:	4602      	mov	r2, r0
     900:	460b      	mov	r3, r1
     902:	4610      	mov	r0, r2
     904:	4619      	mov	r1, r3
     906:	a316      	add	r3, pc, #88	; (adr r3, 960 <get_range+0x84>)
     908:	e9d3 2300 	ldrd	r2, r3, [r3]
     90c:	f007 fafe 	bl	7f0c <__aeabi_ddiv>
     910:	4602      	mov	r2, r0
     912:	460b      	mov	r3, r1
     914:	4610      	mov	r0, r2
     916:	4619      	mov	r1, r3
     918:	f04f 0200 	mov.w	r2, #0
     91c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     920:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
     924:	f007 f9c8 	bl	7cb8 <__aeabi_dmul>
     928:	4602      	mov	r2, r0
     92a:	460b      	mov	r3, r1
     92c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
     930:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
     934:	a30c      	add	r3, pc, #48	; (adr r3, 968 <get_range+0x8c>)
     936:	e9d3 2300 	ldrd	r2, r3, [r3]
     93a:	f007 f9bd 	bl	7cb8 <__aeabi_dmul>
     93e:	4602      	mov	r2, r0
     940:	460b      	mov	r3, r1
     942:	4610      	mov	r0, r2
     944:	4619      	mov	r1, r3
     946:	f007 fbc9 	bl	80dc <__aeabi_d2iz>
     94a:	4603      	mov	r3, r0
     94c:	617b      	str	r3, [r7, #20]
	return inches;
     94e:	697b      	ldr	r3, [r7, #20]
}
     950:	4618      	mov	r0, r3
     952:	f107 0718 	add.w	r7, r7, #24
     956:	46bd      	mov	sp, r7
     958:	bd80      	pop	{r7, pc}
     95a:	bf00      	nop
     95c:	f3af 8000 	nop.w
     960:	00000000 	.word	0x00000000
     964:	40affe00 	.word	0x40affe00
     968:	00000000 	.word	0x00000000
     96c:	40598000 	.word	0x40598000

00000970 <moveTurret>:

void moveTurret(int delta) {
     970:	b580      	push	{r7, lr}
     972:	b082      	sub	sp, #8
     974:	af00      	add	r7, sp, #0
     976:	6078      	str	r0, [r7, #4]
	if (!delta)
     978:	687b      	ldr	r3, [r7, #4]
     97a:	2b00      	cmp	r3, #0
     97c:	d030      	beq.n	9e0 <moveTurret+0x70>
		return;
	curr_angle += delta;
     97e:	f240 6310 	movw	r3, #1552	; 0x610
     982:	f2c2 0300 	movt	r3, #8192	; 0x2000
     986:	681a      	ldr	r2, [r3, #0]
     988:	687b      	ldr	r3, [r7, #4]
     98a:	441a      	add	r2, r3
     98c:	f240 6310 	movw	r3, #1552	; 0x610
     990:	f2c2 0300 	movt	r3, #8192	; 0x2000
     994:	601a      	str	r2, [r3, #0]
	if (curr_angle < 5)
     996:	f240 6310 	movw	r3, #1552	; 0x610
     99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     99e:	681b      	ldr	r3, [r3, #0]
     9a0:	2b04      	cmp	r3, #4
     9a2:	dc06      	bgt.n	9b2 <moveTurret+0x42>
		curr_angle = 5;
     9a4:	f240 6310 	movw	r3, #1552	; 0x610
     9a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ac:	f04f 0205 	mov.w	r2, #5
     9b0:	601a      	str	r2, [r3, #0]
	if (curr_angle > 204)
     9b2:	f240 6310 	movw	r3, #1552	; 0x610
     9b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ba:	681b      	ldr	r3, [r3, #0]
     9bc:	2bcc      	cmp	r3, #204	; 0xcc
     9be:	dd06      	ble.n	9ce <moveTurret+0x5e>
		curr_angle = 204;
     9c0:	f240 6310 	movw	r3, #1552	; 0x610
     9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9c8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     9cc:	601a      	str	r2, [r3, #0]
	set_gun_angle(curr_angle);
     9ce:	f240 6310 	movw	r3, #1552	; 0x610
     9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d6:	681b      	ldr	r3, [r3, #0]
     9d8:	4618      	mov	r0, r3
     9da:	f7ff ff45 	bl	868 <set_gun_angle>
     9de:	e000      	b.n	9e2 <moveTurret+0x72>
	return inches;
}

void moveTurret(int delta) {
	if (!delta)
		return;
     9e0:	bf00      	nop
	if (curr_angle < 5)
		curr_angle = 5;
	if (curr_angle > 204)
		curr_angle = 204;
	set_gun_angle(curr_angle);
}
     9e2:	f107 0708 	add.w	r7, r7, #8
     9e6:	46bd      	mov	sp, r7
     9e8:	bd80      	pop	{r7, pc}
     9ea:	bf00      	nop

000009ec <moveDatTrigger>:

void moveDatTrigger(int delta) {
     9ec:	b580      	push	{r7, lr}
     9ee:	b082      	sub	sp, #8
     9f0:	af00      	add	r7, sp, #0
     9f2:	6078      	str	r0, [r7, #4]
	if (!delta)
     9f4:	687b      	ldr	r3, [r7, #4]
     9f6:	2b00      	cmp	r3, #0
     9f8:	d030      	beq.n	a5c <moveDatTrigger+0x70>
		return;
	curr_trigger += delta;
     9fa:	f240 632c 	movw	r3, #1580	; 0x62c
     9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a02:	681a      	ldr	r2, [r3, #0]
     a04:	687b      	ldr	r3, [r7, #4]
     a06:	441a      	add	r2, r3
     a08:	f240 632c 	movw	r3, #1580	; 0x62c
     a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a10:	601a      	str	r2, [r3, #0]
	if (curr_trigger < 60)
     a12:	f240 632c 	movw	r3, #1580	; 0x62c
     a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a1a:	681b      	ldr	r3, [r3, #0]
     a1c:	2b3b      	cmp	r3, #59	; 0x3b
     a1e:	dc06      	bgt.n	a2e <moveDatTrigger+0x42>
		curr_trigger = 60;
     a20:	f240 632c 	movw	r3, #1580	; 0x62c
     a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a28:	f04f 023c 	mov.w	r2, #60	; 0x3c
     a2c:	601a      	str	r2, [r3, #0]
	if (curr_trigger > 204)
     a2e:	f240 632c 	movw	r3, #1580	; 0x62c
     a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a36:	681b      	ldr	r3, [r3, #0]
     a38:	2bcc      	cmp	r3, #204	; 0xcc
     a3a:	dd06      	ble.n	a4a <moveDatTrigger+0x5e>
		curr_trigger = 204;
     a3c:	f240 632c 	movw	r3, #1580	; 0x62c
     a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a44:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     a48:	601a      	str	r2, [r3, #0]
	set_trigger(curr_trigger);
     a4a:	f240 632c 	movw	r3, #1580	; 0x62c
     a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	4618      	mov	r0, r3
     a56:	f7ff fd73 	bl	540 <set_trigger>
     a5a:	e000      	b.n	a5e <moveDatTrigger+0x72>
	set_gun_angle(curr_angle);
}

void moveDatTrigger(int delta) {
	if (!delta)
		return;
     a5c:	bf00      	nop
	if (curr_trigger < 60)
		curr_trigger = 60;
	if (curr_trigger > 204)
		curr_trigger = 204;
	set_trigger(curr_trigger);
}
     a5e:	f107 0708 	add.w	r7, r7, #8
     a62:	46bd      	mov	sp, r7
     a64:	bd80      	pop	{r7, pc}
     a66:	bf00      	nop

00000a68 <tankControl>:

void tankControl(jx, jy, cx, cy) {
     a68:	b580      	push	{r7, lr}
     a6a:	b084      	sub	sp, #16
     a6c:	af00      	add	r7, sp, #0
     a6e:	60f8      	str	r0, [r7, #12]
     a70:	60b9      	str	r1, [r7, #8]
     a72:	607a      	str	r2, [r7, #4]
     a74:	603b      	str	r3, [r7, #0]
	wheel1(jx);
     a76:	68f8      	ldr	r0, [r7, #12]
     a78:	f7ff fd96 	bl	5a8 <wheel1>
	wheel3(cx);
     a7c:	6878      	ldr	r0, [r7, #4]
     a7e:	f7ff fe43 	bl	708 <wheel3>
	wheel2(jy);
     a82:	68b8      	ldr	r0, [r7, #8]
     a84:	f7ff fde8 	bl	658 <wheel2>
	wheel4(cy);
     a88:	6838      	ldr	r0, [r7, #0]
     a8a:	f7ff fe95 	bl	7b8 <wheel4>
}
     a8e:	f107 0710 	add.w	r7, r7, #16
     a92:	46bd      	mov	sp, r7
     a94:	bd80      	pop	{r7, pc}
     a96:	bf00      	nop

00000a98 <main>:

int main(){
     a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a9c:	b0ee      	sub	sp, #440	; 0x1b8
     a9e:	af04      	add	r7, sp, #16
	pwm_init();
     aa0:	f7ff fd60 	bl	564 <pwm_init>
	MSS_GPIO_init();
     aa4:	f001 fb04 	bl	20b0 <MSS_GPIO_init>
	range_init();
     aa8:	f7ff fef4 	bl	894 <range_init>
	MSS_GPIO_config(MSS_GPIO_15, MSS_GPIO_OUTPUT_MODE);
     aac:	f04f 000f 	mov.w	r0, #15
     ab0:	f04f 0105 	mov.w	r1, #5
     ab4:	f001 fb32 	bl	211c <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
     ab8:	f240 601c 	movw	r0, #1564	; 0x61c
     abc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ac0:	f240 2100 	movw	r1, #512	; 0x200
     ac4:	f2c4 0105 	movt	r1, #16389	; 0x4005
     ac8:	f04f 02a2 	mov.w	r2, #162	; 0xa2
     acc:	f04f 0301 	mov.w	r3, #1
     ad0:	f004 fb4c 	bl	516c <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
     ad4:	f04f 0300 	mov.w	r3, #0
     ad8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	int receive_size;
	size_t received;
	int joyx, joyy, cx, cy, start, fire, left, right;
	int startDown = 0;
     adc:	f04f 0300 	mov.w	r3, #0
     ae0:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	int mode = 0; // 0 for manual, 1 for automatic
     ae4:	f04f 0300 	mov.w	r3, #0
     ae8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	uint8_t tx[100];
	uint8_t size_buff[3];
	size_t txSize;
	int start_counter = 0;
     aec:	f04f 0300 	mov.w	r3, #0
     af0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
	firing = 0;
     af4:	f240 6330 	movw	r3, #1584	; 0x630
     af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afc:	f04f 0200 	mov.w	r2, #0
     b00:	601a      	str	r2, [r3, #0]
	curr_angle = 0;
     b02:	f240 6310 	movw	r3, #1552	; 0x610
     b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b0a:	f04f 0200 	mov.w	r2, #0
     b0e:	601a      	str	r2, [r3, #0]
	curr_trigger = 60;
     b10:	f240 632c 	movw	r3, #1580	; 0x62c
     b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b18:	f04f 023c 	mov.w	r2, #60	; 0x3c
     b1c:	601a      	str	r2, [r3, #0]
	shots_fired = 0;
     b1e:	f240 6318 	movw	r3, #1560	; 0x618
     b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b26:	f04f 0200 	mov.w	r2, #0
     b2a:	601a      	str	r2, [r3, #0]
	triggering = 0;
     b2c:	f240 6314 	movw	r3, #1556	; 0x614
     b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b34:	f04f 0200 	mov.w	r2, #0
     b38:	601a      	str	r2, [r3, #0]


	//release_trigger();
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     b3a:	f04f 000f 	mov.w	r0, #15
     b3e:	f04f 0100 	mov.w	r1, #0
     b42:	f001 fb09 	bl	2158 <MSS_GPIO_set_output>
		//wheel2(-255);
		//wheel3(255);
		//wheel4(-255);
	}*/
	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff, 1)));
     b46:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b4a:	f240 601c 	movw	r0, #1564	; 0x61c
     b4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b52:	4619      	mov	r1, r3
     b54:	f04f 0201 	mov.w	r2, #1
     b58:	f004 fdc6 	bl	56e8 <UART_get_rx>
     b5c:	4603      	mov	r3, r0
     b5e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
     b62:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     b66:	2b00      	cmp	r3, #0
     b68:	d0ed      	beq.n	b46 <main+0xae>
		if (buff[0] == '@') {
     b6a:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b6e:	781b      	ldrb	r3, [r3, #0]
     b70:	2b40      	cmp	r3, #64	; 0x40
     b72:	d11b      	bne.n	bac <main+0x114>
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
     b74:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b78:	f240 601c 	movw	r0, #1564	; 0x61c
     b7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b80:	4619      	mov	r1, r3
     b82:	f04f 0201 	mov.w	r2, #1
     b86:	f004 fdaf 	bl	56e8 <UART_get_rx>
     b8a:	4603      	mov	r3, r0
     b8c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
     b90:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     b94:	2b00      	cmp	r3, #0
     b96:	d0ed      	beq.n	b74 <main+0xdc>
			receive_size = buff[0];
     b98:	f107 0384 	add.w	r3, r7, #132	; 0x84
     b9c:	781b      	ldrb	r3, [r3, #0]
     b9e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
		}
		else
			continue;
		offset = 0;
     ba2:	f04f 0300 	mov.w	r3, #0
     ba6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
     baa:	e001      	b.n	bb0 <main+0x118>
		if (buff[0] == '@') {
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
			receive_size = buff[0];
		}
		else
			continue;
     bac:	e22f      	b.n	100e <PROCESS_STACK_SIZE+0xe>
			offset += received;
			receive_size -= received;
			if (receive_size <= 0) {
				break;
			}
		}
     bae:	bf00      	nop
		}
		else
			continue;
		offset = 0;
		while (1) {
			while (receive_size != 0 && !(received = UART_get_rx(&g_uart, buff + offset, receive_size)));
     bb0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     bb4:	2b00      	cmp	r3, #0
     bb6:	d014      	beq.n	be2 <main+0x14a>
     bb8:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
     bbc:	f107 0384 	add.w	r3, r7, #132	; 0x84
     bc0:	4413      	add	r3, r2
     bc2:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
     bc6:	f240 601c 	movw	r0, #1564	; 0x61c
     bca:	f2c2 0000 	movt	r0, #8192	; 0x2000
     bce:	4619      	mov	r1, r3
     bd0:	f004 fd8a 	bl	56e8 <UART_get_rx>
     bd4:	4603      	mov	r3, r0
     bd6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
     bda:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     bde:	2b00      	cmp	r3, #0
     be0:	d0e6      	beq.n	bb0 <main+0x118>
			offset += received;
     be2:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
     be6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     bea:	4413      	add	r3, r2
     bec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
			receive_size -= received;
     bf0:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
     bf4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     bf8:	ebc3 0302 	rsb	r3, r3, r2
     bfc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
			if (receive_size <= 0) {
     c00:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     c04:	2b00      	cmp	r3, #0
     c06:	dcd2      	bgt.n	bae <main+0x116>
				break;
			}
		}
		if (buff[offset - 1] != '\0')
     c08:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
     c0c:	f103 33ff 	add.w	r3, r3, #4294967295
     c10:	f107 0284 	add.w	r2, r7, #132	; 0x84
     c14:	5cd3      	ldrb	r3, [r2, r3]
     c16:	2b00      	cmp	r3, #0
     c18:	d000      	beq.n	c1c <main+0x184>
			continue;
     c1a:	e1f8      	b.n	100e <PROCESS_STACK_SIZE+0xe>
		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
     c1c:	f107 0184 	add.w	r1, r7, #132	; 0x84
     c20:	f107 0280 	add.w	r2, r7, #128	; 0x80
     c24:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     c28:	f107 0078 	add.w	r0, r7, #120	; 0x78
     c2c:	9000      	str	r0, [sp, #0]
     c2e:	f107 0074 	add.w	r0, r7, #116	; 0x74
     c32:	9001      	str	r0, [sp, #4]
     c34:	f107 006c 	add.w	r0, r7, #108	; 0x6c
     c38:	9002      	str	r0, [sp, #8]
     c3a:	f107 0070 	add.w	r0, r7, #112	; 0x70
     c3e:	9003      	str	r0, [sp, #12]
     c40:	4608      	mov	r0, r1
     c42:	f642 1144 	movw	r1, #10564	; 0x2944
     c46:	f2c0 0101 	movt	r1, #1
     c4a:	f007 fb51 	bl	82f0 <sscanf>
     c4e:	4603      	mov	r3, r0
     c50:	2b06      	cmp	r3, #6
     c52:	d007      	beq.n	c64 <main+0x1cc>
			bzero(buff, BUFFER_SIZE);
     c54:	f107 0384 	add.w	r3, r7, #132	; 0x84
     c58:	4618      	mov	r0, r3
     c5a:	f44f 7180 	mov.w	r1, #256	; 0x100
     c5e:	f007 fa65 	bl	812c <bzero>
			continue;
     c62:	e1d4      	b.n	100e <PROCESS_STACK_SIZE+0xe>
		}
		if (start > 1 || start < 0) {
     c64:	f107 0370 	add.w	r3, r7, #112	; 0x70
     c68:	681b      	ldr	r3, [r3, #0]
     c6a:	2b01      	cmp	r3, #1
     c6c:	dc04      	bgt.n	c78 <main+0x1e0>
     c6e:	f107 0370 	add.w	r3, r7, #112	; 0x70
     c72:	681b      	ldr	r3, [r3, #0]
     c74:	2b00      	cmp	r3, #0
     c76:	da07      	bge.n	c88 <main+0x1f0>
			bzero(buff, BUFFER_SIZE);
     c78:	f107 0384 	add.w	r3, r7, #132	; 0x84
     c7c:	4618      	mov	r0, r3
     c7e:	f44f 7180 	mov.w	r1, #256	; 0x100
     c82:	f007 fa53 	bl	812c <bzero>
			continue;
     c86:	e1c2      	b.n	100e <PROCESS_STACK_SIZE+0xe>
		}
		offset = 0;
     c88:	f04f 0300 	mov.w	r3, #0
     c8c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
     c90:	f107 0184 	add.w	r1, r7, #132	; 0x84
     c94:	f107 0280 	add.w	r2, r7, #128	; 0x80
     c98:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     c9c:	f107 0078 	add.w	r0, r7, #120	; 0x78
     ca0:	9000      	str	r0, [sp, #0]
     ca2:	f107 0074 	add.w	r0, r7, #116	; 0x74
     ca6:	9001      	str	r0, [sp, #4]
     ca8:	f107 006c 	add.w	r0, r7, #108	; 0x6c
     cac:	9002      	str	r0, [sp, #8]
     cae:	f107 0070 	add.w	r0, r7, #112	; 0x70
     cb2:	9003      	str	r0, [sp, #12]
     cb4:	4608      	mov	r0, r1
     cb6:	f642 1144 	movw	r1, #10564	; 0x2944
     cba:	f2c0 0101 	movt	r1, #1
     cbe:	f007 fb17 	bl	82f0 <sscanf>
     cc2:	4603      	mov	r3, r0
     cc4:	2b06      	cmp	r3, #6
     cc6:	d007      	beq.n	cd8 <main+0x240>
			bzero(buff, BUFFER_SIZE);
     cc8:	f107 0384 	add.w	r3, r7, #132	; 0x84
     ccc:	4618      	mov	r0, r3
     cce:	f44f 7180 	mov.w	r1, #256	; 0x100
     cd2:	f007 fa2b 	bl	812c <bzero>
			continue;
     cd6:	e19a      	b.n	100e <PROCESS_STACK_SIZE+0xe>
		}
		//printf("%s\n\r", buff);

		printf("JoyX: %4d, JoyY: %4d, CX: %4d, CY: %4d, Fire: %d, Start: %d, Range: %d\n\r", joyx, joyy, cx, cy, fire, start, get_range());
     cd8:	f107 0380 	add.w	r3, r7, #128	; 0x80
     cdc:	681e      	ldr	r6, [r3, #0]
     cde:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     ce2:	681d      	ldr	r5, [r3, #0]
     ce4:	f107 0378 	add.w	r3, r7, #120	; 0x78
     ce8:	681c      	ldr	r4, [r3, #0]
     cea:	f107 0374 	add.w	r3, r7, #116	; 0x74
     cee:	f8d3 9000 	ldr.w	r9, [r3]
     cf2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     cf6:	f8d3 a000 	ldr.w	sl, [r3]
     cfa:	f107 0370 	add.w	r3, r7, #112	; 0x70
     cfe:	f8d3 8000 	ldr.w	r8, [r3]
     d02:	f7ff fdeb 	bl	8dc <get_range>
     d06:	4603      	mov	r3, r0
     d08:	f8cd 9000 	str.w	r9, [sp]
     d0c:	f8cd a004 	str.w	sl, [sp, #4]
     d10:	f8cd 8008 	str.w	r8, [sp, #8]
     d14:	9303      	str	r3, [sp, #12]
     d16:	f642 1058 	movw	r0, #10584	; 0x2958
     d1a:	f2c0 0001 	movt	r0, #1
     d1e:	4631      	mov	r1, r6
     d20:	462a      	mov	r2, r5
     d22:	4623      	mov	r3, r4
     d24:	f007 fa3a 	bl	819c <printf>

		if (start && !startDown) {
     d28:	f107 0370 	add.w	r3, r7, #112	; 0x70
     d2c:	681b      	ldr	r3, [r3, #0]
     d2e:	2b00      	cmp	r3, #0
     d30:	d013      	beq.n	d5a <main+0x2c2>
     d32:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d36:	2b00      	cmp	r3, #0
     d38:	d10f      	bne.n	d5a <main+0x2c2>
			mode = !mode;
     d3a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
     d3e:	2b00      	cmp	r3, #0
     d40:	bf14      	ite	ne
     d42:	2300      	movne	r3, #0
     d44:	2301      	moveq	r3, #1
     d46:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
			startDown = 1;
     d4a:	f04f 0301 	mov.w	r3, #1
     d4e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
			start_counter = 0;
     d52:	f04f 0300 	mov.w	r3, #0
     d56:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
		}
		if (!start && startDown) {
     d5a:	f107 0370 	add.w	r3, r7, #112	; 0x70
     d5e:	681b      	ldr	r3, [r3, #0]
     d60:	2b00      	cmp	r3, #0
     d62:	d112      	bne.n	d8a <main+0x2f2>
     d64:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d68:	2b00      	cmp	r3, #0
     d6a:	d00e      	beq.n	d8a <main+0x2f2>
			if (start_counter >= 10)
     d6c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
     d70:	2b09      	cmp	r3, #9
     d72:	dd04      	ble.n	d7e <main+0x2e6>
				startDown = 0;
     d74:	f04f 0300 	mov.w	r3, #0
     d78:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
     d7c:	e005      	b.n	d8a <main+0x2f2>
			else
				start_counter++;
     d7e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
     d82:	f103 0301 	add.w	r3, r3, #1
     d86:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
		}

		joyx = joyx * 4;
     d8a:	f107 0380 	add.w	r3, r7, #128	; 0x80
     d8e:	681b      	ldr	r3, [r3, #0]
     d90:	ea4f 0283 	mov.w	r2, r3, lsl #2
     d94:	f107 0380 	add.w	r3, r7, #128	; 0x80
     d98:	601a      	str	r2, [r3, #0]
		joyy = joyy * .65;
     d9a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     d9e:	681b      	ldr	r3, [r3, #0]
     da0:	4618      	mov	r0, r3
     da2:	f006 ff23 	bl	7bec <__aeabi_i2d>
     da6:	4602      	mov	r2, r0
     da8:	460b      	mov	r3, r1
     daa:	4610      	mov	r0, r2
     dac:	4619      	mov	r1, r3
     dae:	a398      	add	r3, pc, #608	; (adr r3, 1010 <PROCESS_STACK_SIZE+0x10>)
     db0:	e9d3 2300 	ldrd	r2, r3, [r3]
     db4:	f006 ff80 	bl	7cb8 <__aeabi_dmul>
     db8:	4602      	mov	r2, r0
     dba:	460b      	mov	r3, r1
     dbc:	4610      	mov	r0, r2
     dbe:	4619      	mov	r1, r3
     dc0:	f007 f98c 	bl	80dc <__aeabi_d2iz>
     dc4:	4602      	mov	r2, r0
     dc6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     dca:	601a      	str	r2, [r3, #0]

		/*if (joyx < 0)
			joyx -= 150;
		else if (joyx > 0)
			joyx += 150;*/
		if (joyy < 0)
     dcc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     dd0:	681b      	ldr	r3, [r3, #0]
     dd2:	2b00      	cmp	r3, #0
     dd4:	da08      	bge.n	de8 <main+0x350>
			joyy -= 150;
     dd6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     dda:	681b      	ldr	r3, [r3, #0]
     ddc:	f1a3 0296 	sub.w	r2, r3, #150	; 0x96
     de0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     de4:	601a      	str	r2, [r3, #0]
     de6:	e00c      	b.n	e02 <main+0x36a>
		else if (joyy > 0)
     de8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     dec:	681b      	ldr	r3, [r3, #0]
     dee:	2b00      	cmp	r3, #0
     df0:	dd07      	ble.n	e02 <main+0x36a>
			joyy += 150;
     df2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     df6:	681b      	ldr	r3, [r3, #0]
     df8:	f103 0296 	add.w	r2, r3, #150	; 0x96
     dfc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e00:	601a      	str	r2, [r3, #0]

		if(cx < -85)
     e02:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e06:	681b      	ldr	r3, [r3, #0]
     e08:	f113 0f55 	cmn.w	r3, #85	; 0x55
     e0c:	da04      	bge.n	e18 <main+0x380>
			cx = -85;
     e0e:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e12:	f06f 0254 	mvn.w	r2, #84	; 0x54
     e16:	601a      	str	r2, [r3, #0]

		left = joyx - cx*5;
     e18:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e1c:	681a      	ldr	r2, [r3, #0]
     e1e:	4613      	mov	r3, r2
     e20:	ea4f 7383 	mov.w	r3, r3, lsl #30
     e24:	ebc2 0303 	rsb	r3, r2, r3
     e28:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e2c:	ebc2 0203 	rsb	r2, r2, r3
     e30:	f107 0380 	add.w	r3, r7, #128	; 0x80
     e34:	681b      	ldr	r3, [r3, #0]
     e36:	4413      	add	r3, r2
     e38:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		right = joyx + cx*5;
     e3c:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e40:	681a      	ldr	r2, [r3, #0]
     e42:	4613      	mov	r3, r2
     e44:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e48:	441a      	add	r2, r3
     e4a:	f107 0380 	add.w	r3, r7, #128	; 0x80
     e4e:	681b      	ldr	r3, [r3, #0]
     e50:	4413      	add	r3, r2
     e52:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194

		if(left < -255)
     e56:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
     e5a:	f113 0fff 	cmn.w	r3, #255	; 0xff
     e5e:	da03      	bge.n	e68 <main+0x3d0>
			left = -255;
     e60:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
     e64:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		if(left > 255)
     e68:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
     e6c:	2bff      	cmp	r3, #255	; 0xff
     e6e:	dd03      	ble.n	e78 <main+0x3e0>
			left = 255;
     e70:	f04f 03ff 	mov.w	r3, #255	; 0xff
     e74:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		if(right < -255)
     e78:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
     e7c:	f113 0fff 	cmn.w	r3, #255	; 0xff
     e80:	da03      	bge.n	e8a <main+0x3f2>
			right = -255;
     e82:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
     e86:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
		if(right > 255)
     e8a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
     e8e:	2bff      	cmp	r3, #255	; 0xff
     e90:	dd03      	ble.n	e9a <main+0x402>
			right = 255;
     e92:	f04f 03ff 	mov.w	r3, #255	; 0xff
     e96:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194




		wheel1(joyy);
     e9a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e9e:	681b      	ldr	r3, [r3, #0]
     ea0:	4618      	mov	r0, r3
     ea2:	f7ff fb81 	bl	5a8 <wheel1>
		wheel2(left);
     ea6:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
     eaa:	f7ff fbd5 	bl	658 <wheel2>
		wheel3(joyy);
     eae:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     eb2:	681b      	ldr	r3, [r3, #0]
     eb4:	4618      	mov	r0, r3
     eb6:	f7ff fc27 	bl	708 <wheel3>
		wheel4(right);
     eba:	f8d7 0194 	ldr.w	r0, [r7, #404]	; 0x194
     ebe:	f7ff fc7b 	bl	7b8 <wheel4>

		//moveTurret(cy/8);
		//moveDatTrigger(cy/8);

		if (fire && !firing) {
     ec2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     ec6:	681b      	ldr	r3, [r3, #0]
     ec8:	2b00      	cmp	r3, #0
     eca:	d008      	beq.n	ede <main+0x446>
     ecc:	f240 6330 	movw	r3, #1584	; 0x630
     ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed4:	681b      	ldr	r3, [r3, #0]
     ed6:	2b00      	cmp	r3, #0
     ed8:	d101      	bne.n	ede <main+0x446>
			start_gun();
     eda:	f7ff fae1 	bl	4a0 <start_gun>
		}

		if (firing && fire_counter <= FIRE_TIME)
     ede:	f240 6330 	movw	r3, #1584	; 0x630
     ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ee6:	681b      	ldr	r3, [r3, #0]
     ee8:	2b00      	cmp	r3, #0
     eea:	d012      	beq.n	f12 <main+0x47a>
     eec:	f240 6338 	movw	r3, #1592	; 0x638
     ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef4:	681b      	ldr	r3, [r3, #0]
     ef6:	2b78      	cmp	r3, #120	; 0x78
     ef8:	dc0b      	bgt.n	f12 <main+0x47a>
			fire_counter++;
     efa:	f240 6338 	movw	r3, #1592	; 0x638
     efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f02:	681b      	ldr	r3, [r3, #0]
     f04:	f103 0201 	add.w	r2, r3, #1
     f08:	f240 6338 	movw	r3, #1592	; 0x638
     f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f10:	601a      	str	r2, [r3, #0]
		if (firing && fire_counter >= FIRE_TIME) {
     f12:	f240 6330 	movw	r3, #1584	; 0x630
     f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f1a:	681b      	ldr	r3, [r3, #0]
     f1c:	2b00      	cmp	r3, #0
     f1e:	d014      	beq.n	f4a <main+0x4b2>
     f20:	f240 6338 	movw	r3, #1592	; 0x638
     f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f28:	681b      	ldr	r3, [r3, #0]
     f2a:	2b77      	cmp	r3, #119	; 0x77
     f2c:	dd0d      	ble.n	f4a <main+0x4b2>
			stop_gun();
     f2e:	f7ff facf 	bl	4d0 <stop_gun>
			shots_fired++;
     f32:	f240 6318 	movw	r3, #1560	; 0x618
     f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f3a:	681b      	ldr	r3, [r3, #0]
     f3c:	f103 0201 	add.w	r2, r3, #1
     f40:	f240 6318 	movw	r3, #1560	; 0x618
     f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f48:	601a      	str	r2, [r3, #0]
		}
		if (fire_counter > 60 && !triggering)
     f4a:	f240 6338 	movw	r3, #1592	; 0x638
     f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f52:	681b      	ldr	r3, [r3, #0]
     f54:	2b3c      	cmp	r3, #60	; 0x3c
     f56:	dd08      	ble.n	f6a <main+0x4d2>
     f58:	f240 6314 	movw	r3, #1556	; 0x614
     f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f60:	681b      	ldr	r3, [r3, #0]
     f62:	2b00      	cmp	r3, #0
     f64:	d101      	bne.n	f6a <main+0x4d2>
			pull_trigger();
     f66:	f7ff fac3 	bl	4f0 <pull_trigger>
		if (fire_counter > 100 && triggering)
     f6a:	f240 6338 	movw	r3, #1592	; 0x638
     f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f72:	681b      	ldr	r3, [r3, #0]
     f74:	2b64      	cmp	r3, #100	; 0x64
     f76:	dd08      	ble.n	f8a <main+0x4f2>
     f78:	f240 6314 	movw	r3, #1556	; 0x614
     f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f80:	681b      	ldr	r3, [r3, #0]
     f82:	2b00      	cmp	r3, #0
     f84:	d001      	beq.n	f8a <main+0x4f2>
			release_trigger();
     f86:	f7ff fac7 	bl	518 <release_trigger>

		txSize = sprintf(tx, "@%4d %4d %4d %4d", mode, get_range(), shots_fired, curr_angle) + 1;
     f8a:	f7ff fca7 	bl	8dc <get_range>
     f8e:	4684      	mov	ip, r0
     f90:	f240 6318 	movw	r3, #1560	; 0x618
     f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f98:	6819      	ldr	r1, [r3, #0]
     f9a:	f240 6310 	movw	r3, #1552	; 0x610
     f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa2:	681a      	ldr	r2, [r3, #0]
     fa4:	f107 0308 	add.w	r3, r7, #8
     fa8:	9100      	str	r1, [sp, #0]
     faa:	9201      	str	r2, [sp, #4]
     fac:	4618      	mov	r0, r3
     fae:	f642 11a4 	movw	r1, #10660	; 0x29a4
     fb2:	f2c0 0101 	movt	r1, #1
     fb6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
     fba:	4663      	mov	r3, ip
     fbc:	f007 f920 	bl	8200 <sprintf>
     fc0:	4603      	mov	r3, r0
     fc2:	f103 0301 	add.w	r3, r3, #1
     fc6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
		sprintf(size_buff, "@%c", txSize);
     fca:	f107 0304 	add.w	r3, r7, #4
     fce:	4618      	mov	r0, r3
     fd0:	f642 11b8 	movw	r1, #10680	; 0x29b8
     fd4:	f2c0 0101 	movt	r1, #1
     fd8:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
     fdc:	f007 f910 	bl	8200 <sprintf>
		UART_send(&g_uart, size_buff, 2);
     fe0:	f107 0304 	add.w	r3, r7, #4
     fe4:	f240 601c 	movw	r0, #1564	; 0x61c
     fe8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fec:	4619      	mov	r1, r3
     fee:	f04f 0202 	mov.w	r2, #2
     ff2:	f004 fa0b 	bl	540c <UART_send>
		UART_send(&g_uart, tx, txSize);
     ff6:	f107 0308 	add.w	r3, r7, #8
     ffa:	f240 601c 	movw	r0, #1564	; 0x61c
     ffe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1002:	4619      	mov	r1, r3
    1004:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
    1008:	f004 fa00 	bl	540c <UART_send>
	}
    100c:	e59b      	b.n	b46 <main+0xae>
    100e:	e59a      	b.n	b46 <main+0xae>
    1010:	cccccccd 	.word	0xcccccccd
    1014:	3fe4cccc 	.word	0x3fe4cccc

00001018 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1018:	b480      	push	{r7}
    101a:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    101c:	be00      	bkpt	0x0000
}
    101e:	46bd      	mov	sp, r7
    1020:	bc80      	pop	{r7}
    1022:	4770      	bx	lr

00001024 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1024:	b480      	push	{r7}
    1026:	b083      	sub	sp, #12
    1028:	af00      	add	r7, sp, #0
    102a:	6078      	str	r0, [r7, #4]
    102c:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    102e:	be00      	bkpt	0x0000
}
    1030:	f107 070c 	add.w	r7, r7, #12
    1034:	46bd      	mov	sp, r7
    1036:	bc80      	pop	{r7}
    1038:	4770      	bx	lr
    103a:	bf00      	nop

0000103c <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    103c:	b480      	push	{r7}
    103e:	b083      	sub	sp, #12
    1040:	af00      	add	r7, sp, #0
    1042:	6078      	str	r0, [r7, #4]
    1044:	460b      	mov	r3, r1
    1046:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1048:	be00      	bkpt	0x0000
}
    104a:	f107 070c 	add.w	r7, r7, #12
    104e:	46bd      	mov	sp, r7
    1050:	bc80      	pop	{r7}
    1052:	4770      	bx	lr

00001054 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1054:	b480      	push	{r7}
    1056:	b083      	sub	sp, #12
    1058:	af00      	add	r7, sp, #0
    105a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    105c:	be00      	bkpt	0x0000
}
    105e:	f107 070c 	add.w	r7, r7, #12
    1062:	46bd      	mov	sp, r7
    1064:	bc80      	pop	{r7}
    1066:	4770      	bx	lr

00001068 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1068:	b480      	push	{r7}
    106a:	b083      	sub	sp, #12
    106c:	af00      	add	r7, sp, #0
    106e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1070:	be00      	bkpt	0x0000
}
    1072:	f107 070c 	add.w	r7, r7, #12
    1076:	46bd      	mov	sp, r7
    1078:	bc80      	pop	{r7}
    107a:	4770      	bx	lr

0000107c <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    107c:	b480      	push	{r7}
    107e:	b083      	sub	sp, #12
    1080:	af00      	add	r7, sp, #0
    1082:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1084:	be00      	bkpt	0x0000
}
    1086:	f107 070c 	add.w	r7, r7, #12
    108a:	46bd      	mov	sp, r7
    108c:	bc80      	pop	{r7}
    108e:	4770      	bx	lr

00001090 <HAL_disable_interrupts>:
    1090:	f3ef 8010 	mrs	r0, PRIMASK
    1094:	b672      	cpsid	i
    1096:	4770      	bx	lr

00001098 <HAL_restore_interrupts>:
    1098:	f380 8810 	msr	PRIMASK, r0
    109c:	4770      	bx	lr
	...

000010a0 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    10a0:	b480      	push	{r7}
    10a2:	b087      	sub	sp, #28
    10a4:	af00      	add	r7, sp, #0
    10a6:	6078      	str	r0, [r7, #4]
    10a8:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    10aa:	687b      	ldr	r3, [r7, #4]
    10ac:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    10ae:	683b      	ldr	r3, [r7, #0]
    10b0:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    10b2:	697b      	ldr	r3, [r7, #20]
    10b4:	781b      	ldrb	r3, [r3, #0]
    10b6:	b2db      	uxtb	r3, r3
    10b8:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    10ba:	693b      	ldr	r3, [r7, #16]
    10bc:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    10be:	68bb      	ldr	r3, [r7, #8]
    10c0:	f103 0301 	add.w	r3, r3, #1
    10c4:	60bb      	str	r3, [r7, #8]
    }
    10c6:	e7f0      	b.n	10aa <HAL_assert_fail+0xa>

000010c8 <HW_set_32bit_reg>:
    10c8:	6001      	str	r1, [r0, #0]
    10ca:	4770      	bx	lr

000010cc <HW_get_32bit_reg>:
    10cc:	6800      	ldr	r0, [r0, #0]
    10ce:	4770      	bx	lr

000010d0 <HW_set_32bit_reg_field>:
    10d0:	b50e      	push	{r1, r2, r3, lr}
    10d2:	fa03 f301 	lsl.w	r3, r3, r1
    10d6:	ea03 0302 	and.w	r3, r3, r2
    10da:	6801      	ldr	r1, [r0, #0]
    10dc:	ea6f 0202 	mvn.w	r2, r2
    10e0:	ea01 0102 	and.w	r1, r1, r2
    10e4:	ea41 0103 	orr.w	r1, r1, r3
    10e8:	6001      	str	r1, [r0, #0]
    10ea:	bd0e      	pop	{r1, r2, r3, pc}

000010ec <HW_get_32bit_reg_field>:
    10ec:	6800      	ldr	r0, [r0, #0]
    10ee:	ea00 0002 	and.w	r0, r0, r2
    10f2:	fa20 f001 	lsr.w	r0, r0, r1
    10f6:	4770      	bx	lr

000010f8 <HW_set_16bit_reg>:
    10f8:	8001      	strh	r1, [r0, #0]
    10fa:	4770      	bx	lr

000010fc <HW_get_16bit_reg>:
    10fc:	8800      	ldrh	r0, [r0, #0]
    10fe:	4770      	bx	lr

00001100 <HW_set_16bit_reg_field>:
    1100:	b50e      	push	{r1, r2, r3, lr}
    1102:	fa03 f301 	lsl.w	r3, r3, r1
    1106:	ea03 0302 	and.w	r3, r3, r2
    110a:	8801      	ldrh	r1, [r0, #0]
    110c:	ea6f 0202 	mvn.w	r2, r2
    1110:	ea01 0102 	and.w	r1, r1, r2
    1114:	ea41 0103 	orr.w	r1, r1, r3
    1118:	8001      	strh	r1, [r0, #0]
    111a:	bd0e      	pop	{r1, r2, r3, pc}

0000111c <HW_get_16bit_reg_field>:
    111c:	8800      	ldrh	r0, [r0, #0]
    111e:	ea00 0002 	and.w	r0, r0, r2
    1122:	fa20 f001 	lsr.w	r0, r0, r1
    1126:	4770      	bx	lr

00001128 <HW_set_8bit_reg>:
    1128:	7001      	strb	r1, [r0, #0]
    112a:	4770      	bx	lr

0000112c <HW_get_8bit_reg>:
    112c:	7800      	ldrb	r0, [r0, #0]
    112e:	4770      	bx	lr

00001130 <HW_set_8bit_reg_field>:
    1130:	b50e      	push	{r1, r2, r3, lr}
    1132:	fa03 f301 	lsl.w	r3, r3, r1
    1136:	ea03 0302 	and.w	r3, r3, r2
    113a:	7801      	ldrb	r1, [r0, #0]
    113c:	ea6f 0202 	mvn.w	r2, r2
    1140:	ea01 0102 	and.w	r1, r1, r2
    1144:	ea41 0103 	orr.w	r1, r1, r3
    1148:	7001      	strb	r1, [r0, #0]
    114a:	bd0e      	pop	{r1, r2, r3, pc}

0000114c <HW_get_8bit_reg_field>:
    114c:	7800      	ldrb	r0, [r0, #0]
    114e:	ea00 0002 	and.w	r0, r0, r2
    1152:	fa20 f001 	lsr.w	r0, r0, r1
    1156:	4770      	bx	lr

00001158 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1158:	b480      	push	{r7}
    115a:	b083      	sub	sp, #12
    115c:	af00      	add	r7, sp, #0
    115e:	4603      	mov	r3, r0
    1160:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1162:	f24e 1300 	movw	r3, #57600	; 0xe100
    1166:	f2ce 0300 	movt	r3, #57344	; 0xe000
    116a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    116e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1172:	88f9      	ldrh	r1, [r7, #6]
    1174:	f001 011f 	and.w	r1, r1, #31
    1178:	f04f 0001 	mov.w	r0, #1
    117c:	fa00 f101 	lsl.w	r1, r0, r1
    1180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1184:	f107 070c 	add.w	r7, r7, #12
    1188:	46bd      	mov	sp, r7
    118a:	bc80      	pop	{r7}
    118c:	4770      	bx	lr
    118e:	bf00      	nop

00001190 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1190:	b480      	push	{r7}
    1192:	b083      	sub	sp, #12
    1194:	af00      	add	r7, sp, #0
    1196:	4603      	mov	r3, r0
    1198:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    119a:	f24e 1300 	movw	r3, #57600	; 0xe100
    119e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    11a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    11aa:	88f9      	ldrh	r1, [r7, #6]
    11ac:	f001 011f 	and.w	r1, r1, #31
    11b0:	f04f 0001 	mov.w	r0, #1
    11b4:	fa00 f101 	lsl.w	r1, r0, r1
    11b8:	f102 0220 	add.w	r2, r2, #32
    11bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    11c0:	f107 070c 	add.w	r7, r7, #12
    11c4:	46bd      	mov	sp, r7
    11c6:	bc80      	pop	{r7}
    11c8:	4770      	bx	lr
    11ca:	bf00      	nop

000011cc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    11cc:	b480      	push	{r7}
    11ce:	b083      	sub	sp, #12
    11d0:	af00      	add	r7, sp, #0
    11d2:	4603      	mov	r3, r0
    11d4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    11d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    11da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    11e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    11e6:	88f9      	ldrh	r1, [r7, #6]
    11e8:	f001 011f 	and.w	r1, r1, #31
    11ec:	f04f 0001 	mov.w	r0, #1
    11f0:	fa00 f101 	lsl.w	r1, r0, r1
    11f4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    11f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    11fc:	f107 070c 	add.w	r7, r7, #12
    1200:	46bd      	mov	sp, r7
    1202:	bc80      	pop	{r7}
    1204:	4770      	bx	lr
    1206:	bf00      	nop

00001208 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1208:	b580      	push	{r7, lr}
    120a:	b088      	sub	sp, #32
    120c:	af00      	add	r7, sp, #0
    120e:	60f8      	str	r0, [r7, #12]
    1210:	60b9      	str	r1, [r7, #8]
    1212:	4613      	mov	r3, r2
    1214:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1216:	f04f 0301 	mov.w	r3, #1
    121a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    121c:	f04f 0300 	mov.w	r3, #0
    1220:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1222:	68fa      	ldr	r2, [r7, #12]
    1224:	f240 6364 	movw	r3, #1636	; 0x664
    1228:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122c:	429a      	cmp	r2, r3
    122e:	d007      	beq.n	1240 <MSS_UART_init+0x38>
    1230:	68fa      	ldr	r2, [r7, #12]
    1232:	f240 633c 	movw	r3, #1596	; 0x63c
    1236:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123a:	429a      	cmp	r2, r3
    123c:	d000      	beq.n	1240 <MSS_UART_init+0x38>
    123e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1240:	68bb      	ldr	r3, [r7, #8]
    1242:	2b00      	cmp	r3, #0
    1244:	d100      	bne.n	1248 <MSS_UART_init+0x40>
    1246:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1248:	f006 f902 	bl	7450 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    124c:	68fa      	ldr	r2, [r7, #12]
    124e:	f240 6364 	movw	r3, #1636	; 0x664
    1252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1256:	429a      	cmp	r2, r3
    1258:	d12e      	bne.n	12b8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    125a:	68fb      	ldr	r3, [r7, #12]
    125c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1260:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1262:	68fb      	ldr	r3, [r7, #12]
    1264:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1268:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    126a:	68fb      	ldr	r3, [r7, #12]
    126c:	f04f 020a 	mov.w	r2, #10
    1270:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1272:	f240 0358 	movw	r3, #88	; 0x58
    1276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    127a:	681b      	ldr	r3, [r3, #0]
    127c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    127e:	f242 0300 	movw	r3, #8192	; 0x2000
    1282:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1286:	f242 0200 	movw	r2, #8192	; 0x2000
    128a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    128e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1290:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1294:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1296:	f04f 000a 	mov.w	r0, #10
    129a:	f7ff ff97 	bl	11cc <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    129e:	f242 0300 	movw	r3, #8192	; 0x2000
    12a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    12a6:	f242 0200 	movw	r2, #8192	; 0x2000
    12aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    12ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
    12b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    12b4:	631a      	str	r2, [r3, #48]	; 0x30
    12b6:	e031      	b.n	131c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    12b8:	68fa      	ldr	r2, [r7, #12]
    12ba:	f240 0300 	movw	r3, #0
    12be:	f2c4 0301 	movt	r3, #16385	; 0x4001
    12c2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    12c4:	68fa      	ldr	r2, [r7, #12]
    12c6:	f240 0300 	movw	r3, #0
    12ca:	f2c4 2320 	movt	r3, #16928	; 0x4220
    12ce:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    12d0:	68fb      	ldr	r3, [r7, #12]
    12d2:	f04f 020b 	mov.w	r2, #11
    12d6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    12d8:	f240 035c 	movw	r3, #92	; 0x5c
    12dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e0:	681b      	ldr	r3, [r3, #0]
    12e2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    12e4:	f242 0300 	movw	r3, #8192	; 0x2000
    12e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    12ec:	f242 0200 	movw	r2, #8192	; 0x2000
    12f0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    12f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    12f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    12fa:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    12fc:	f04f 000b 	mov.w	r0, #11
    1300:	f7ff ff64 	bl	11cc <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1304:	f242 0300 	movw	r3, #8192	; 0x2000
    1308:	f2ce 0304 	movt	r3, #57348	; 0xe004
    130c:	f242 0200 	movw	r2, #8192	; 0x2000
    1310:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1314:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1316:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    131a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    131c:	68fb      	ldr	r3, [r7, #12]
    131e:	681b      	ldr	r3, [r3, #0]
    1320:	f04f 0200 	mov.w	r2, #0
    1324:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1326:	68bb      	ldr	r3, [r7, #8]
    1328:	2b00      	cmp	r3, #0
    132a:	d021      	beq.n	1370 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    132c:	69ba      	ldr	r2, [r7, #24]
    132e:	68bb      	ldr	r3, [r7, #8]
    1330:	fbb2 f3f3 	udiv	r3, r2, r3
    1334:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1336:	69fb      	ldr	r3, [r7, #28]
    1338:	f003 0308 	and.w	r3, r3, #8
    133c:	2b00      	cmp	r3, #0
    133e:	d006      	beq.n	134e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1340:	69fb      	ldr	r3, [r7, #28]
    1342:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1346:	f103 0301 	add.w	r3, r3, #1
    134a:	61fb      	str	r3, [r7, #28]
    134c:	e003      	b.n	1356 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    134e:	69fb      	ldr	r3, [r7, #28]
    1350:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1354:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1356:	69fa      	ldr	r2, [r7, #28]
    1358:	f64f 73ff 	movw	r3, #65535	; 0xffff
    135c:	429a      	cmp	r2, r3
    135e:	d900      	bls.n	1362 <MSS_UART_init+0x15a>
    1360:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1362:	69fa      	ldr	r2, [r7, #28]
    1364:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1368:	429a      	cmp	r2, r3
    136a:	d801      	bhi.n	1370 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    136c:	69fb      	ldr	r3, [r7, #28]
    136e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1370:	68fb      	ldr	r3, [r7, #12]
    1372:	685b      	ldr	r3, [r3, #4]
    1374:	f04f 0201 	mov.w	r2, #1
    1378:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    137c:	68fb      	ldr	r3, [r7, #12]
    137e:	681b      	ldr	r3, [r3, #0]
    1380:	8afa      	ldrh	r2, [r7, #22]
    1382:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1386:	b292      	uxth	r2, r2
    1388:	b2d2      	uxtb	r2, r2
    138a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    138c:	68fb      	ldr	r3, [r7, #12]
    138e:	681b      	ldr	r3, [r3, #0]
    1390:	8afa      	ldrh	r2, [r7, #22]
    1392:	b2d2      	uxtb	r2, r2
    1394:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1396:	68fb      	ldr	r3, [r7, #12]
    1398:	685b      	ldr	r3, [r3, #4]
    139a:	f04f 0200 	mov.w	r2, #0
    139e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    13a2:	68fb      	ldr	r3, [r7, #12]
    13a4:	681b      	ldr	r3, [r3, #0]
    13a6:	79fa      	ldrb	r2, [r7, #7]
    13a8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    13aa:	68fb      	ldr	r3, [r7, #12]
    13ac:	681b      	ldr	r3, [r3, #0]
    13ae:	f04f 020e 	mov.w	r2, #14
    13b2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    13b4:	68fb      	ldr	r3, [r7, #12]
    13b6:	685b      	ldr	r3, [r3, #4]
    13b8:	f04f 0200 	mov.w	r2, #0
    13bc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    13c0:	68fb      	ldr	r3, [r7, #12]
    13c2:	f04f 0200 	mov.w	r2, #0
    13c6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    13c8:	68fb      	ldr	r3, [r7, #12]
    13ca:	f04f 0200 	mov.w	r2, #0
    13ce:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    13d0:	68fb      	ldr	r3, [r7, #12]
    13d2:	f04f 0200 	mov.w	r2, #0
    13d6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    13d8:	68fb      	ldr	r3, [r7, #12]
    13da:	f04f 0200 	mov.w	r2, #0
    13de:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    13e0:	68fa      	ldr	r2, [r7, #12]
    13e2:	f641 13fd 	movw	r3, #6653	; 0x19fd
    13e6:	f2c0 0300 	movt	r3, #0
    13ea:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    13ec:	68fb      	ldr	r3, [r7, #12]
    13ee:	f04f 0200 	mov.w	r2, #0
    13f2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    13f4:	68fb      	ldr	r3, [r7, #12]
    13f6:	f04f 0200 	mov.w	r2, #0
    13fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    13fc:	68fb      	ldr	r3, [r7, #12]
    13fe:	f04f 0200 	mov.w	r2, #0
    1402:	729a      	strb	r2, [r3, #10]
}
    1404:	f107 0720 	add.w	r7, r7, #32
    1408:	46bd      	mov	sp, r7
    140a:	bd80      	pop	{r7, pc}

0000140c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    140c:	b480      	push	{r7}
    140e:	b089      	sub	sp, #36	; 0x24
    1410:	af00      	add	r7, sp, #0
    1412:	60f8      	str	r0, [r7, #12]
    1414:	60b9      	str	r1, [r7, #8]
    1416:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1418:	f04f 0300 	mov.w	r3, #0
    141c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    141e:	68fa      	ldr	r2, [r7, #12]
    1420:	f240 6364 	movw	r3, #1636	; 0x664
    1424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1428:	429a      	cmp	r2, r3
    142a:	d007      	beq.n	143c <MSS_UART_polled_tx+0x30>
    142c:	68fa      	ldr	r2, [r7, #12]
    142e:	f240 633c 	movw	r3, #1596	; 0x63c
    1432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1436:	429a      	cmp	r2, r3
    1438:	d000      	beq.n	143c <MSS_UART_polled_tx+0x30>
    143a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    143c:	68bb      	ldr	r3, [r7, #8]
    143e:	2b00      	cmp	r3, #0
    1440:	d100      	bne.n	1444 <MSS_UART_polled_tx+0x38>
    1442:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1444:	687b      	ldr	r3, [r7, #4]
    1446:	2b00      	cmp	r3, #0
    1448:	d100      	bne.n	144c <MSS_UART_polled_tx+0x40>
    144a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    144c:	68fa      	ldr	r2, [r7, #12]
    144e:	f240 6364 	movw	r3, #1636	; 0x664
    1452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1456:	429a      	cmp	r2, r3
    1458:	d006      	beq.n	1468 <MSS_UART_polled_tx+0x5c>
    145a:	68fa      	ldr	r2, [r7, #12]
    145c:	f240 633c 	movw	r3, #1596	; 0x63c
    1460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1464:	429a      	cmp	r2, r3
    1466:	d13d      	bne.n	14e4 <MSS_UART_polled_tx+0xd8>
    1468:	68bb      	ldr	r3, [r7, #8]
    146a:	2b00      	cmp	r3, #0
    146c:	d03a      	beq.n	14e4 <MSS_UART_polled_tx+0xd8>
    146e:	687b      	ldr	r3, [r7, #4]
    1470:	2b00      	cmp	r3, #0
    1472:	d037      	beq.n	14e4 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1474:	68fb      	ldr	r3, [r7, #12]
    1476:	681b      	ldr	r3, [r3, #0]
    1478:	7d1b      	ldrb	r3, [r3, #20]
    147a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    147c:	68fb      	ldr	r3, [r7, #12]
    147e:	7a9a      	ldrb	r2, [r3, #10]
    1480:	7efb      	ldrb	r3, [r7, #27]
    1482:	ea42 0303 	orr.w	r3, r2, r3
    1486:	b2da      	uxtb	r2, r3
    1488:	68fb      	ldr	r3, [r7, #12]
    148a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    148c:	7efb      	ldrb	r3, [r7, #27]
    148e:	f003 0320 	and.w	r3, r3, #32
    1492:	2b00      	cmp	r3, #0
    1494:	d023      	beq.n	14de <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1496:	f04f 0310 	mov.w	r3, #16
    149a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    149c:	687b      	ldr	r3, [r7, #4]
    149e:	2b0f      	cmp	r3, #15
    14a0:	d801      	bhi.n	14a6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    14a2:	687b      	ldr	r3, [r7, #4]
    14a4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    14a6:	f04f 0300 	mov.w	r3, #0
    14aa:	617b      	str	r3, [r7, #20]
    14ac:	e00e      	b.n	14cc <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    14ae:	68fb      	ldr	r3, [r7, #12]
    14b0:	681b      	ldr	r3, [r3, #0]
    14b2:	68b9      	ldr	r1, [r7, #8]
    14b4:	693a      	ldr	r2, [r7, #16]
    14b6:	440a      	add	r2, r1
    14b8:	7812      	ldrb	r2, [r2, #0]
    14ba:	701a      	strb	r2, [r3, #0]
    14bc:	693b      	ldr	r3, [r7, #16]
    14be:	f103 0301 	add.w	r3, r3, #1
    14c2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    14c4:	697b      	ldr	r3, [r7, #20]
    14c6:	f103 0301 	add.w	r3, r3, #1
    14ca:	617b      	str	r3, [r7, #20]
    14cc:	697a      	ldr	r2, [r7, #20]
    14ce:	69fb      	ldr	r3, [r7, #28]
    14d0:	429a      	cmp	r2, r3
    14d2:	d3ec      	bcc.n	14ae <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    14d4:	687a      	ldr	r2, [r7, #4]
    14d6:	697b      	ldr	r3, [r7, #20]
    14d8:	ebc3 0302 	rsb	r3, r3, r2
    14dc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    14de:	687b      	ldr	r3, [r7, #4]
    14e0:	2b00      	cmp	r3, #0
    14e2:	d1c7      	bne.n	1474 <MSS_UART_polled_tx+0x68>
    }
}
    14e4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    14e8:	46bd      	mov	sp, r7
    14ea:	bc80      	pop	{r7}
    14ec:	4770      	bx	lr
    14ee:	bf00      	nop

000014f0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    14f0:	b480      	push	{r7}
    14f2:	b087      	sub	sp, #28
    14f4:	af00      	add	r7, sp, #0
    14f6:	6078      	str	r0, [r7, #4]
    14f8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    14fa:	f04f 0300 	mov.w	r3, #0
    14fe:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1500:	687a      	ldr	r2, [r7, #4]
    1502:	f240 6364 	movw	r3, #1636	; 0x664
    1506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150a:	429a      	cmp	r2, r3
    150c:	d007      	beq.n	151e <MSS_UART_polled_tx_string+0x2e>
    150e:	687a      	ldr	r2, [r7, #4]
    1510:	f240 633c 	movw	r3, #1596	; 0x63c
    1514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1518:	429a      	cmp	r2, r3
    151a:	d000      	beq.n	151e <MSS_UART_polled_tx_string+0x2e>
    151c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    151e:	683b      	ldr	r3, [r7, #0]
    1520:	2b00      	cmp	r3, #0
    1522:	d100      	bne.n	1526 <MSS_UART_polled_tx_string+0x36>
    1524:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1526:	687a      	ldr	r2, [r7, #4]
    1528:	f240 6364 	movw	r3, #1636	; 0x664
    152c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1530:	429a      	cmp	r2, r3
    1532:	d006      	beq.n	1542 <MSS_UART_polled_tx_string+0x52>
    1534:	687a      	ldr	r2, [r7, #4]
    1536:	f240 633c 	movw	r3, #1596	; 0x63c
    153a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    153e:	429a      	cmp	r2, r3
    1540:	d138      	bne.n	15b4 <MSS_UART_polled_tx_string+0xc4>
    1542:	683b      	ldr	r3, [r7, #0]
    1544:	2b00      	cmp	r3, #0
    1546:	d035      	beq.n	15b4 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1548:	683a      	ldr	r2, [r7, #0]
    154a:	68bb      	ldr	r3, [r7, #8]
    154c:	4413      	add	r3, r2
    154e:	781b      	ldrb	r3, [r3, #0]
    1550:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1552:	e02c      	b.n	15ae <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1554:	687b      	ldr	r3, [r7, #4]
    1556:	681b      	ldr	r3, [r3, #0]
    1558:	7d1b      	ldrb	r3, [r3, #20]
    155a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    155c:	687b      	ldr	r3, [r7, #4]
    155e:	7a9a      	ldrb	r2, [r3, #10]
    1560:	7dfb      	ldrb	r3, [r7, #23]
    1562:	ea42 0303 	orr.w	r3, r2, r3
    1566:	b2da      	uxtb	r2, r3
    1568:	687b      	ldr	r3, [r7, #4]
    156a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    156c:	7dfb      	ldrb	r3, [r7, #23]
    156e:	f003 0320 	and.w	r3, r3, #32
    1572:	2b00      	cmp	r3, #0
    1574:	d0ee      	beq.n	1554 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    1576:	f04f 0300 	mov.w	r3, #0
    157a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    157c:	e011      	b.n	15a2 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    157e:	687b      	ldr	r3, [r7, #4]
    1580:	681b      	ldr	r3, [r3, #0]
    1582:	693a      	ldr	r2, [r7, #16]
    1584:	b2d2      	uxtb	r2, r2
    1586:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1588:	68fb      	ldr	r3, [r7, #12]
    158a:	f103 0301 	add.w	r3, r3, #1
    158e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1590:	68bb      	ldr	r3, [r7, #8]
    1592:	f103 0301 	add.w	r3, r3, #1
    1596:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1598:	683a      	ldr	r2, [r7, #0]
    159a:	68bb      	ldr	r3, [r7, #8]
    159c:	4413      	add	r3, r2
    159e:	781b      	ldrb	r3, [r3, #0]
    15a0:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    15a2:	693b      	ldr	r3, [r7, #16]
    15a4:	2b00      	cmp	r3, #0
    15a6:	d002      	beq.n	15ae <MSS_UART_polled_tx_string+0xbe>
    15a8:	68fb      	ldr	r3, [r7, #12]
    15aa:	2b0f      	cmp	r3, #15
    15ac:	d9e7      	bls.n	157e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    15ae:	693b      	ldr	r3, [r7, #16]
    15b0:	2b00      	cmp	r3, #0
    15b2:	d1cf      	bne.n	1554 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    15b4:	f107 071c 	add.w	r7, r7, #28
    15b8:	46bd      	mov	sp, r7
    15ba:	bc80      	pop	{r7}
    15bc:	4770      	bx	lr
    15be:	bf00      	nop

000015c0 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    15c0:	b580      	push	{r7, lr}
    15c2:	b084      	sub	sp, #16
    15c4:	af00      	add	r7, sp, #0
    15c6:	60f8      	str	r0, [r7, #12]
    15c8:	60b9      	str	r1, [r7, #8]
    15ca:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    15cc:	68fa      	ldr	r2, [r7, #12]
    15ce:	f240 6364 	movw	r3, #1636	; 0x664
    15d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15d6:	429a      	cmp	r2, r3
    15d8:	d007      	beq.n	15ea <MSS_UART_irq_tx+0x2a>
    15da:	68fa      	ldr	r2, [r7, #12]
    15dc:	f240 633c 	movw	r3, #1596	; 0x63c
    15e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15e4:	429a      	cmp	r2, r3
    15e6:	d000      	beq.n	15ea <MSS_UART_irq_tx+0x2a>
    15e8:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    15ea:	68bb      	ldr	r3, [r7, #8]
    15ec:	2b00      	cmp	r3, #0
    15ee:	d100      	bne.n	15f2 <MSS_UART_irq_tx+0x32>
    15f0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    15f2:	687b      	ldr	r3, [r7, #4]
    15f4:	2b00      	cmp	r3, #0
    15f6:	d100      	bne.n	15fa <MSS_UART_irq_tx+0x3a>
    15f8:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    15fa:	687b      	ldr	r3, [r7, #4]
    15fc:	2b00      	cmp	r3, #0
    15fe:	d032      	beq.n	1666 <MSS_UART_irq_tx+0xa6>
    1600:	68bb      	ldr	r3, [r7, #8]
    1602:	2b00      	cmp	r3, #0
    1604:	d02f      	beq.n	1666 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1606:	68fa      	ldr	r2, [r7, #12]
    1608:	f240 6364 	movw	r3, #1636	; 0x664
    160c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1610:	429a      	cmp	r2, r3
    1612:	d006      	beq.n	1622 <MSS_UART_irq_tx+0x62>
    1614:	68fa      	ldr	r2, [r7, #12]
    1616:	f240 633c 	movw	r3, #1596	; 0x63c
    161a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    161e:	429a      	cmp	r2, r3
    1620:	d121      	bne.n	1666 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1622:	68fb      	ldr	r3, [r7, #12]
    1624:	68ba      	ldr	r2, [r7, #8]
    1626:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    1628:	68fb      	ldr	r3, [r7, #12]
    162a:	687a      	ldr	r2, [r7, #4]
    162c:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    162e:	68fb      	ldr	r3, [r7, #12]
    1630:	f04f 0200 	mov.w	r2, #0
    1634:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1636:	68fb      	ldr	r3, [r7, #12]
    1638:	891b      	ldrh	r3, [r3, #8]
    163a:	b21b      	sxth	r3, r3
    163c:	4618      	mov	r0, r3
    163e:	f7ff fdc5 	bl	11cc <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    1642:	68fa      	ldr	r2, [r7, #12]
    1644:	f641 13fd 	movw	r3, #6653	; 0x19fd
    1648:	f2c0 0300 	movt	r3, #0
    164c:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    164e:	68fb      	ldr	r3, [r7, #12]
    1650:	685b      	ldr	r3, [r3, #4]
    1652:	f04f 0201 	mov.w	r2, #1
    1656:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    165a:	68fb      	ldr	r3, [r7, #12]
    165c:	891b      	ldrh	r3, [r3, #8]
    165e:	b21b      	sxth	r3, r3
    1660:	4618      	mov	r0, r3
    1662:	f7ff fd79 	bl	1158 <NVIC_EnableIRQ>
    }
}
    1666:	f107 0710 	add.w	r7, r7, #16
    166a:	46bd      	mov	sp, r7
    166c:	bd80      	pop	{r7, pc}
    166e:	bf00      	nop

00001670 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    1670:	b480      	push	{r7}
    1672:	b085      	sub	sp, #20
    1674:	af00      	add	r7, sp, #0
    1676:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    1678:	f04f 0300 	mov.w	r3, #0
    167c:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    167e:	f04f 0300 	mov.w	r3, #0
    1682:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1684:	687a      	ldr	r2, [r7, #4]
    1686:	f240 6364 	movw	r3, #1636	; 0x664
    168a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    168e:	429a      	cmp	r2, r3
    1690:	d007      	beq.n	16a2 <MSS_UART_tx_complete+0x32>
    1692:	687a      	ldr	r2, [r7, #4]
    1694:	f240 633c 	movw	r3, #1596	; 0x63c
    1698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    169c:	429a      	cmp	r2, r3
    169e:	d000      	beq.n	16a2 <MSS_UART_tx_complete+0x32>
    16a0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    16a2:	687a      	ldr	r2, [r7, #4]
    16a4:	f240 6364 	movw	r3, #1636	; 0x664
    16a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ac:	429a      	cmp	r2, r3
    16ae:	d006      	beq.n	16be <MSS_UART_tx_complete+0x4e>
    16b0:	687a      	ldr	r2, [r7, #4]
    16b2:	f240 633c 	movw	r3, #1596	; 0x63c
    16b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ba:	429a      	cmp	r2, r3
    16bc:	d117      	bne.n	16ee <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    16be:	687b      	ldr	r3, [r7, #4]
    16c0:	681b      	ldr	r3, [r3, #0]
    16c2:	7d1b      	ldrb	r3, [r3, #20]
    16c4:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    16c6:	687b      	ldr	r3, [r7, #4]
    16c8:	7a9a      	ldrb	r2, [r3, #10]
    16ca:	7bfb      	ldrb	r3, [r7, #15]
    16cc:	ea42 0303 	orr.w	r3, r2, r3
    16d0:	b2da      	uxtb	r2, r3
    16d2:	687b      	ldr	r3, [r7, #4]
    16d4:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    16d6:	687b      	ldr	r3, [r7, #4]
    16d8:	691b      	ldr	r3, [r3, #16]
    16da:	2b00      	cmp	r3, #0
    16dc:	d107      	bne.n	16ee <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    16de:	7bfb      	ldrb	r3, [r7, #15]
    16e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    16e4:	2b00      	cmp	r3, #0
    16e6:	d002      	beq.n	16ee <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    16e8:	f04f 0301 	mov.w	r3, #1
    16ec:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    16ee:	7bbb      	ldrb	r3, [r7, #14]
    16f0:	b25b      	sxtb	r3, r3
}
    16f2:	4618      	mov	r0, r3
    16f4:	f107 0714 	add.w	r7, r7, #20
    16f8:	46bd      	mov	sp, r7
    16fa:	bc80      	pop	{r7}
    16fc:	4770      	bx	lr
    16fe:	bf00      	nop

00001700 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1700:	b480      	push	{r7}
    1702:	b087      	sub	sp, #28
    1704:	af00      	add	r7, sp, #0
    1706:	60f8      	str	r0, [r7, #12]
    1708:	60b9      	str	r1, [r7, #8]
    170a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    170c:	f04f 0300 	mov.w	r3, #0
    1710:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1712:	f04f 0300 	mov.w	r3, #0
    1716:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1718:	68fa      	ldr	r2, [r7, #12]
    171a:	f240 6364 	movw	r3, #1636	; 0x664
    171e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1722:	429a      	cmp	r2, r3
    1724:	d007      	beq.n	1736 <MSS_UART_get_rx+0x36>
    1726:	68fa      	ldr	r2, [r7, #12]
    1728:	f240 633c 	movw	r3, #1596	; 0x63c
    172c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1730:	429a      	cmp	r2, r3
    1732:	d000      	beq.n	1736 <MSS_UART_get_rx+0x36>
    1734:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    1736:	68bb      	ldr	r3, [r7, #8]
    1738:	2b00      	cmp	r3, #0
    173a:	d100      	bne.n	173e <MSS_UART_get_rx+0x3e>
    173c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    173e:	687b      	ldr	r3, [r7, #4]
    1740:	2b00      	cmp	r3, #0
    1742:	d100      	bne.n	1746 <MSS_UART_get_rx+0x46>
    1744:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1746:	68fa      	ldr	r2, [r7, #12]
    1748:	f240 6364 	movw	r3, #1636	; 0x664
    174c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1750:	429a      	cmp	r2, r3
    1752:	d006      	beq.n	1762 <MSS_UART_get_rx+0x62>
    1754:	68fa      	ldr	r2, [r7, #12]
    1756:	f240 633c 	movw	r3, #1596	; 0x63c
    175a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    175e:	429a      	cmp	r2, r3
    1760:	d134      	bne.n	17cc <MSS_UART_get_rx+0xcc>
    1762:	68bb      	ldr	r3, [r7, #8]
    1764:	2b00      	cmp	r3, #0
    1766:	d031      	beq.n	17cc <MSS_UART_get_rx+0xcc>
    1768:	687b      	ldr	r3, [r7, #4]
    176a:	2b00      	cmp	r3, #0
    176c:	d02e      	beq.n	17cc <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    176e:	68fb      	ldr	r3, [r7, #12]
    1770:	681b      	ldr	r3, [r3, #0]
    1772:	7d1b      	ldrb	r3, [r3, #20]
    1774:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1776:	68fb      	ldr	r3, [r7, #12]
    1778:	7a9a      	ldrb	r2, [r3, #10]
    177a:	7dfb      	ldrb	r3, [r7, #23]
    177c:	ea42 0303 	orr.w	r3, r2, r3
    1780:	b2da      	uxtb	r2, r3
    1782:	68fb      	ldr	r3, [r7, #12]
    1784:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1786:	e017      	b.n	17b8 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1788:	68ba      	ldr	r2, [r7, #8]
    178a:	693b      	ldr	r3, [r7, #16]
    178c:	4413      	add	r3, r2
    178e:	68fa      	ldr	r2, [r7, #12]
    1790:	6812      	ldr	r2, [r2, #0]
    1792:	7812      	ldrb	r2, [r2, #0]
    1794:	b2d2      	uxtb	r2, r2
    1796:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    1798:	693b      	ldr	r3, [r7, #16]
    179a:	f103 0301 	add.w	r3, r3, #1
    179e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    17a0:	68fb      	ldr	r3, [r7, #12]
    17a2:	681b      	ldr	r3, [r3, #0]
    17a4:	7d1b      	ldrb	r3, [r3, #20]
    17a6:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    17a8:	68fb      	ldr	r3, [r7, #12]
    17aa:	7a9a      	ldrb	r2, [r3, #10]
    17ac:	7dfb      	ldrb	r3, [r7, #23]
    17ae:	ea42 0303 	orr.w	r3, r2, r3
    17b2:	b2da      	uxtb	r2, r3
    17b4:	68fb      	ldr	r3, [r7, #12]
    17b6:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    17b8:	7dfb      	ldrb	r3, [r7, #23]
    17ba:	f003 0301 	and.w	r3, r3, #1
    17be:	b2db      	uxtb	r3, r3
    17c0:	2b00      	cmp	r3, #0
    17c2:	d003      	beq.n	17cc <MSS_UART_get_rx+0xcc>
    17c4:	693a      	ldr	r2, [r7, #16]
    17c6:	687b      	ldr	r3, [r7, #4]
    17c8:	429a      	cmp	r2, r3
    17ca:	d3dd      	bcc.n	1788 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    17cc:	693b      	ldr	r3, [r7, #16]
}
    17ce:	4618      	mov	r0, r3
    17d0:	f107 071c 	add.w	r7, r7, #28
    17d4:	46bd      	mov	sp, r7
    17d6:	bc80      	pop	{r7}
    17d8:	4770      	bx	lr
    17da:	bf00      	nop

000017dc <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    17dc:	b580      	push	{r7, lr}
    17de:	b082      	sub	sp, #8
    17e0:	af00      	add	r7, sp, #0
    17e2:	6078      	str	r0, [r7, #4]
    17e4:	460b      	mov	r3, r1
    17e6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17e8:	687a      	ldr	r2, [r7, #4]
    17ea:	f240 6364 	movw	r3, #1636	; 0x664
    17ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17f2:	429a      	cmp	r2, r3
    17f4:	d007      	beq.n	1806 <MSS_UART_enable_irq+0x2a>
    17f6:	687a      	ldr	r2, [r7, #4]
    17f8:	f240 633c 	movw	r3, #1596	; 0x63c
    17fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1800:	429a      	cmp	r2, r3
    1802:	d000      	beq.n	1806 <MSS_UART_enable_irq+0x2a>
    1804:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1806:	687a      	ldr	r2, [r7, #4]
    1808:	f240 6364 	movw	r3, #1636	; 0x664
    180c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1810:	429a      	cmp	r2, r3
    1812:	d006      	beq.n	1822 <MSS_UART_enable_irq+0x46>
    1814:	687a      	ldr	r2, [r7, #4]
    1816:	f240 633c 	movw	r3, #1596	; 0x63c
    181a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    181e:	429a      	cmp	r2, r3
    1820:	d116      	bne.n	1850 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1822:	687b      	ldr	r3, [r7, #4]
    1824:	891b      	ldrh	r3, [r3, #8]
    1826:	b21b      	sxth	r3, r3
    1828:	4618      	mov	r0, r3
    182a:	f7ff fccf 	bl	11cc <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    182e:	687b      	ldr	r3, [r7, #4]
    1830:	681b      	ldr	r3, [r3, #0]
    1832:	687a      	ldr	r2, [r7, #4]
    1834:	6812      	ldr	r2, [r2, #0]
    1836:	7912      	ldrb	r2, [r2, #4]
    1838:	b2d1      	uxtb	r1, r2
    183a:	78fa      	ldrb	r2, [r7, #3]
    183c:	ea41 0202 	orr.w	r2, r1, r2
    1840:	b2d2      	uxtb	r2, r2
    1842:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1844:	687b      	ldr	r3, [r7, #4]
    1846:	891b      	ldrh	r3, [r3, #8]
    1848:	b21b      	sxth	r3, r3
    184a:	4618      	mov	r0, r3
    184c:	f7ff fc84 	bl	1158 <NVIC_EnableIRQ>
    }
}
    1850:	f107 0708 	add.w	r7, r7, #8
    1854:	46bd      	mov	sp, r7
    1856:	bd80      	pop	{r7, pc}

00001858 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    1858:	b580      	push	{r7, lr}
    185a:	b082      	sub	sp, #8
    185c:	af00      	add	r7, sp, #0
    185e:	6078      	str	r0, [r7, #4]
    1860:	460b      	mov	r3, r1
    1862:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1864:	687a      	ldr	r2, [r7, #4]
    1866:	f240 6364 	movw	r3, #1636	; 0x664
    186a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    186e:	429a      	cmp	r2, r3
    1870:	d007      	beq.n	1882 <MSS_UART_disable_irq+0x2a>
    1872:	687a      	ldr	r2, [r7, #4]
    1874:	f240 633c 	movw	r3, #1596	; 0x63c
    1878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    187c:	429a      	cmp	r2, r3
    187e:	d000      	beq.n	1882 <MSS_UART_disable_irq+0x2a>
    1880:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1882:	687a      	ldr	r2, [r7, #4]
    1884:	f240 6364 	movw	r3, #1636	; 0x664
    1888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    188c:	429a      	cmp	r2, r3
    188e:	d006      	beq.n	189e <MSS_UART_disable_irq+0x46>
    1890:	687a      	ldr	r2, [r7, #4]
    1892:	f240 633c 	movw	r3, #1596	; 0x63c
    1896:	f2c2 0300 	movt	r3, #8192	; 0x2000
    189a:	429a      	cmp	r2, r3
    189c:	d11c      	bne.n	18d8 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    189e:	687b      	ldr	r3, [r7, #4]
    18a0:	681b      	ldr	r3, [r3, #0]
    18a2:	687a      	ldr	r2, [r7, #4]
    18a4:	6812      	ldr	r2, [r2, #0]
    18a6:	7912      	ldrb	r2, [r2, #4]
    18a8:	b2d1      	uxtb	r1, r2
    18aa:	78fa      	ldrb	r2, [r7, #3]
    18ac:	ea6f 0202 	mvn.w	r2, r2
    18b0:	b2d2      	uxtb	r2, r2
    18b2:	ea01 0202 	and.w	r2, r1, r2
    18b6:	b2d2      	uxtb	r2, r2
    18b8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    18ba:	687b      	ldr	r3, [r7, #4]
    18bc:	891b      	ldrh	r3, [r3, #8]
    18be:	b21b      	sxth	r3, r3
    18c0:	4618      	mov	r0, r3
    18c2:	f7ff fc83 	bl	11cc <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    18c6:	78fb      	ldrb	r3, [r7, #3]
    18c8:	2b0f      	cmp	r3, #15
    18ca:	d105      	bne.n	18d8 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    18cc:	687b      	ldr	r3, [r7, #4]
    18ce:	891b      	ldrh	r3, [r3, #8]
    18d0:	b21b      	sxth	r3, r3
    18d2:	4618      	mov	r0, r3
    18d4:	f7ff fc5c 	bl	1190 <NVIC_DisableIRQ>

        }
    }
}
    18d8:	f107 0708 	add.w	r7, r7, #8
    18dc:	46bd      	mov	sp, r7
    18de:	bd80      	pop	{r7, pc}

000018e0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    18e0:	b580      	push	{r7, lr}
    18e2:	b084      	sub	sp, #16
    18e4:	af00      	add	r7, sp, #0
    18e6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    18e8:	687a      	ldr	r2, [r7, #4]
    18ea:	f240 6364 	movw	r3, #1636	; 0x664
    18ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18f2:	429a      	cmp	r2, r3
    18f4:	d007      	beq.n	1906 <MSS_UART_isr+0x26>
    18f6:	687a      	ldr	r2, [r7, #4]
    18f8:	f240 633c 	movw	r3, #1596	; 0x63c
    18fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1900:	429a      	cmp	r2, r3
    1902:	d000      	beq.n	1906 <MSS_UART_isr+0x26>
    1904:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1906:	687a      	ldr	r2, [r7, #4]
    1908:	f240 6364 	movw	r3, #1636	; 0x664
    190c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1910:	429a      	cmp	r2, r3
    1912:	d006      	beq.n	1922 <MSS_UART_isr+0x42>
    1914:	687a      	ldr	r2, [r7, #4]
    1916:	f240 633c 	movw	r3, #1596	; 0x63c
    191a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    191e:	429a      	cmp	r2, r3
    1920:	d167      	bne.n	19f2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1922:	687b      	ldr	r3, [r7, #4]
    1924:	681b      	ldr	r3, [r3, #0]
    1926:	7a1b      	ldrb	r3, [r3, #8]
    1928:	b2db      	uxtb	r3, r3
    192a:	f003 030f 	and.w	r3, r3, #15
    192e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1930:	7bfb      	ldrb	r3, [r7, #15]
    1932:	2b0c      	cmp	r3, #12
    1934:	d854      	bhi.n	19e0 <MSS_UART_isr+0x100>
    1936:	a201      	add	r2, pc, #4	; (adr r2, 193c <MSS_UART_isr+0x5c>)
    1938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    193c:	00001971 	.word	0x00001971
    1940:	000019e1 	.word	0x000019e1
    1944:	0000198d 	.word	0x0000198d
    1948:	000019e1 	.word	0x000019e1
    194c:	000019a9 	.word	0x000019a9
    1950:	000019e1 	.word	0x000019e1
    1954:	000019c5 	.word	0x000019c5
    1958:	000019e1 	.word	0x000019e1
    195c:	000019e1 	.word	0x000019e1
    1960:	000019e1 	.word	0x000019e1
    1964:	000019e1 	.word	0x000019e1
    1968:	000019e1 	.word	0x000019e1
    196c:	000019a9 	.word	0x000019a9
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1974:	2b00      	cmp	r3, #0
    1976:	d100      	bne.n	197a <MSS_UART_isr+0x9a>
    1978:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    197a:	687b      	ldr	r3, [r7, #4]
    197c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    197e:	2b00      	cmp	r3, #0
    1980:	d030      	beq.n	19e4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1982:	687b      	ldr	r3, [r7, #4]
    1984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1986:	6878      	ldr	r0, [r7, #4]
    1988:	4798      	blx	r3
                }
            }
            break;
    198a:	e032      	b.n	19f2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    198c:	687b      	ldr	r3, [r7, #4]
    198e:	6a1b      	ldr	r3, [r3, #32]
    1990:	2b00      	cmp	r3, #0
    1992:	d100      	bne.n	1996 <MSS_UART_isr+0xb6>
    1994:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1996:	687b      	ldr	r3, [r7, #4]
    1998:	6a1b      	ldr	r3, [r3, #32]
    199a:	2b00      	cmp	r3, #0
    199c:	d024      	beq.n	19e8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    199e:	687b      	ldr	r3, [r7, #4]
    19a0:	6a1b      	ldr	r3, [r3, #32]
    19a2:	6878      	ldr	r0, [r7, #4]
    19a4:	4798      	blx	r3
                }
            }
            break;
    19a6:	e024      	b.n	19f2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    19a8:	687b      	ldr	r3, [r7, #4]
    19aa:	69db      	ldr	r3, [r3, #28]
    19ac:	2b00      	cmp	r3, #0
    19ae:	d100      	bne.n	19b2 <MSS_UART_isr+0xd2>
    19b0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    19b2:	687b      	ldr	r3, [r7, #4]
    19b4:	69db      	ldr	r3, [r3, #28]
    19b6:	2b00      	cmp	r3, #0
    19b8:	d018      	beq.n	19ec <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    19ba:	687b      	ldr	r3, [r7, #4]
    19bc:	69db      	ldr	r3, [r3, #28]
    19be:	6878      	ldr	r0, [r7, #4]
    19c0:	4798      	blx	r3
                }
            }
            break;
    19c2:	e016      	b.n	19f2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    19c4:	687b      	ldr	r3, [r7, #4]
    19c6:	699b      	ldr	r3, [r3, #24]
    19c8:	2b00      	cmp	r3, #0
    19ca:	d100      	bne.n	19ce <MSS_UART_isr+0xee>
    19cc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    19ce:	687b      	ldr	r3, [r7, #4]
    19d0:	699b      	ldr	r3, [r3, #24]
    19d2:	2b00      	cmp	r3, #0
    19d4:	d00c      	beq.n	19f0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    19d6:	687b      	ldr	r3, [r7, #4]
    19d8:	699b      	ldr	r3, [r3, #24]
    19da:	6878      	ldr	r0, [r7, #4]
    19dc:	4798      	blx	r3
                }
            }
            break;
    19de:	e008      	b.n	19f2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    19e0:	be00      	bkpt	0x0000
    19e2:	e006      	b.n	19f2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    19e4:	bf00      	nop
    19e6:	e004      	b.n	19f2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    19e8:	bf00      	nop
    19ea:	e002      	b.n	19f2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    19ec:	bf00      	nop
    19ee:	e000      	b.n	19f2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    19f0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    19f2:	f107 0710 	add.w	r7, r7, #16
    19f6:	46bd      	mov	sp, r7
    19f8:	bd80      	pop	{r7, pc}
    19fa:	bf00      	nop

000019fc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    19fc:	b480      	push	{r7}
    19fe:	b087      	sub	sp, #28
    1a00:	af00      	add	r7, sp, #0
    1a02:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a04:	687a      	ldr	r2, [r7, #4]
    1a06:	f240 6364 	movw	r3, #1636	; 0x664
    1a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a0e:	429a      	cmp	r2, r3
    1a10:	d007      	beq.n	1a22 <default_tx_handler+0x26>
    1a12:	687a      	ldr	r2, [r7, #4]
    1a14:	f240 633c 	movw	r3, #1596	; 0x63c
    1a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a1c:	429a      	cmp	r2, r3
    1a1e:	d000      	beq.n	1a22 <default_tx_handler+0x26>
    1a20:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1a22:	687b      	ldr	r3, [r7, #4]
    1a24:	68db      	ldr	r3, [r3, #12]
    1a26:	2b00      	cmp	r3, #0
    1a28:	d100      	bne.n	1a2c <default_tx_handler+0x30>
    1a2a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1a2c:	687b      	ldr	r3, [r7, #4]
    1a2e:	691b      	ldr	r3, [r3, #16]
    1a30:	2b00      	cmp	r3, #0
    1a32:	d100      	bne.n	1a36 <default_tx_handler+0x3a>
    1a34:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a36:	687a      	ldr	r2, [r7, #4]
    1a38:	f240 6364 	movw	r3, #1636	; 0x664
    1a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a40:	429a      	cmp	r2, r3
    1a42:	d006      	beq.n	1a52 <default_tx_handler+0x56>
    1a44:	687a      	ldr	r2, [r7, #4]
    1a46:	f240 633c 	movw	r3, #1596	; 0x63c
    1a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a4e:	429a      	cmp	r2, r3
    1a50:	d152      	bne.n	1af8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1a52:	687b      	ldr	r3, [r7, #4]
    1a54:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a56:	2b00      	cmp	r3, #0
    1a58:	d04e      	beq.n	1af8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1a5a:	687b      	ldr	r3, [r7, #4]
    1a5c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a5e:	2b00      	cmp	r3, #0
    1a60:	d04a      	beq.n	1af8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1a62:	687b      	ldr	r3, [r7, #4]
    1a64:	681b      	ldr	r3, [r3, #0]
    1a66:	7d1b      	ldrb	r3, [r3, #20]
    1a68:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	7a9a      	ldrb	r2, [r3, #10]
    1a6e:	7afb      	ldrb	r3, [r7, #11]
    1a70:	ea42 0303 	orr.w	r3, r2, r3
    1a74:	b2da      	uxtb	r2, r3
    1a76:	687b      	ldr	r3, [r7, #4]
    1a78:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1a7a:	7afb      	ldrb	r3, [r7, #11]
    1a7c:	f003 0320 	and.w	r3, r3, #32
    1a80:	2b00      	cmp	r3, #0
    1a82:	d029      	beq.n	1ad8 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1a84:	f04f 0310 	mov.w	r3, #16
    1a88:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1a8a:	687b      	ldr	r3, [r7, #4]
    1a8c:	691a      	ldr	r2, [r3, #16]
    1a8e:	687b      	ldr	r3, [r7, #4]
    1a90:	695b      	ldr	r3, [r3, #20]
    1a92:	ebc3 0302 	rsb	r3, r3, r2
    1a96:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1a98:	697b      	ldr	r3, [r7, #20]
    1a9a:	2b0f      	cmp	r3, #15
    1a9c:	d801      	bhi.n	1aa2 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1a9e:	697b      	ldr	r3, [r7, #20]
    1aa0:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1aa2:	f04f 0300 	mov.w	r3, #0
    1aa6:	60fb      	str	r3, [r7, #12]
    1aa8:	e012      	b.n	1ad0 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1aaa:	687b      	ldr	r3, [r7, #4]
    1aac:	681b      	ldr	r3, [r3, #0]
    1aae:	687a      	ldr	r2, [r7, #4]
    1ab0:	68d1      	ldr	r1, [r2, #12]
    1ab2:	687a      	ldr	r2, [r7, #4]
    1ab4:	6952      	ldr	r2, [r2, #20]
    1ab6:	440a      	add	r2, r1
    1ab8:	7812      	ldrb	r2, [r2, #0]
    1aba:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1abc:	687b      	ldr	r3, [r7, #4]
    1abe:	695b      	ldr	r3, [r3, #20]
    1ac0:	f103 0201 	add.w	r2, r3, #1
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1ac8:	68fb      	ldr	r3, [r7, #12]
    1aca:	f103 0301 	add.w	r3, r3, #1
    1ace:	60fb      	str	r3, [r7, #12]
    1ad0:	68fa      	ldr	r2, [r7, #12]
    1ad2:	693b      	ldr	r3, [r7, #16]
    1ad4:	429a      	cmp	r2, r3
    1ad6:	d3e8      	bcc.n	1aaa <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1ad8:	687b      	ldr	r3, [r7, #4]
    1ada:	695a      	ldr	r2, [r3, #20]
    1adc:	687b      	ldr	r3, [r7, #4]
    1ade:	691b      	ldr	r3, [r3, #16]
    1ae0:	429a      	cmp	r2, r3
    1ae2:	d109      	bne.n	1af8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1ae4:	687b      	ldr	r3, [r7, #4]
    1ae6:	f04f 0200 	mov.w	r2, #0
    1aea:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1aec:	687b      	ldr	r3, [r7, #4]
    1aee:	685b      	ldr	r3, [r3, #4]
    1af0:	f04f 0200 	mov.w	r2, #0
    1af4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1af8:	f107 071c 	add.w	r7, r7, #28
    1afc:	46bd      	mov	sp, r7
    1afe:	bc80      	pop	{r7}
    1b00:	4770      	bx	lr
    1b02:	bf00      	nop

00001b04 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1b04:	b580      	push	{r7, lr}
    1b06:	b084      	sub	sp, #16
    1b08:	af00      	add	r7, sp, #0
    1b0a:	60f8      	str	r0, [r7, #12]
    1b0c:	60b9      	str	r1, [r7, #8]
    1b0e:	4613      	mov	r3, r2
    1b10:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b12:	68fa      	ldr	r2, [r7, #12]
    1b14:	f240 6364 	movw	r3, #1636	; 0x664
    1b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1c:	429a      	cmp	r2, r3
    1b1e:	d007      	beq.n	1b30 <MSS_UART_set_rx_handler+0x2c>
    1b20:	68fa      	ldr	r2, [r7, #12]
    1b22:	f240 633c 	movw	r3, #1596	; 0x63c
    1b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b2a:	429a      	cmp	r2, r3
    1b2c:	d000      	beq.n	1b30 <MSS_UART_set_rx_handler+0x2c>
    1b2e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1b30:	68bb      	ldr	r3, [r7, #8]
    1b32:	2b00      	cmp	r3, #0
    1b34:	d100      	bne.n	1b38 <MSS_UART_set_rx_handler+0x34>
    1b36:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1b38:	79fb      	ldrb	r3, [r7, #7]
    1b3a:	2bc0      	cmp	r3, #192	; 0xc0
    1b3c:	d900      	bls.n	1b40 <MSS_UART_set_rx_handler+0x3c>
    1b3e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b40:	68fa      	ldr	r2, [r7, #12]
    1b42:	f240 6364 	movw	r3, #1636	; 0x664
    1b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b4a:	429a      	cmp	r2, r3
    1b4c:	d006      	beq.n	1b5c <MSS_UART_set_rx_handler+0x58>
    1b4e:	68fa      	ldr	r2, [r7, #12]
    1b50:	f240 633c 	movw	r3, #1596	; 0x63c
    1b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b58:	429a      	cmp	r2, r3
    1b5a:	d123      	bne.n	1ba4 <MSS_UART_set_rx_handler+0xa0>
    1b5c:	68bb      	ldr	r3, [r7, #8]
    1b5e:	2b00      	cmp	r3, #0
    1b60:	d020      	beq.n	1ba4 <MSS_UART_set_rx_handler+0xa0>
    1b62:	79fb      	ldrb	r3, [r7, #7]
    1b64:	2bc0      	cmp	r3, #192	; 0xc0
    1b66:	d81d      	bhi.n	1ba4 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1b68:	68fb      	ldr	r3, [r7, #12]
    1b6a:	68ba      	ldr	r2, [r7, #8]
    1b6c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1b6e:	68fb      	ldr	r3, [r7, #12]
    1b70:	681a      	ldr	r2, [r3, #0]
    1b72:	79fb      	ldrb	r3, [r7, #7]
    1b74:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1b78:	f043 030a 	orr.w	r3, r3, #10
    1b7c:	b2db      	uxtb	r3, r3
    1b7e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1b80:	68fb      	ldr	r3, [r7, #12]
    1b82:	891b      	ldrh	r3, [r3, #8]
    1b84:	b21b      	sxth	r3, r3
    1b86:	4618      	mov	r0, r3
    1b88:	f7ff fb20 	bl	11cc <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1b8c:	68fb      	ldr	r3, [r7, #12]
    1b8e:	685b      	ldr	r3, [r3, #4]
    1b90:	f04f 0201 	mov.w	r2, #1
    1b94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1b98:	68fb      	ldr	r3, [r7, #12]
    1b9a:	891b      	ldrh	r3, [r3, #8]
    1b9c:	b21b      	sxth	r3, r3
    1b9e:	4618      	mov	r0, r3
    1ba0:	f7ff fada 	bl	1158 <NVIC_EnableIRQ>
    }
}
    1ba4:	f107 0710 	add.w	r7, r7, #16
    1ba8:	46bd      	mov	sp, r7
    1baa:	bd80      	pop	{r7, pc}

00001bac <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    1bac:	b480      	push	{r7}
    1bae:	b083      	sub	sp, #12
    1bb0:	af00      	add	r7, sp, #0
    1bb2:	6078      	str	r0, [r7, #4]
    1bb4:	460b      	mov	r3, r1
    1bb6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1bb8:	687a      	ldr	r2, [r7, #4]
    1bba:	f240 6364 	movw	r3, #1636	; 0x664
    1bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bc2:	429a      	cmp	r2, r3
    1bc4:	d007      	beq.n	1bd6 <MSS_UART_set_loopback+0x2a>
    1bc6:	687a      	ldr	r2, [r7, #4]
    1bc8:	f240 633c 	movw	r3, #1596	; 0x63c
    1bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bd0:	429a      	cmp	r2, r3
    1bd2:	d000      	beq.n	1bd6 <MSS_UART_set_loopback+0x2a>
    1bd4:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1bd6:	687a      	ldr	r2, [r7, #4]
    1bd8:	f240 6364 	movw	r3, #1636	; 0x664
    1bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be0:	429a      	cmp	r2, r3
    1be2:	d006      	beq.n	1bf2 <MSS_UART_set_loopback+0x46>
    1be4:	687a      	ldr	r2, [r7, #4]
    1be6:	f240 633c 	movw	r3, #1596	; 0x63c
    1bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bee:	429a      	cmp	r2, r3
    1bf0:	d10f      	bne.n	1c12 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    1bf2:	78fb      	ldrb	r3, [r7, #3]
    1bf4:	2b00      	cmp	r3, #0
    1bf6:	d106      	bne.n	1c06 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    1bf8:	687b      	ldr	r3, [r7, #4]
    1bfa:	685b      	ldr	r3, [r3, #4]
    1bfc:	f04f 0200 	mov.w	r2, #0
    1c00:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1c04:	e005      	b.n	1c12 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    1c06:	687b      	ldr	r3, [r7, #4]
    1c08:	685b      	ldr	r3, [r3, #4]
    1c0a:	f04f 0201 	mov.w	r2, #1
    1c0e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    1c12:	f107 070c 	add.w	r7, r7, #12
    1c16:	46bd      	mov	sp, r7
    1c18:	bc80      	pop	{r7}
    1c1a:	4770      	bx	lr

00001c1c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1c1c:	4668      	mov	r0, sp
    1c1e:	f020 0107 	bic.w	r1, r0, #7
    1c22:	468d      	mov	sp, r1
    1c24:	b589      	push	{r0, r3, r7, lr}
    1c26:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1c28:	f240 6064 	movw	r0, #1636	; 0x664
    1c2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c30:	f7ff fe56 	bl	18e0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1c34:	f04f 000a 	mov.w	r0, #10
    1c38:	f7ff fac8 	bl	11cc <NVIC_ClearPendingIRQ>
}
    1c3c:	46bd      	mov	sp, r7
    1c3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1c42:	4685      	mov	sp, r0
    1c44:	4770      	bx	lr
    1c46:	bf00      	nop

00001c48 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1c48:	4668      	mov	r0, sp
    1c4a:	f020 0107 	bic.w	r1, r0, #7
    1c4e:	468d      	mov	sp, r1
    1c50:	b589      	push	{r0, r3, r7, lr}
    1c52:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1c54:	f240 603c 	movw	r0, #1596	; 0x63c
    1c58:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c5c:	f7ff fe40 	bl	18e0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1c60:	f04f 000b 	mov.w	r0, #11
    1c64:	f7ff fab2 	bl	11cc <NVIC_ClearPendingIRQ>
}
    1c68:	46bd      	mov	sp, r7
    1c6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1c6e:	4685      	mov	sp, r0
    1c70:	4770      	bx	lr
    1c72:	bf00      	nop

00001c74 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1c74:	b580      	push	{r7, lr}
    1c76:	b082      	sub	sp, #8
    1c78:	af00      	add	r7, sp, #0
    1c7a:	6078      	str	r0, [r7, #4]
    1c7c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c7e:	687a      	ldr	r2, [r7, #4]
    1c80:	f240 6364 	movw	r3, #1636	; 0x664
    1c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c88:	429a      	cmp	r2, r3
    1c8a:	d007      	beq.n	1c9c <MSS_UART_set_rxstatus_handler+0x28>
    1c8c:	687a      	ldr	r2, [r7, #4]
    1c8e:	f240 633c 	movw	r3, #1596	; 0x63c
    1c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c96:	429a      	cmp	r2, r3
    1c98:	d000      	beq.n	1c9c <MSS_UART_set_rxstatus_handler+0x28>
    1c9a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1c9c:	683b      	ldr	r3, [r7, #0]
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d100      	bne.n	1ca4 <MSS_UART_set_rxstatus_handler+0x30>
    1ca2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ca4:	687a      	ldr	r2, [r7, #4]
    1ca6:	f240 6364 	movw	r3, #1636	; 0x664
    1caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cae:	429a      	cmp	r2, r3
    1cb0:	d006      	beq.n	1cc0 <MSS_UART_set_rxstatus_handler+0x4c>
    1cb2:	687a      	ldr	r2, [r7, #4]
    1cb4:	f240 633c 	movw	r3, #1596	; 0x63c
    1cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cbc:	429a      	cmp	r2, r3
    1cbe:	d117      	bne.n	1cf0 <MSS_UART_set_rxstatus_handler+0x7c>
    1cc0:	683b      	ldr	r3, [r7, #0]
    1cc2:	2b00      	cmp	r3, #0
    1cc4:	d014      	beq.n	1cf0 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    1cc6:	687b      	ldr	r3, [r7, #4]
    1cc8:	683a      	ldr	r2, [r7, #0]
    1cca:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1ccc:	687b      	ldr	r3, [r7, #4]
    1cce:	891b      	ldrh	r3, [r3, #8]
    1cd0:	b21b      	sxth	r3, r3
    1cd2:	4618      	mov	r0, r3
    1cd4:	f7ff fa7a 	bl	11cc <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    1cd8:	687b      	ldr	r3, [r7, #4]
    1cda:	685b      	ldr	r3, [r3, #4]
    1cdc:	f04f 0201 	mov.w	r2, #1
    1ce0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1ce4:	687b      	ldr	r3, [r7, #4]
    1ce6:	891b      	ldrh	r3, [r3, #8]
    1ce8:	b21b      	sxth	r3, r3
    1cea:	4618      	mov	r0, r3
    1cec:	f7ff fa34 	bl	1158 <NVIC_EnableIRQ>
    }
}
    1cf0:	f107 0708 	add.w	r7, r7, #8
    1cf4:	46bd      	mov	sp, r7
    1cf6:	bd80      	pop	{r7, pc}

00001cf8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1cf8:	b580      	push	{r7, lr}
    1cfa:	b082      	sub	sp, #8
    1cfc:	af00      	add	r7, sp, #0
    1cfe:	6078      	str	r0, [r7, #4]
    1d00:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d02:	687a      	ldr	r2, [r7, #4]
    1d04:	f240 6364 	movw	r3, #1636	; 0x664
    1d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d0c:	429a      	cmp	r2, r3
    1d0e:	d007      	beq.n	1d20 <MSS_UART_set_tx_handler+0x28>
    1d10:	687a      	ldr	r2, [r7, #4]
    1d12:	f240 633c 	movw	r3, #1596	; 0x63c
    1d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d1a:	429a      	cmp	r2, r3
    1d1c:	d000      	beq.n	1d20 <MSS_UART_set_tx_handler+0x28>
    1d1e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1d20:	683b      	ldr	r3, [r7, #0]
    1d22:	2b00      	cmp	r3, #0
    1d24:	d100      	bne.n	1d28 <MSS_UART_set_tx_handler+0x30>
    1d26:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d28:	687a      	ldr	r2, [r7, #4]
    1d2a:	f240 6364 	movw	r3, #1636	; 0x664
    1d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d32:	429a      	cmp	r2, r3
    1d34:	d006      	beq.n	1d44 <MSS_UART_set_tx_handler+0x4c>
    1d36:	687a      	ldr	r2, [r7, #4]
    1d38:	f240 633c 	movw	r3, #1596	; 0x63c
    1d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d40:	429a      	cmp	r2, r3
    1d42:	d11f      	bne.n	1d84 <MSS_UART_set_tx_handler+0x8c>
    1d44:	683b      	ldr	r3, [r7, #0]
    1d46:	2b00      	cmp	r3, #0
    1d48:	d01c      	beq.n	1d84 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    1d4a:	687b      	ldr	r3, [r7, #4]
    1d4c:	683a      	ldr	r2, [r7, #0]
    1d4e:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    1d50:	687b      	ldr	r3, [r7, #4]
    1d52:	f04f 0200 	mov.w	r2, #0
    1d56:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    1d58:	687b      	ldr	r3, [r7, #4]
    1d5a:	f04f 0200 	mov.w	r2, #0
    1d5e:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1d60:	687b      	ldr	r3, [r7, #4]
    1d62:	891b      	ldrh	r3, [r3, #8]
    1d64:	b21b      	sxth	r3, r3
    1d66:	4618      	mov	r0, r3
    1d68:	f7ff fa30 	bl	11cc <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    1d6c:	687b      	ldr	r3, [r7, #4]
    1d6e:	685b      	ldr	r3, [r3, #4]
    1d70:	f04f 0201 	mov.w	r2, #1
    1d74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1d78:	687b      	ldr	r3, [r7, #4]
    1d7a:	891b      	ldrh	r3, [r3, #8]
    1d7c:	b21b      	sxth	r3, r3
    1d7e:	4618      	mov	r0, r3
    1d80:	f7ff f9ea 	bl	1158 <NVIC_EnableIRQ>
    }
}
    1d84:	f107 0708 	add.w	r7, r7, #8
    1d88:	46bd      	mov	sp, r7
    1d8a:	bd80      	pop	{r7, pc}

00001d8c <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1d8c:	b580      	push	{r7, lr}
    1d8e:	b082      	sub	sp, #8
    1d90:	af00      	add	r7, sp, #0
    1d92:	6078      	str	r0, [r7, #4]
    1d94:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d96:	687a      	ldr	r2, [r7, #4]
    1d98:	f240 6364 	movw	r3, #1636	; 0x664
    1d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1da0:	429a      	cmp	r2, r3
    1da2:	d007      	beq.n	1db4 <MSS_UART_set_modemstatus_handler+0x28>
    1da4:	687a      	ldr	r2, [r7, #4]
    1da6:	f240 633c 	movw	r3, #1596	; 0x63c
    1daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dae:	429a      	cmp	r2, r3
    1db0:	d000      	beq.n	1db4 <MSS_UART_set_modemstatus_handler+0x28>
    1db2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1db4:	683b      	ldr	r3, [r7, #0]
    1db6:	2b00      	cmp	r3, #0
    1db8:	d100      	bne.n	1dbc <MSS_UART_set_modemstatus_handler+0x30>
    1dba:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1dbc:	687a      	ldr	r2, [r7, #4]
    1dbe:	f240 6364 	movw	r3, #1636	; 0x664
    1dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc6:	429a      	cmp	r2, r3
    1dc8:	d006      	beq.n	1dd8 <MSS_UART_set_modemstatus_handler+0x4c>
    1dca:	687a      	ldr	r2, [r7, #4]
    1dcc:	f240 633c 	movw	r3, #1596	; 0x63c
    1dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd4:	429a      	cmp	r2, r3
    1dd6:	d117      	bne.n	1e08 <MSS_UART_set_modemstatus_handler+0x7c>
    1dd8:	683b      	ldr	r3, [r7, #0]
    1dda:	2b00      	cmp	r3, #0
    1ddc:	d014      	beq.n	1e08 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    1dde:	687b      	ldr	r3, [r7, #4]
    1de0:	683a      	ldr	r2, [r7, #0]
    1de2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1de4:	687b      	ldr	r3, [r7, #4]
    1de6:	891b      	ldrh	r3, [r3, #8]
    1de8:	b21b      	sxth	r3, r3
    1dea:	4618      	mov	r0, r3
    1dec:	f7ff f9ee 	bl	11cc <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    1df0:	687b      	ldr	r3, [r7, #4]
    1df2:	685b      	ldr	r3, [r3, #4]
    1df4:	f04f 0201 	mov.w	r2, #1
    1df8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1dfc:	687b      	ldr	r3, [r7, #4]
    1dfe:	891b      	ldrh	r3, [r3, #8]
    1e00:	b21b      	sxth	r3, r3
    1e02:	4618      	mov	r0, r3
    1e04:	f7ff f9a8 	bl	1158 <NVIC_EnableIRQ>
    }
}
    1e08:	f107 0708 	add.w	r7, r7, #8
    1e0c:	46bd      	mov	sp, r7
    1e0e:	bd80      	pop	{r7, pc}

00001e10 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1e10:	b480      	push	{r7}
    1e12:	b089      	sub	sp, #36	; 0x24
    1e14:	af00      	add	r7, sp, #0
    1e16:	60f8      	str	r0, [r7, #12]
    1e18:	60b9      	str	r1, [r7, #8]
    1e1a:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    1e1c:	f04f 0300 	mov.w	r3, #0
    1e20:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    1e22:	f04f 0300 	mov.w	r3, #0
    1e26:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e28:	68fa      	ldr	r2, [r7, #12]
    1e2a:	f240 6364 	movw	r3, #1636	; 0x664
    1e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e32:	429a      	cmp	r2, r3
    1e34:	d007      	beq.n	1e46 <MSS_UART_fill_tx_fifo+0x36>
    1e36:	68fa      	ldr	r2, [r7, #12]
    1e38:	f240 633c 	movw	r3, #1596	; 0x63c
    1e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e40:	429a      	cmp	r2, r3
    1e42:	d000      	beq.n	1e46 <MSS_UART_fill_tx_fifo+0x36>
    1e44:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    1e46:	68bb      	ldr	r3, [r7, #8]
    1e48:	2b00      	cmp	r3, #0
    1e4a:	d100      	bne.n	1e4e <MSS_UART_fill_tx_fifo+0x3e>
    1e4c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    1e4e:	687b      	ldr	r3, [r7, #4]
    1e50:	2b00      	cmp	r3, #0
    1e52:	d100      	bne.n	1e56 <MSS_UART_fill_tx_fifo+0x46>
    1e54:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1e56:	68fa      	ldr	r2, [r7, #12]
    1e58:	f240 6364 	movw	r3, #1636	; 0x664
    1e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e60:	429a      	cmp	r2, r3
    1e62:	d006      	beq.n	1e72 <MSS_UART_fill_tx_fifo+0x62>
    1e64:	68fa      	ldr	r2, [r7, #12]
    1e66:	f240 633c 	movw	r3, #1596	; 0x63c
    1e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e6e:	429a      	cmp	r2, r3
    1e70:	d131      	bne.n	1ed6 <MSS_UART_fill_tx_fifo+0xc6>
    1e72:	68bb      	ldr	r3, [r7, #8]
    1e74:	2b00      	cmp	r3, #0
    1e76:	d02e      	beq.n	1ed6 <MSS_UART_fill_tx_fifo+0xc6>
    1e78:	687b      	ldr	r3, [r7, #4]
    1e7a:	2b00      	cmp	r3, #0
    1e7c:	d02b      	beq.n	1ed6 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1e7e:	68fb      	ldr	r3, [r7, #12]
    1e80:	681b      	ldr	r3, [r3, #0]
    1e82:	7d1b      	ldrb	r3, [r3, #20]
    1e84:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1e86:	68fb      	ldr	r3, [r7, #12]
    1e88:	7a9a      	ldrb	r2, [r3, #10]
    1e8a:	7dfb      	ldrb	r3, [r7, #23]
    1e8c:	ea42 0303 	orr.w	r3, r2, r3
    1e90:	b2da      	uxtb	r2, r3
    1e92:	68fb      	ldr	r3, [r7, #12]
    1e94:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    1e96:	7dfb      	ldrb	r3, [r7, #23]
    1e98:	f003 0320 	and.w	r3, r3, #32
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	d01a      	beq.n	1ed6 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    1ea0:	f04f 0310 	mov.w	r3, #16
    1ea4:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    1ea6:	687b      	ldr	r3, [r7, #4]
    1ea8:	2b0f      	cmp	r3, #15
    1eaa:	d801      	bhi.n	1eb0 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    1eac:	687b      	ldr	r3, [r7, #4]
    1eae:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1eb0:	f04f 0300 	mov.w	r3, #0
    1eb4:	61bb      	str	r3, [r7, #24]
    1eb6:	e00a      	b.n	1ece <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    1eb8:	68fb      	ldr	r3, [r7, #12]
    1eba:	681b      	ldr	r3, [r3, #0]
    1ebc:	68b9      	ldr	r1, [r7, #8]
    1ebe:	69ba      	ldr	r2, [r7, #24]
    1ec0:	440a      	add	r2, r1
    1ec2:	7812      	ldrb	r2, [r2, #0]
    1ec4:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1ec6:	69bb      	ldr	r3, [r7, #24]
    1ec8:	f103 0301 	add.w	r3, r3, #1
    1ecc:	61bb      	str	r3, [r7, #24]
    1ece:	69ba      	ldr	r2, [r7, #24]
    1ed0:	69fb      	ldr	r3, [r7, #28]
    1ed2:	429a      	cmp	r2, r3
    1ed4:	d3f0      	bcc.n	1eb8 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    1ed6:	69bb      	ldr	r3, [r7, #24]
}
    1ed8:	4618      	mov	r0, r3
    1eda:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1ede:	46bd      	mov	sp, r7
    1ee0:	bc80      	pop	{r7}
    1ee2:	4770      	bx	lr

00001ee4 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    1ee4:	b480      	push	{r7}
    1ee6:	b085      	sub	sp, #20
    1ee8:	af00      	add	r7, sp, #0
    1eea:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    1eec:	f04f 33ff 	mov.w	r3, #4294967295
    1ef0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ef2:	687a      	ldr	r2, [r7, #4]
    1ef4:	f240 6364 	movw	r3, #1636	; 0x664
    1ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1efc:	429a      	cmp	r2, r3
    1efe:	d007      	beq.n	1f10 <MSS_UART_get_rx_status+0x2c>
    1f00:	687a      	ldr	r2, [r7, #4]
    1f02:	f240 633c 	movw	r3, #1596	; 0x63c
    1f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f0a:	429a      	cmp	r2, r3
    1f0c:	d000      	beq.n	1f10 <MSS_UART_get_rx_status+0x2c>
    1f0e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1f10:	687a      	ldr	r2, [r7, #4]
    1f12:	f240 6364 	movw	r3, #1636	; 0x664
    1f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f1a:	429a      	cmp	r2, r3
    1f1c:	d006      	beq.n	1f2c <MSS_UART_get_rx_status+0x48>
    1f1e:	687a      	ldr	r2, [r7, #4]
    1f20:	f240 633c 	movw	r3, #1596	; 0x63c
    1f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f28:	429a      	cmp	r2, r3
    1f2a:	d113      	bne.n	1f54 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    1f2c:	687b      	ldr	r3, [r7, #4]
    1f2e:	7a9a      	ldrb	r2, [r3, #10]
    1f30:	687b      	ldr	r3, [r7, #4]
    1f32:	681b      	ldr	r3, [r3, #0]
    1f34:	7d1b      	ldrb	r3, [r3, #20]
    1f36:	b2db      	uxtb	r3, r3
    1f38:	ea42 0303 	orr.w	r3, r2, r3
    1f3c:	b2da      	uxtb	r2, r3
    1f3e:	687b      	ldr	r3, [r7, #4]
    1f40:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    1f42:	687b      	ldr	r3, [r7, #4]
    1f44:	7a9b      	ldrb	r3, [r3, #10]
    1f46:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    1f4a:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    1f4c:	687b      	ldr	r3, [r7, #4]
    1f4e:	f04f 0200 	mov.w	r2, #0
    1f52:	729a      	strb	r2, [r3, #10]
    }
    return status;
    1f54:	7bfb      	ldrb	r3, [r7, #15]
}
    1f56:	4618      	mov	r0, r3
    1f58:	f107 0714 	add.w	r7, r7, #20
    1f5c:	46bd      	mov	sp, r7
    1f5e:	bc80      	pop	{r7}
    1f60:	4770      	bx	lr
    1f62:	bf00      	nop

00001f64 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    1f64:	b480      	push	{r7}
    1f66:	b085      	sub	sp, #20
    1f68:	af00      	add	r7, sp, #0
    1f6a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    1f6c:	f04f 33ff 	mov.w	r3, #4294967295
    1f70:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f72:	687a      	ldr	r2, [r7, #4]
    1f74:	f240 6364 	movw	r3, #1636	; 0x664
    1f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f7c:	429a      	cmp	r2, r3
    1f7e:	d007      	beq.n	1f90 <MSS_UART_get_modem_status+0x2c>
    1f80:	687a      	ldr	r2, [r7, #4]
    1f82:	f240 633c 	movw	r3, #1596	; 0x63c
    1f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f8a:	429a      	cmp	r2, r3
    1f8c:	d000      	beq.n	1f90 <MSS_UART_get_modem_status+0x2c>
    1f8e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1f90:	687a      	ldr	r2, [r7, #4]
    1f92:	f240 6364 	movw	r3, #1636	; 0x664
    1f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f9a:	429a      	cmp	r2, r3
    1f9c:	d006      	beq.n	1fac <MSS_UART_get_modem_status+0x48>
    1f9e:	687a      	ldr	r2, [r7, #4]
    1fa0:	f240 633c 	movw	r3, #1596	; 0x63c
    1fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fa8:	429a      	cmp	r2, r3
    1faa:	d103      	bne.n	1fb4 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    1fac:	687b      	ldr	r3, [r7, #4]
    1fae:	681b      	ldr	r3, [r3, #0]
    1fb0:	7e1b      	ldrb	r3, [r3, #24]
    1fb2:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    1fb4:	7bfb      	ldrb	r3, [r7, #15]
}
    1fb6:	4618      	mov	r0, r3
    1fb8:	f107 0714 	add.w	r7, r7, #20
    1fbc:	46bd      	mov	sp, r7
    1fbe:	bc80      	pop	{r7}
    1fc0:	4770      	bx	lr
    1fc2:	bf00      	nop

00001fc4 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    1fc4:	b480      	push	{r7}
    1fc6:	b085      	sub	sp, #20
    1fc8:	af00      	add	r7, sp, #0
    1fca:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    1fcc:	f04f 0300 	mov.w	r3, #0
    1fd0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1fd2:	687a      	ldr	r2, [r7, #4]
    1fd4:	f240 6364 	movw	r3, #1636	; 0x664
    1fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fdc:	429a      	cmp	r2, r3
    1fde:	d007      	beq.n	1ff0 <MSS_UART_get_tx_status+0x2c>
    1fe0:	687a      	ldr	r2, [r7, #4]
    1fe2:	f240 633c 	movw	r3, #1596	; 0x63c
    1fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fea:	429a      	cmp	r2, r3
    1fec:	d000      	beq.n	1ff0 <MSS_UART_get_tx_status+0x2c>
    1fee:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1ff0:	687a      	ldr	r2, [r7, #4]
    1ff2:	f240 6364 	movw	r3, #1636	; 0x664
    1ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ffa:	429a      	cmp	r2, r3
    1ffc:	d006      	beq.n	200c <MAIN_STACK_SIZE+0xc>
    1ffe:	687a      	ldr	r2, [r7, #4]
    2000:	f240 633c 	movw	r3, #1596	; 0x63c
    2004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2008:	429a      	cmp	r2, r3
    200a:	d10f      	bne.n	202c <MAIN_STACK_SIZE+0x2c>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    200c:	687b      	ldr	r3, [r7, #4]
    200e:	681b      	ldr	r3, [r3, #0]
    2010:	7d1b      	ldrb	r3, [r3, #20]
    2012:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2014:	687b      	ldr	r3, [r7, #4]
    2016:	7a9a      	ldrb	r2, [r3, #10]
    2018:	7bfb      	ldrb	r3, [r7, #15]
    201a:	ea42 0303 	orr.w	r3, r2, r3
    201e:	b2da      	uxtb	r2, r3
    2020:	687b      	ldr	r3, [r7, #4]
    2022:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2024:	7bfb      	ldrb	r3, [r7, #15]
    2026:	f003 0360 	and.w	r3, r3, #96	; 0x60
    202a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    202c:	7bfb      	ldrb	r3, [r7, #15]
}
    202e:	4618      	mov	r0, r3
    2030:	f107 0714 	add.w	r7, r7, #20
    2034:	46bd      	mov	sp, r7
    2036:	bc80      	pop	{r7}
    2038:	4770      	bx	lr
    203a:	bf00      	nop

0000203c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    203c:	b480      	push	{r7}
    203e:	b083      	sub	sp, #12
    2040:	af00      	add	r7, sp, #0
    2042:	4603      	mov	r3, r0
    2044:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2046:	f24e 1300 	movw	r3, #57600	; 0xe100
    204a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    204e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2052:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2056:	88f9      	ldrh	r1, [r7, #6]
    2058:	f001 011f 	and.w	r1, r1, #31
    205c:	f04f 0001 	mov.w	r0, #1
    2060:	fa00 f101 	lsl.w	r1, r0, r1
    2064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2068:	f107 070c 	add.w	r7, r7, #12
    206c:	46bd      	mov	sp, r7
    206e:	bc80      	pop	{r7}
    2070:	4770      	bx	lr
    2072:	bf00      	nop

00002074 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2074:	b480      	push	{r7}
    2076:	b083      	sub	sp, #12
    2078:	af00      	add	r7, sp, #0
    207a:	4603      	mov	r3, r0
    207c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    207e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2082:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2086:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    208a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    208e:	88f9      	ldrh	r1, [r7, #6]
    2090:	f001 011f 	and.w	r1, r1, #31
    2094:	f04f 0001 	mov.w	r0, #1
    2098:	fa00 f101 	lsl.w	r1, r0, r1
    209c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    20a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    20a4:	f107 070c 	add.w	r7, r7, #12
    20a8:	46bd      	mov	sp, r7
    20aa:	bc80      	pop	{r7}
    20ac:	4770      	bx	lr
    20ae:	bf00      	nop

000020b0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    20b0:	b580      	push	{r7, lr}
    20b2:	b082      	sub	sp, #8
    20b4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    20b6:	f242 0300 	movw	r3, #8192	; 0x2000
    20ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20be:	f242 0200 	movw	r2, #8192	; 0x2000
    20c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    20cc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    20ce:	f04f 0300 	mov.w	r3, #0
    20d2:	607b      	str	r3, [r7, #4]
    20d4:	e00e      	b.n	20f4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    20d6:	687a      	ldr	r2, [r7, #4]
    20d8:	f642 23a8 	movw	r3, #10920	; 0x2aa8
    20dc:	f2c0 0301 	movt	r3, #1
    20e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    20e4:	b21b      	sxth	r3, r3
    20e6:	4618      	mov	r0, r3
    20e8:	f7ff ffc4 	bl	2074 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    20ec:	687b      	ldr	r3, [r7, #4]
    20ee:	f103 0301 	add.w	r3, r3, #1
    20f2:	607b      	str	r3, [r7, #4]
    20f4:	687b      	ldr	r3, [r7, #4]
    20f6:	2b1f      	cmp	r3, #31
    20f8:	d9ed      	bls.n	20d6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    20fa:	f242 0300 	movw	r3, #8192	; 0x2000
    20fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2102:	f242 0200 	movw	r2, #8192	; 0x2000
    2106:	f2ce 0204 	movt	r2, #57348	; 0xe004
    210a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    210c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2110:	631a      	str	r2, [r3, #48]	; 0x30
}
    2112:	f107 0708 	add.w	r7, r7, #8
    2116:	46bd      	mov	sp, r7
    2118:	bd80      	pop	{r7, pc}
    211a:	bf00      	nop

0000211c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    211c:	b480      	push	{r7}
    211e:	b085      	sub	sp, #20
    2120:	af00      	add	r7, sp, #0
    2122:	4603      	mov	r3, r0
    2124:	6039      	str	r1, [r7, #0]
    2126:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2128:	79fb      	ldrb	r3, [r7, #7]
    212a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    212c:	68fb      	ldr	r3, [r7, #12]
    212e:	2b1f      	cmp	r3, #31
    2130:	d900      	bls.n	2134 <MSS_GPIO_config+0x18>
    2132:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2134:	68fb      	ldr	r3, [r7, #12]
    2136:	2b1f      	cmp	r3, #31
    2138:	d808      	bhi.n	214c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    213a:	68fa      	ldr	r2, [r7, #12]
    213c:	f642 2328 	movw	r3, #10792	; 0x2a28
    2140:	f2c0 0301 	movt	r3, #1
    2144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2148:	683a      	ldr	r2, [r7, #0]
    214a:	601a      	str	r2, [r3, #0]
    }
}
    214c:	f107 0714 	add.w	r7, r7, #20
    2150:	46bd      	mov	sp, r7
    2152:	bc80      	pop	{r7}
    2154:	4770      	bx	lr
    2156:	bf00      	nop

00002158 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2158:	b480      	push	{r7}
    215a:	b085      	sub	sp, #20
    215c:	af00      	add	r7, sp, #0
    215e:	4602      	mov	r2, r0
    2160:	460b      	mov	r3, r1
    2162:	71fa      	strb	r2, [r7, #7]
    2164:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2166:	79fb      	ldrb	r3, [r7, #7]
    2168:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    216a:	68fb      	ldr	r3, [r7, #12]
    216c:	2b1f      	cmp	r3, #31
    216e:	d900      	bls.n	2172 <MSS_GPIO_set_output+0x1a>
    2170:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2172:	68fb      	ldr	r3, [r7, #12]
    2174:	2b1f      	cmp	r3, #31
    2176:	d809      	bhi.n	218c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2178:	f240 0300 	movw	r3, #0
    217c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2180:	68fa      	ldr	r2, [r7, #12]
    2182:	79b9      	ldrb	r1, [r7, #6]
    2184:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    218c:	f107 0714 	add.w	r7, r7, #20
    2190:	46bd      	mov	sp, r7
    2192:	bc80      	pop	{r7}
    2194:	4770      	bx	lr
    2196:	bf00      	nop

00002198 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    2198:	b480      	push	{r7}
    219a:	b087      	sub	sp, #28
    219c:	af00      	add	r7, sp, #0
    219e:	4602      	mov	r2, r0
    21a0:	460b      	mov	r3, r1
    21a2:	71fa      	strb	r2, [r7, #7]
    21a4:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    21a6:	79fb      	ldrb	r3, [r7, #7]
    21a8:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    21aa:	697b      	ldr	r3, [r7, #20]
    21ac:	2b1f      	cmp	r3, #31
    21ae:	d900      	bls.n	21b2 <MSS_GPIO_drive_inout+0x1a>
    21b0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    21b2:	697b      	ldr	r3, [r7, #20]
    21b4:	2b1f      	cmp	r3, #31
    21b6:	d87d      	bhi.n	22b4 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    21b8:	79bb      	ldrb	r3, [r7, #6]
    21ba:	2b01      	cmp	r3, #1
    21bc:	d004      	beq.n	21c8 <MSS_GPIO_drive_inout+0x30>
    21be:	2b02      	cmp	r3, #2
    21c0:	d060      	beq.n	2284 <MSS_GPIO_drive_inout+0xec>
    21c2:	2b00      	cmp	r3, #0
    21c4:	d02e      	beq.n	2224 <MSS_GPIO_drive_inout+0x8c>
    21c6:	e074      	b.n	22b2 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    21c8:	f243 0300 	movw	r3, #12288	; 0x3000
    21cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    21d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    21d4:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    21d6:	697b      	ldr	r3, [r7, #20]
    21d8:	f04f 0201 	mov.w	r2, #1
    21dc:	fa02 f303 	lsl.w	r3, r2, r3
    21e0:	68fa      	ldr	r2, [r7, #12]
    21e2:	ea42 0303 	orr.w	r3, r2, r3
    21e6:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    21e8:	f243 0300 	movw	r3, #12288	; 0x3000
    21ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
    21f0:	68fa      	ldr	r2, [r7, #12]
    21f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    21f6:	697a      	ldr	r2, [r7, #20]
    21f8:	f642 2328 	movw	r3, #10792	; 0x2a28
    21fc:	f2c0 0301 	movt	r3, #1
    2200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2204:	681b      	ldr	r3, [r3, #0]
    2206:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    2208:	693b      	ldr	r3, [r7, #16]
    220a:	f043 0304 	orr.w	r3, r3, #4
    220e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2210:	697a      	ldr	r2, [r7, #20]
    2212:	f642 2328 	movw	r3, #10792	; 0x2a28
    2216:	f2c0 0301 	movt	r3, #1
    221a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    221e:	693a      	ldr	r2, [r7, #16]
    2220:	601a      	str	r2, [r3, #0]
            break;
    2222:	e047      	b.n	22b4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    2224:	f243 0300 	movw	r3, #12288	; 0x3000
    2228:	f2c4 0301 	movt	r3, #16385	; 0x4001
    222c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    2230:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    2232:	697b      	ldr	r3, [r7, #20]
    2234:	f04f 0201 	mov.w	r2, #1
    2238:	fa02 f303 	lsl.w	r3, r2, r3
    223c:	ea6f 0303 	mvn.w	r3, r3
    2240:	68fa      	ldr	r2, [r7, #12]
    2242:	ea02 0303 	and.w	r3, r2, r3
    2246:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2248:	f243 0300 	movw	r3, #12288	; 0x3000
    224c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2250:	68fa      	ldr	r2, [r7, #12]
    2252:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    2256:	697a      	ldr	r2, [r7, #20]
    2258:	f642 2328 	movw	r3, #10792	; 0x2a28
    225c:	f2c0 0301 	movt	r3, #1
    2260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2264:	681b      	ldr	r3, [r3, #0]
    2266:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    2268:	693b      	ldr	r3, [r7, #16]
    226a:	f043 0304 	orr.w	r3, r3, #4
    226e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2270:	697a      	ldr	r2, [r7, #20]
    2272:	f642 2328 	movw	r3, #10792	; 0x2a28
    2276:	f2c0 0301 	movt	r3, #1
    227a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    227e:	693a      	ldr	r2, [r7, #16]
    2280:	601a      	str	r2, [r3, #0]
            break;
    2282:	e017      	b.n	22b4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    2284:	697a      	ldr	r2, [r7, #20]
    2286:	f642 2328 	movw	r3, #10792	; 0x2a28
    228a:	f2c0 0301 	movt	r3, #1
    228e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2292:	681b      	ldr	r3, [r3, #0]
    2294:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    2296:	693b      	ldr	r3, [r7, #16]
    2298:	f023 0304 	bic.w	r3, r3, #4
    229c:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    229e:	697a      	ldr	r2, [r7, #20]
    22a0:	f642 2328 	movw	r3, #10792	; 0x2a28
    22a4:	f2c0 0301 	movt	r3, #1
    22a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22ac:	693a      	ldr	r2, [r7, #16]
    22ae:	601a      	str	r2, [r3, #0]
            break;
    22b0:	e000      	b.n	22b4 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    22b2:	be00      	bkpt	0x0000
            break;
        }
    }
}
    22b4:	f107 071c 	add.w	r7, r7, #28
    22b8:	46bd      	mov	sp, r7
    22ba:	bc80      	pop	{r7}
    22bc:	4770      	bx	lr
    22be:	bf00      	nop

000022c0 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    22c0:	b580      	push	{r7, lr}
    22c2:	b084      	sub	sp, #16
    22c4:	af00      	add	r7, sp, #0
    22c6:	4603      	mov	r3, r0
    22c8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    22ca:	79fb      	ldrb	r3, [r7, #7]
    22cc:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    22ce:	68fb      	ldr	r3, [r7, #12]
    22d0:	2b1f      	cmp	r3, #31
    22d2:	d900      	bls.n	22d6 <MSS_GPIO_enable_irq+0x16>
    22d4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    22d6:	68fb      	ldr	r3, [r7, #12]
    22d8:	2b1f      	cmp	r3, #31
    22da:	d81e      	bhi.n	231a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    22dc:	68fa      	ldr	r2, [r7, #12]
    22de:	f642 2328 	movw	r3, #10792	; 0x2a28
    22e2:	f2c0 0301 	movt	r3, #1
    22e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22ea:	681b      	ldr	r3, [r3, #0]
    22ec:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    22ee:	68fa      	ldr	r2, [r7, #12]
    22f0:	f642 2328 	movw	r3, #10792	; 0x2a28
    22f4:	f2c0 0301 	movt	r3, #1
    22f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    22fc:	68ba      	ldr	r2, [r7, #8]
    22fe:	f042 0208 	orr.w	r2, r2, #8
    2302:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    2304:	68fa      	ldr	r2, [r7, #12]
    2306:	f642 23a8 	movw	r3, #10920	; 0x2aa8
    230a:	f2c0 0301 	movt	r3, #1
    230e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2312:	b21b      	sxth	r3, r3
    2314:	4618      	mov	r0, r3
    2316:	f7ff fe91 	bl	203c <NVIC_EnableIRQ>
    }
}
    231a:	f107 0710 	add.w	r7, r7, #16
    231e:	46bd      	mov	sp, r7
    2320:	bd80      	pop	{r7, pc}
    2322:	bf00      	nop

00002324 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    2324:	b480      	push	{r7}
    2326:	b085      	sub	sp, #20
    2328:	af00      	add	r7, sp, #0
    232a:	4603      	mov	r3, r0
    232c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    232e:	79fb      	ldrb	r3, [r7, #7]
    2330:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2332:	68fb      	ldr	r3, [r7, #12]
    2334:	2b1f      	cmp	r3, #31
    2336:	d900      	bls.n	233a <MSS_GPIO_disable_irq+0x16>
    2338:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    233a:	68fb      	ldr	r3, [r7, #12]
    233c:	2b1f      	cmp	r3, #31
    233e:	d813      	bhi.n	2368 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2340:	68fa      	ldr	r2, [r7, #12]
    2342:	f642 2328 	movw	r3, #10792	; 0x2a28
    2346:	f2c0 0301 	movt	r3, #1
    234a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    234e:	681b      	ldr	r3, [r3, #0]
    2350:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    2352:	68fa      	ldr	r2, [r7, #12]
    2354:	f642 2328 	movw	r3, #10792	; 0x2a28
    2358:	f2c0 0301 	movt	r3, #1
    235c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2360:	68ba      	ldr	r2, [r7, #8]
    2362:	f022 0208 	bic.w	r2, r2, #8
    2366:	601a      	str	r2, [r3, #0]
    }
}
    2368:	f107 0714 	add.w	r7, r7, #20
    236c:	46bd      	mov	sp, r7
    236e:	bc80      	pop	{r7}
    2370:	4770      	bx	lr
    2372:	bf00      	nop

00002374 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    2374:	b580      	push	{r7, lr}
    2376:	b084      	sub	sp, #16
    2378:	af00      	add	r7, sp, #0
    237a:	4603      	mov	r3, r0
    237c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    237e:	79fb      	ldrb	r3, [r7, #7]
    2380:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2382:	68fb      	ldr	r3, [r7, #12]
    2384:	2b1f      	cmp	r3, #31
    2386:	d900      	bls.n	238a <MSS_GPIO_clear_irq+0x16>
    2388:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    238a:	68fb      	ldr	r3, [r7, #12]
    238c:	2b1f      	cmp	r3, #31
    238e:	d815      	bhi.n	23bc <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2390:	f243 0300 	movw	r3, #12288	; 0x3000
    2394:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2398:	68fa      	ldr	r2, [r7, #12]
    239a:	f04f 0101 	mov.w	r1, #1
    239e:	fa01 f202 	lsl.w	r2, r1, r2
    23a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    23a6:	68fa      	ldr	r2, [r7, #12]
    23a8:	f642 23a8 	movw	r3, #10920	; 0x2aa8
    23ac:	f2c0 0301 	movt	r3, #1
    23b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    23b4:	b21b      	sxth	r3, r3
    23b6:	4618      	mov	r0, r3
    23b8:	f7ff fe5c 	bl	2074 <NVIC_ClearPendingIRQ>
    }
}
    23bc:	f107 0710 	add.w	r7, r7, #16
    23c0:	46bd      	mov	sp, r7
    23c2:	bd80      	pop	{r7, pc}

000023c4 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    23c4:	b480      	push	{r7}
    23c6:	b085      	sub	sp, #20
    23c8:	af00      	add	r7, sp, #0
    23ca:	4603      	mov	r3, r0
    23cc:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    23ce:	f04f 0300 	mov.w	r3, #0
    23d2:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    23d4:	79fb      	ldrb	r3, [r7, #7]
    23d6:	2b00      	cmp	r3, #0
    23d8:	d000      	beq.n	23dc <ACE_get_channel_type+0x18>
    23da:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    23dc:	79fb      	ldrb	r3, [r7, #7]
    23de:	2b00      	cmp	r3, #0
    23e0:	d107      	bne.n	23f2 <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    23e2:	79fa      	ldrb	r2, [r7, #7]
    23e4:	f240 53c0 	movw	r3, #1472	; 0x5c0
    23e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ec:	5c9b      	ldrb	r3, [r3, r2]
    23ee:	73fb      	strb	r3, [r7, #15]
    23f0:	e002      	b.n	23f8 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    23f2:	f04f 0300 	mov.w	r3, #0
    23f6:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    23f8:	7bfb      	ldrb	r3, [r7, #15]
}
    23fa:	4618      	mov	r0, r3
    23fc:	f107 0714 	add.w	r7, r7, #20
    2400:	46bd      	mov	sp, r7
    2402:	bc80      	pop	{r7}
    2404:	4770      	bx	lr
    2406:	bf00      	nop

00002408 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2408:	b480      	push	{r7}
    240a:	b085      	sub	sp, #20
    240c:	af00      	add	r7, sp, #0
    240e:	4602      	mov	r2, r0
    2410:	460b      	mov	r3, r1
    2412:	71fa      	strb	r2, [r7, #7]
    2414:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2416:	79fa      	ldrb	r2, [r7, #7]
    2418:	f240 0318 	movw	r3, #24
    241c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2420:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2424:	4413      	add	r3, r2
    2426:	791b      	ldrb	r3, [r3, #4]
    2428:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    242a:	7bbb      	ldrb	r3, [r7, #14]
    242c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2430:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    2432:	7bfb      	ldrb	r3, [r7, #15]
    2434:	f240 0210 	movw	r2, #16
    2438:	f2c2 0200 	movt	r2, #8192	; 0x2000
    243c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2440:	4413      	add	r3, r2
    2442:	885b      	ldrh	r3, [r3, #2]
    2444:	88ba      	ldrh	r2, [r7, #4]
    2446:	fb02 f203 	mul.w	r2, r2, r3
    244a:	7bf9      	ldrb	r1, [r7, #15]
    244c:	f240 0310 	movw	r3, #16
    2450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2454:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    2458:	fbb2 f3f3 	udiv	r3, r2, r3
    245c:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    245e:	68bb      	ldr	r3, [r7, #8]
}
    2460:	4618      	mov	r0, r3
    2462:	f107 0714 	add.w	r7, r7, #20
    2466:	46bd      	mov	sp, r7
    2468:	bc80      	pop	{r7}
    246a:	4770      	bx	lr

0000246c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    246c:	b480      	push	{r7}
    246e:	b087      	sub	sp, #28
    2470:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    2472:	f240 0300 	movw	r3, #0
    2476:	f2c4 0302 	movt	r3, #16386	; 0x4002
    247a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    247e:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    2480:	f240 0300 	movw	r3, #0
    2484:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2488:	f04f 0200 	mov.w	r2, #0
    248c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2490:	f04f 0300 	mov.w	r3, #0
    2494:	71fb      	strb	r3, [r7, #7]
    2496:	e039      	b.n	250c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    2498:	79fb      	ldrb	r3, [r7, #7]
    249a:	ea4f 0353 	mov.w	r3, r3, lsr #1
    249e:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    24a0:	f240 0200 	movw	r2, #0
    24a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    24a8:	7c79      	ldrb	r1, [r7, #17]
    24aa:	460b      	mov	r3, r1
    24ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    24b0:	440b      	add	r3, r1
    24b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    24b6:	4413      	add	r3, r2
    24b8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    24bc:	791b      	ldrb	r3, [r3, #4]
    24be:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    24c0:	79fb      	ldrb	r3, [r7, #7]
    24c2:	f003 0301 	and.w	r3, r3, #1
    24c6:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    24c8:	7cfb      	ldrb	r3, [r7, #19]
    24ca:	2b00      	cmp	r3, #0
    24cc:	d00d      	beq.n	24ea <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    24ce:	79f9      	ldrb	r1, [r7, #7]
    24d0:	7cbb      	ldrb	r3, [r7, #18]
    24d2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    24d6:	b2db      	uxtb	r3, r3
    24d8:	461a      	mov	r2, r3
    24da:	f002 0203 	and.w	r2, r2, #3
    24de:	f240 53b4 	movw	r3, #1460	; 0x5b4
    24e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24e6:	545a      	strb	r2, [r3, r1]
    24e8:	e00c      	b.n	2504 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    24ea:	79f9      	ldrb	r1, [r7, #7]
    24ec:	7cbb      	ldrb	r3, [r7, #18]
    24ee:	ea4f 0353 	mov.w	r3, r3, lsr #1
    24f2:	b2db      	uxtb	r3, r3
    24f4:	461a      	mov	r2, r3
    24f6:	f002 0203 	and.w	r2, r2, #3
    24fa:	f240 53b4 	movw	r3, #1460	; 0x5b4
    24fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2502:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2504:	79fb      	ldrb	r3, [r7, #7]
    2506:	f103 0301 	add.w	r3, r3, #1
    250a:	71fb      	strb	r3, [r7, #7]
    250c:	79fb      	ldrb	r3, [r7, #7]
    250e:	2b09      	cmp	r3, #9
    2510:	d9c2      	bls.n	2498 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2512:	f04f 0300 	mov.w	r3, #0
    2516:	60bb      	str	r3, [r7, #8]
    2518:	e073      	b.n	2602 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    251a:	68ba      	ldr	r2, [r7, #8]
    251c:	f240 0318 	movw	r3, #24
    2520:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2524:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2528:	4413      	add	r3, r2
    252a:	791b      	ldrb	r3, [r3, #4]
    252c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    252e:	7dba      	ldrb	r2, [r7, #22]
    2530:	f642 3318 	movw	r3, #11032	; 0x2b18
    2534:	f2c0 0301 	movt	r3, #1
    2538:	5c9b      	ldrb	r3, [r3, r2]
    253a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    253c:	7dba      	ldrb	r2, [r7, #22]
    253e:	f642 23e8 	movw	r3, #10984	; 0x2ae8
    2542:	f2c0 0301 	movt	r3, #1
    2546:	5c9b      	ldrb	r3, [r3, r2]
    2548:	2b01      	cmp	r3, #1
    254a:	d007      	beq.n	255c <ace_init_convert+0xf0>
    254c:	2b02      	cmp	r3, #2
    254e:	d027      	beq.n	25a0 <ace_init_convert+0x134>
    2550:	2b00      	cmp	r3, #0
    2552:	d147      	bne.n	25e4 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    2554:	f04f 0300 	mov.w	r3, #0
    2558:	75fb      	strb	r3, [r7, #23]
                break;
    255a:	e047      	b.n	25ec <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    255c:	7d3b      	ldrb	r3, [r7, #20]
    255e:	2bff      	cmp	r3, #255	; 0xff
    2560:	d100      	bne.n	2564 <ace_init_convert+0xf8>
    2562:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    2564:	f240 0200 	movw	r2, #0
    2568:	f2c4 0202 	movt	r2, #16386	; 0x4002
    256c:	7d39      	ldrb	r1, [r7, #20]
    256e:	460b      	mov	r3, r1
    2570:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2574:	440b      	add	r3, r1
    2576:	ea4f 1303 	mov.w	r3, r3, lsl #4
    257a:	4413      	add	r3, r2
    257c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2580:	7a1b      	ldrb	r3, [r3, #8]
    2582:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2584:	7d7b      	ldrb	r3, [r7, #21]
    2586:	f003 0301 	and.w	r3, r3, #1
    258a:	b2db      	uxtb	r3, r3
    258c:	2b00      	cmp	r3, #0
    258e:	d003      	beq.n	2598 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    2590:	f04f 0300 	mov.w	r3, #0
    2594:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    2596:	e029      	b.n	25ec <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    2598:	f04f 0301 	mov.w	r3, #1
    259c:	75fb      	strb	r3, [r7, #23]
                }
                break;
    259e:	e025      	b.n	25ec <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    25a0:	7d3b      	ldrb	r3, [r7, #20]
    25a2:	2bff      	cmp	r3, #255	; 0xff
    25a4:	d100      	bne.n	25a8 <ace_init_convert+0x13c>
    25a6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    25a8:	f240 0200 	movw	r2, #0
    25ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
    25b0:	7d39      	ldrb	r1, [r7, #20]
    25b2:	460b      	mov	r3, r1
    25b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    25b8:	440b      	add	r3, r1
    25ba:	ea4f 1303 	mov.w	r3, r3, lsl #4
    25be:	4413      	add	r3, r2
    25c0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    25c4:	791b      	ldrb	r3, [r3, #4]
    25c6:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    25c8:	7d7b      	ldrb	r3, [r7, #21]
    25ca:	f003 0301 	and.w	r3, r3, #1
    25ce:	b2db      	uxtb	r3, r3
    25d0:	2b00      	cmp	r3, #0
    25d2:	d003      	beq.n	25dc <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    25d4:	f04f 0300 	mov.w	r3, #0
    25d8:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    25da:	e007      	b.n	25ec <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    25dc:	f04f 0302 	mov.w	r3, #2
    25e0:	75fb      	strb	r3, [r7, #23]
                }
                break;
    25e2:	e003      	b.n	25ec <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    25e4:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    25e6:	f04f 0300 	mov.w	r3, #0
    25ea:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    25ec:	68ba      	ldr	r2, [r7, #8]
    25ee:	f240 53c0 	movw	r3, #1472	; 0x5c0
    25f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f6:	7df9      	ldrb	r1, [r7, #23]
    25f8:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    25fa:	68bb      	ldr	r3, [r7, #8]
    25fc:	f103 0301 	add.w	r3, r3, #1
    2600:	60bb      	str	r3, [r7, #8]
    2602:	68bb      	ldr	r3, [r7, #8]
    2604:	2b00      	cmp	r3, #0
    2606:	dd88      	ble.n	251a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    2608:	f240 0300 	movw	r3, #0
    260c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2610:	68fa      	ldr	r2, [r7, #12]
    2612:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    2616:	f107 071c 	add.w	r7, r7, #28
    261a:	46bd      	mov	sp, r7
    261c:	bc80      	pop	{r7}
    261e:	4770      	bx	lr

00002620 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2620:	b480      	push	{r7}
    2622:	b08d      	sub	sp, #52	; 0x34
    2624:	af00      	add	r7, sp, #0
    2626:	4602      	mov	r2, r0
    2628:	460b      	mov	r3, r1
    262a:	71fa      	strb	r2, [r7, #7]
    262c:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    262e:	79fa      	ldrb	r2, [r7, #7]
    2630:	f240 0318 	movw	r3, #24
    2634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2638:	ea4f 1202 	mov.w	r2, r2, lsl #4
    263c:	4413      	add	r3, r2
    263e:	791b      	ldrb	r3, [r3, #4]
    2640:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    2642:	7cbb      	ldrb	r3, [r7, #18]
    2644:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2648:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    264a:	7cba      	ldrb	r2, [r7, #18]
    264c:	f642 3348 	movw	r3, #11080	; 0x2b48
    2650:	f2c0 0301 	movt	r3, #1
    2654:	5c9b      	ldrb	r3, [r3, r2]
    2656:	2bff      	cmp	r3, #255	; 0xff
    2658:	d11c      	bne.n	2694 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    265a:	7cfb      	ldrb	r3, [r7, #19]
    265c:	f240 0210 	movw	r2, #16
    2660:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2664:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2668:	4413      	add	r3, r2
    266a:	885b      	ldrh	r3, [r3, #2]
    266c:	88ba      	ldrh	r2, [r7, #4]
    266e:	fb02 f203 	mul.w	r2, r2, r3
    2672:	f240 1301 	movw	r3, #257	; 0x101
    2676:	f2c0 0310 	movt	r3, #16
    267a:	fba3 1302 	umull	r1, r3, r3, r2
    267e:	ebc3 0202 	rsb	r2, r3, r2
    2682:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2686:	4413      	add	r3, r2
    2688:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    268c:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    268e:	697b      	ldr	r3, [r7, #20]
    2690:	60fb      	str	r3, [r7, #12]
    2692:	e03d      	b.n	2710 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    2694:	7cba      	ldrb	r2, [r7, #18]
    2696:	f642 3378 	movw	r3, #11128	; 0x2b78
    269a:	f2c0 0301 	movt	r3, #1
    269e:	5c9b      	ldrb	r3, [r3, r2]
    26a0:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    26a2:	7efa      	ldrb	r2, [r7, #27]
    26a4:	f240 53b4 	movw	r3, #1460	; 0x5b4
    26a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ac:	5c9b      	ldrb	r3, [r3, r2]
    26ae:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    26b0:	88bb      	ldrh	r3, [r7, #4]
    26b2:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    26b4:	f640 73ff 	movw	r3, #4095	; 0xfff
    26b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    26ba:	7eba      	ldrb	r2, [r7, #26]
    26bc:	f642 33a8 	movw	r3, #11176	; 0x2ba8
    26c0:	f2c0 0301 	movt	r3, #1
    26c4:	5c9b      	ldrb	r3, [r3, r2]
    26c6:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    26c8:	7eba      	ldrb	r2, [r7, #26]
    26ca:	f642 33ac 	movw	r3, #11180	; 0x2bac
    26ce:	f2c0 0301 	movt	r3, #1
    26d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    26d6:	b21b      	sxth	r3, r3
    26d8:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    26da:	7cfb      	ldrb	r3, [r7, #19]
    26dc:	f240 0210 	movw	r2, #16
    26e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    26e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26e8:	4413      	add	r3, r2
    26ea:	885b      	ldrh	r3, [r3, #2]
    26ec:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    26ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    26f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    26f2:	ebc3 0302 	rsb	r3, r3, r2
    26f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    26f8:	6a39      	ldr	r1, [r7, #32]
    26fa:	fb01 f202 	mul.w	r2, r1, r2
    26fe:	fb02 f203 	mul.w	r2, r2, r3
    2702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2704:	fb92 f3f3 	sdiv	r3, r2, r3
    2708:	69fa      	ldr	r2, [r7, #28]
    270a:	ebc3 0302 	rsb	r3, r3, r2
    270e:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    2710:	68fb      	ldr	r3, [r7, #12]
}
    2712:	4618      	mov	r0, r3
    2714:	f107 0734 	add.w	r7, r7, #52	; 0x34
    2718:	46bd      	mov	sp, r7
    271a:	bc80      	pop	{r7}
    271c:	4770      	bx	lr
    271e:	bf00      	nop

00002720 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2720:	b580      	push	{r7, lr}
    2722:	b086      	sub	sp, #24
    2724:	af00      	add	r7, sp, #0
    2726:	4602      	mov	r2, r0
    2728:	460b      	mov	r3, r1
    272a:	71fa      	strb	r2, [r7, #7]
    272c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    272e:	f04f 0300 	mov.w	r3, #0
    2732:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2734:	79fb      	ldrb	r3, [r7, #7]
    2736:	2b00      	cmp	r3, #0
    2738:	d000      	beq.n	273c <ACE_convert_to_mA+0x1c>
    273a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    273c:	79fb      	ldrb	r3, [r7, #7]
    273e:	2b00      	cmp	r3, #0
    2740:	d142      	bne.n	27c8 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2742:	79fa      	ldrb	r2, [r7, #7]
    2744:	f240 0318 	movw	r3, #24
    2748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    274c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2750:	4413      	add	r3, r2
    2752:	791b      	ldrb	r3, [r3, #4]
    2754:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2756:	7bbb      	ldrb	r3, [r7, #14]
    2758:	2b2f      	cmp	r3, #47	; 0x2f
    275a:	d900      	bls.n	275e <ACE_convert_to_mA+0x3e>
    275c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    275e:	7bba      	ldrb	r2, [r7, #14]
    2760:	f642 23e8 	movw	r3, #10984	; 0x2ae8
    2764:	f2c0 0301 	movt	r3, #1
    2768:	5c9b      	ldrb	r3, [r3, r2]
    276a:	2b01      	cmp	r3, #1
    276c:	d12c      	bne.n	27c8 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    276e:	7bbb      	ldrb	r3, [r7, #14]
    2770:	f003 0304 	and.w	r3, r3, #4
    2774:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2778:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    277a:	7bbb      	ldrb	r3, [r7, #14]
    277c:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2780:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2784:	b2db      	uxtb	r3, r3
    2786:	4413      	add	r3, r2
    2788:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    278a:	7bfb      	ldrb	r3, [r7, #15]
    278c:	2b03      	cmp	r3, #3
    278e:	d81b      	bhi.n	27c8 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    2790:	7bfa      	ldrb	r2, [r7, #15]
    2792:	f642 13bc 	movw	r3, #10684	; 0x29bc
    2796:	f2c0 0301 	movt	r3, #1
    279a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    279e:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    27a0:	79fa      	ldrb	r2, [r7, #7]
    27a2:	88bb      	ldrh	r3, [r7, #4]
    27a4:	4610      	mov	r0, r2
    27a6:	4619      	mov	r1, r3
    27a8:	f7ff ff3a 	bl	2620 <ACE_convert_to_mV>
    27ac:	4603      	mov	r3, r0
    27ae:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    27b0:	697a      	ldr	r2, [r7, #20]
    27b2:	4613      	mov	r3, r2
    27b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27b8:	4413      	add	r3, r2
    27ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27be:	461a      	mov	r2, r3
    27c0:	693b      	ldr	r3, [r7, #16]
    27c2:	fbb2 f3f3 	udiv	r3, r2, r3
    27c6:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    27c8:	68bb      	ldr	r3, [r7, #8]
}
    27ca:	4618      	mov	r0, r3
    27cc:	f107 0718 	add.w	r7, r7, #24
    27d0:	46bd      	mov	sp, r7
    27d2:	bd80      	pop	{r7, pc}

000027d4 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    27d4:	b580      	push	{r7, lr}
    27d6:	b086      	sub	sp, #24
    27d8:	af00      	add	r7, sp, #0
    27da:	4602      	mov	r2, r0
    27dc:	460b      	mov	r3, r1
    27de:	71fa      	strb	r2, [r7, #7]
    27e0:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    27e2:	f04f 0300 	mov.w	r3, #0
    27e6:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    27e8:	79fb      	ldrb	r3, [r7, #7]
    27ea:	2b00      	cmp	r3, #0
    27ec:	d000      	beq.n	27f0 <ACE_convert_to_uA+0x1c>
    27ee:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    27f0:	79fb      	ldrb	r3, [r7, #7]
    27f2:	2b00      	cmp	r3, #0
    27f4:	d13f      	bne.n	2876 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    27f6:	79fa      	ldrb	r2, [r7, #7]
    27f8:	f240 0318 	movw	r3, #24
    27fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2800:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2804:	4413      	add	r3, r2
    2806:	791b      	ldrb	r3, [r3, #4]
    2808:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    280a:	7bbb      	ldrb	r3, [r7, #14]
    280c:	2b2f      	cmp	r3, #47	; 0x2f
    280e:	d900      	bls.n	2812 <ACE_convert_to_uA+0x3e>
    2810:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2812:	7bba      	ldrb	r2, [r7, #14]
    2814:	f642 23e8 	movw	r3, #10984	; 0x2ae8
    2818:	f2c0 0301 	movt	r3, #1
    281c:	5c9b      	ldrb	r3, [r3, r2]
    281e:	2b01      	cmp	r3, #1
    2820:	d129      	bne.n	2876 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2822:	7bbb      	ldrb	r3, [r7, #14]
    2824:	f003 0304 	and.w	r3, r3, #4
    2828:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    282c:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    282e:	7bbb      	ldrb	r3, [r7, #14]
    2830:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2834:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2838:	b2db      	uxtb	r3, r3
    283a:	4413      	add	r3, r2
    283c:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    283e:	7bfb      	ldrb	r3, [r7, #15]
    2840:	2b03      	cmp	r3, #3
    2842:	d818      	bhi.n	2876 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    2844:	7bfa      	ldrb	r2, [r7, #15]
    2846:	f642 13bc 	movw	r3, #10684	; 0x29bc
    284a:	f2c0 0301 	movt	r3, #1
    284e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2852:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    2854:	79fa      	ldrb	r2, [r7, #7]
    2856:	88bb      	ldrh	r3, [r7, #4]
    2858:	4610      	mov	r0, r2
    285a:	4619      	mov	r1, r3
    285c:	f7ff fee0 	bl	2620 <ACE_convert_to_mV>
    2860:	4603      	mov	r3, r0
    2862:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    2864:	697b      	ldr	r3, [r7, #20]
    2866:	f644 6220 	movw	r2, #20000	; 0x4e20
    286a:	fb02 f203 	mul.w	r2, r2, r3
    286e:	693b      	ldr	r3, [r7, #16]
    2870:	fbb2 f3f3 	udiv	r3, r2, r3
    2874:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    2876:	68bb      	ldr	r3, [r7, #8]
}
    2878:	4618      	mov	r0, r3
    287a:	f107 0718 	add.w	r7, r7, #24
    287e:	46bd      	mov	sp, r7
    2880:	bd80      	pop	{r7, pc}
    2882:	bf00      	nop

00002884 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2884:	b580      	push	{r7, lr}
    2886:	b084      	sub	sp, #16
    2888:	af00      	add	r7, sp, #0
    288a:	4602      	mov	r2, r0
    288c:	460b      	mov	r3, r1
    288e:	71fa      	strb	r2, [r7, #7]
    2890:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    2892:	79fa      	ldrb	r2, [r7, #7]
    2894:	88bb      	ldrh	r3, [r7, #4]
    2896:	4610      	mov	r0, r2
    2898:	4619      	mov	r1, r3
    289a:	f7ff fec1 	bl	2620 <ACE_convert_to_mV>
    289e:	4603      	mov	r3, r0
    28a0:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    28a2:	68fa      	ldr	r2, [r7, #12]
    28a4:	4613      	mov	r3, r2
    28a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    28aa:	4413      	add	r3, r2
    28ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    28b0:	461a      	mov	r2, r3
    28b2:	f248 531f 	movw	r3, #34079	; 0x851f
    28b6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    28ba:	fba3 1302 	umull	r1, r3, r3, r2
    28be:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    28c2:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    28c4:	68bb      	ldr	r3, [r7, #8]
}
    28c6:	4618      	mov	r0, r3
    28c8:	f107 0710 	add.w	r7, r7, #16
    28cc:	46bd      	mov	sp, r7
    28ce:	bd80      	pop	{r7, pc}

000028d0 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    28d0:	b580      	push	{r7, lr}
    28d2:	b084      	sub	sp, #16
    28d4:	af00      	add	r7, sp, #0
    28d6:	4602      	mov	r2, r0
    28d8:	460b      	mov	r3, r1
    28da:	71fa      	strb	r2, [r7, #7]
    28dc:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    28de:	79fa      	ldrb	r2, [r7, #7]
    28e0:	88bb      	ldrh	r3, [r7, #4]
    28e2:	4610      	mov	r0, r2
    28e4:	4619      	mov	r1, r3
    28e6:	f7ff fe9b 	bl	2620 <ACE_convert_to_mV>
    28ea:	4603      	mov	r3, r0
    28ec:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    28ee:	68fb      	ldr	r3, [r7, #12]
    28f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    28f4:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    28f8:	f1a3 030b 	sub.w	r3, r3, #11
    28fc:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    28fe:	68bb      	ldr	r3, [r7, #8]
}
    2900:	4618      	mov	r0, r3
    2902:	f107 0710 	add.w	r7, r7, #16
    2906:	46bd      	mov	sp, r7
    2908:	bd80      	pop	{r7, pc}
    290a:	bf00      	nop

0000290c <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    290c:	b580      	push	{r7, lr}
    290e:	b084      	sub	sp, #16
    2910:	af00      	add	r7, sp, #0
    2912:	4602      	mov	r2, r0
    2914:	460b      	mov	r3, r1
    2916:	71fa      	strb	r2, [r7, #7]
    2918:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    291a:	79fa      	ldrb	r2, [r7, #7]
    291c:	88bb      	ldrh	r3, [r7, #4]
    291e:	4610      	mov	r0, r2
    2920:	4619      	mov	r1, r3
    2922:	f7ff ffaf 	bl	2884 <ACE_convert_to_Kelvin>
    2926:	4603      	mov	r3, r0
    2928:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    292a:	68fa      	ldr	r2, [r7, #12]
    292c:	4613      	mov	r3, r2
    292e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2932:	441a      	add	r2, r3
    2934:	f246 6367 	movw	r3, #26215	; 0x6667
    2938:	f2c6 6366 	movt	r3, #26214	; 0x6666
    293c:	fb83 1302 	smull	r1, r3, r3, r2
    2940:	ea4f 0163 	mov.w	r1, r3, asr #1
    2944:	ea4f 73e2 	mov.w	r3, r2, asr #31
    2948:	ebc3 0301 	rsb	r3, r3, r1
    294c:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    2950:	f1a3 0303 	sub.w	r3, r3, #3
    2954:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    2956:	68fb      	ldr	r3, [r7, #12]
}
    2958:	4618      	mov	r0, r3
    295a:	f107 0710 	add.w	r7, r7, #16
    295e:	46bd      	mov	sp, r7
    2960:	bd80      	pop	{r7, pc}
    2962:	bf00      	nop

00002964 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    2964:	b480      	push	{r7}
    2966:	b085      	sub	sp, #20
    2968:	af00      	add	r7, sp, #0
    296a:	4603      	mov	r3, r0
    296c:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    296e:	f04f 0300 	mov.w	r3, #0
    2972:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    2974:	79fb      	ldrb	r3, [r7, #7]
    2976:	2b00      	cmp	r3, #0
    2978:	d109      	bne.n	298e <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    297a:	79fa      	ldrb	r2, [r7, #7]
    297c:	f240 0318 	movw	r3, #24
    2980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2984:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2988:	4413      	add	r3, r2
    298a:	681b      	ldr	r3, [r3, #0]
    298c:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    298e:	68fb      	ldr	r3, [r7, #12]
}
    2990:	4618      	mov	r0, r3
    2992:	f107 0714 	add.w	r7, r7, #20
    2996:	46bd      	mov	sp, r7
    2998:	bc80      	pop	{r7}
    299a:	4770      	bx	lr

0000299c <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    299c:	b480      	push	{r7}
    299e:	b087      	sub	sp, #28
    29a0:	af00      	add	r7, sp, #0
    29a2:	4603      	mov	r3, r0
    29a4:	6039      	str	r1, [r7, #0]
    29a6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    29a8:	79fa      	ldrb	r2, [r7, #7]
    29aa:	f240 0318 	movw	r3, #24
    29ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29b2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    29b6:	4413      	add	r3, r2
    29b8:	791b      	ldrb	r3, [r3, #4]
    29ba:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    29bc:	7bbb      	ldrb	r3, [r7, #14]
    29be:	ea4f 1313 	mov.w	r3, r3, lsr #4
    29c2:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    29c4:	7bfb      	ldrb	r3, [r7, #15]
    29c6:	f240 0210 	movw	r2, #16
    29ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    29ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29d2:	4413      	add	r3, r2
    29d4:	885b      	ldrh	r3, [r3, #2]
    29d6:	461a      	mov	r2, r3
    29d8:	683b      	ldr	r3, [r7, #0]
    29da:	429a      	cmp	r2, r3
    29dc:	d20a      	bcs.n	29f4 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    29de:	7bfa      	ldrb	r2, [r7, #15]
    29e0:	f240 0310 	movw	r3, #16
    29e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e8:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    29ec:	f103 33ff 	add.w	r3, r3, #4294967295
    29f0:	81bb      	strh	r3, [r7, #12]
    29f2:	e01b      	b.n	2a2c <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    29f4:	7bfb      	ldrb	r3, [r7, #15]
    29f6:	f240 0210 	movw	r2, #16
    29fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    29fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a02:	4413      	add	r3, r2
    2a04:	885b      	ldrh	r3, [r3, #2]
    2a06:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    2a08:	7bfa      	ldrb	r2, [r7, #15]
    2a0a:	f240 0310 	movw	r3, #16
    2a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a12:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    2a16:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    2a18:	697b      	ldr	r3, [r7, #20]
    2a1a:	f103 33ff 	add.w	r3, r3, #4294967295
    2a1e:	683a      	ldr	r2, [r7, #0]
    2a20:	fb02 f203 	mul.w	r2, r2, r3
    2a24:	693b      	ldr	r3, [r7, #16]
    2a26:	fbb2 f3f3 	udiv	r3, r2, r3
    2a2a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    2a2c:	89bb      	ldrh	r3, [r7, #12]
}
    2a2e:	4618      	mov	r0, r3
    2a30:	f107 071c 	add.w	r7, r7, #28
    2a34:	46bd      	mov	sp, r7
    2a36:	bc80      	pop	{r7}
    2a38:	4770      	bx	lr
    2a3a:	bf00      	nop

00002a3c <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    2a3c:	b480      	push	{r7}
    2a3e:	b085      	sub	sp, #20
    2a40:	af00      	add	r7, sp, #0
    2a42:	4603      	mov	r3, r0
    2a44:	6039      	str	r1, [r7, #0]
    2a46:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2a48:	79fa      	ldrb	r2, [r7, #7]
    2a4a:	f240 0318 	movw	r3, #24
    2a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a52:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2a56:	4413      	add	r3, r2
    2a58:	791b      	ldrb	r3, [r3, #4]
    2a5a:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2a5c:	7bbb      	ldrb	r3, [r7, #14]
    2a5e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2a62:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    2a64:	7bfb      	ldrb	r3, [r7, #15]
    2a66:	f240 0210 	movw	r2, #16
    2a6a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2a6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a72:	4413      	add	r3, r2
    2a74:	885b      	ldrh	r3, [r3, #2]
    2a76:	461a      	mov	r2, r3
    2a78:	683b      	ldr	r3, [r7, #0]
    2a7a:	429a      	cmp	r2, r3
    2a7c:	d203      	bcs.n	2a86 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    2a7e:	f640 73ff 	movw	r3, #4095	; 0xfff
    2a82:	81bb      	strh	r3, [r7, #12]
    2a84:	e011      	b.n	2aaa <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    2a86:	683a      	ldr	r2, [r7, #0]
    2a88:	4613      	mov	r3, r2
    2a8a:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2a8e:	ebc2 0103 	rsb	r1, r2, r3
    2a92:	7bfb      	ldrb	r3, [r7, #15]
    2a94:	f240 0210 	movw	r2, #16
    2a98:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2a9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2aa0:	4413      	add	r3, r2
    2aa2:	885b      	ldrh	r3, [r3, #2]
    2aa4:	fbb1 f3f3 	udiv	r3, r1, r3
    2aa8:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    2aaa:	89bb      	ldrh	r3, [r7, #12]
}
    2aac:	4618      	mov	r0, r3
    2aae:	f107 0714 	add.w	r7, r7, #20
    2ab2:	46bd      	mov	sp, r7
    2ab4:	bc80      	pop	{r7}
    2ab6:	4770      	bx	lr

00002ab8 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    2ab8:	b480      	push	{r7}
    2aba:	b08b      	sub	sp, #44	; 0x2c
    2abc:	af00      	add	r7, sp, #0
    2abe:	4603      	mov	r3, r0
    2ac0:	6039      	str	r1, [r7, #0]
    2ac2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2ac4:	79fa      	ldrb	r2, [r7, #7]
    2ac6:	f240 0318 	movw	r3, #24
    2aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ace:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2ad2:	4413      	add	r3, r2
    2ad4:	791b      	ldrb	r3, [r3, #4]
    2ad6:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    2ad8:	7abb      	ldrb	r3, [r7, #10]
    2ada:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2ade:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    2ae0:	7aba      	ldrb	r2, [r7, #10]
    2ae2:	f642 3348 	movw	r3, #11080	; 0x2b48
    2ae6:	f2c0 0301 	movt	r3, #1
    2aea:	5c9b      	ldrb	r3, [r3, r2]
    2aec:	2bff      	cmp	r3, #255	; 0xff
    2aee:	d11b      	bne.n	2b28 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    2af0:	683b      	ldr	r3, [r7, #0]
    2af2:	2b00      	cmp	r3, #0
    2af4:	dd02      	ble.n	2afc <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    2af6:	683b      	ldr	r3, [r7, #0]
    2af8:	60fb      	str	r3, [r7, #12]
    2afa:	e002      	b.n	2b02 <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    2afc:	f04f 0300 	mov.w	r3, #0
    2b00:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    2b02:	68fa      	ldr	r2, [r7, #12]
    2b04:	4613      	mov	r3, r2
    2b06:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2b0a:	ebc2 0103 	rsb	r1, r2, r3
    2b0e:	7afb      	ldrb	r3, [r7, #11]
    2b10:	f240 0210 	movw	r2, #16
    2b14:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b18:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b1c:	4413      	add	r3, r2
    2b1e:	885b      	ldrh	r3, [r3, #2]
    2b20:	fbb1 f3f3 	udiv	r3, r1, r3
    2b24:	813b      	strh	r3, [r7, #8]
    2b26:	e03f      	b.n	2ba8 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    2b28:	7aba      	ldrb	r2, [r7, #10]
    2b2a:	f642 3378 	movw	r3, #11128	; 0x2b78
    2b2e:	f2c0 0301 	movt	r3, #1
    2b32:	5c9b      	ldrb	r3, [r3, r2]
    2b34:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    2b36:	7cba      	ldrb	r2, [r7, #18]
    2b38:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b40:	5c9b      	ldrb	r3, [r3, r2]
    2b42:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    2b44:	f640 73ff 	movw	r3, #4095	; 0xfff
    2b48:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    2b4a:	7cfa      	ldrb	r2, [r7, #19]
    2b4c:	f642 33a8 	movw	r3, #11176	; 0x2ba8
    2b50:	f2c0 0301 	movt	r3, #1
    2b54:	5c9b      	ldrb	r3, [r3, r2]
    2b56:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    2b58:	7cfa      	ldrb	r2, [r7, #19]
    2b5a:	f642 33ac 	movw	r3, #11180	; 0x2bac
    2b5e:	f2c0 0301 	movt	r3, #1
    2b62:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2b66:	b21b      	sxth	r3, r3
    2b68:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    2b6a:	7afb      	ldrb	r3, [r7, #11]
    2b6c:	f240 0210 	movw	r2, #16
    2b70:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b74:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b78:	4413      	add	r3, r2
    2b7a:	885b      	ldrh	r3, [r3, #2]
    2b7c:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    2b7e:	697a      	ldr	r2, [r7, #20]
    2b80:	683b      	ldr	r3, [r7, #0]
    2b82:	ebc3 0302 	rsb	r3, r3, r2
    2b86:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    2b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2b8a:	b29a      	uxth	r2, r3
    2b8c:	69bb      	ldr	r3, [r7, #24]
    2b8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
    2b90:	fb01 f103 	mul.w	r1, r1, r3
    2b94:	69fb      	ldr	r3, [r7, #28]
    2b96:	fbb1 f1f3 	udiv	r1, r1, r3
    2b9a:	6a3b      	ldr	r3, [r7, #32]
    2b9c:	fbb1 f3f3 	udiv	r3, r1, r3
    2ba0:	b29b      	uxth	r3, r3
    2ba2:	ebc3 0302 	rsb	r3, r3, r2
    2ba6:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2ba8:	893a      	ldrh	r2, [r7, #8]
    2baa:	f640 73ff 	movw	r3, #4095	; 0xfff
    2bae:	429a      	cmp	r2, r3
    2bb0:	d902      	bls.n	2bb8 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2bb2:	f640 73ff 	movw	r3, #4095	; 0xfff
    2bb6:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    2bb8:	893b      	ldrh	r3, [r7, #8]
}
    2bba:	4618      	mov	r0, r3
    2bbc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    2bc0:	46bd      	mov	sp, r7
    2bc2:	bc80      	pop	{r7}
    2bc4:	4770      	bx	lr
    2bc6:	bf00      	nop

00002bc8 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    2bc8:	b580      	push	{r7, lr}
    2bca:	b086      	sub	sp, #24
    2bcc:	af00      	add	r7, sp, #0
    2bce:	4603      	mov	r3, r0
    2bd0:	6039      	str	r1, [r7, #0]
    2bd2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    2bd4:	f04f 0300 	mov.w	r3, #0
    2bd8:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    2bda:	f04f 0301 	mov.w	r3, #1
    2bde:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2be0:	79fb      	ldrb	r3, [r7, #7]
    2be2:	2b00      	cmp	r3, #0
    2be4:	d000      	beq.n	2be8 <ACE_convert_from_mA+0x20>
    2be6:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2be8:	79fa      	ldrb	r2, [r7, #7]
    2bea:	f240 0318 	movw	r3, #24
    2bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2bf6:	4413      	add	r3, r2
    2bf8:	791b      	ldrb	r3, [r3, #4]
    2bfa:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2bfc:	7dbb      	ldrb	r3, [r7, #22]
    2bfe:	2b2f      	cmp	r3, #47	; 0x2f
    2c00:	d900      	bls.n	2c04 <ACE_convert_from_mA+0x3c>
    2c02:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2c04:	7dba      	ldrb	r2, [r7, #22]
    2c06:	f642 23e8 	movw	r3, #10984	; 0x2ae8
    2c0a:	f2c0 0301 	movt	r3, #1
    2c0e:	5c9b      	ldrb	r3, [r3, r2]
    2c10:	2b01      	cmp	r3, #1
    2c12:	d134      	bne.n	2c7e <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2c14:	7dbb      	ldrb	r3, [r7, #22]
    2c16:	f003 0304 	and.w	r3, r3, #4
    2c1a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2c1e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2c20:	7dbb      	ldrb	r3, [r7, #22]
    2c22:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2c26:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2c2a:	b2db      	uxtb	r3, r3
    2c2c:	4413      	add	r3, r2
    2c2e:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2c30:	7dfb      	ldrb	r3, [r7, #23]
    2c32:	2b03      	cmp	r3, #3
    2c34:	d823      	bhi.n	2c7e <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    2c36:	7dfa      	ldrb	r2, [r7, #23]
    2c38:	f642 13bc 	movw	r3, #10684	; 0x29bc
    2c3c:	f2c0 0301 	movt	r3, #1
    2c40:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2c44:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    2c46:	683b      	ldr	r3, [r7, #0]
    2c48:	693a      	ldr	r2, [r7, #16]
    2c4a:	fb02 f203 	mul.w	r2, r2, r3
    2c4e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    2c52:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    2c56:	fba3 1302 	umull	r1, r3, r3, r2
    2c5a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2c5e:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2c60:	79fb      	ldrb	r3, [r7, #7]
    2c62:	4618      	mov	r0, r3
    2c64:	68f9      	ldr	r1, [r7, #12]
    2c66:	f7ff fee9 	bl	2a3c <convert_mV_to_ppe_value>
    2c6a:	4603      	mov	r3, r0
    2c6c:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2c6e:	897a      	ldrh	r2, [r7, #10]
    2c70:	f640 73ff 	movw	r3, #4095	; 0xfff
    2c74:	429a      	cmp	r2, r3
    2c76:	d902      	bls.n	2c7e <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    2c78:	f640 73ff 	movw	r3, #4095	; 0xfff
    2c7c:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    2c7e:	897b      	ldrh	r3, [r7, #10]
}
    2c80:	4618      	mov	r0, r3
    2c82:	f107 0718 	add.w	r7, r7, #24
    2c86:	46bd      	mov	sp, r7
    2c88:	bd80      	pop	{r7, pc}
    2c8a:	bf00      	nop

00002c8c <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    2c8c:	b580      	push	{r7, lr}
    2c8e:	b086      	sub	sp, #24
    2c90:	af00      	add	r7, sp, #0
    2c92:	4603      	mov	r3, r0
    2c94:	6039      	str	r1, [r7, #0]
    2c96:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    2c98:	f04f 0300 	mov.w	r3, #0
    2c9c:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    2c9e:	f04f 0301 	mov.w	r3, #1
    2ca2:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2ca4:	79fb      	ldrb	r3, [r7, #7]
    2ca6:	2b00      	cmp	r3, #0
    2ca8:	d000      	beq.n	2cac <ACE_convert_from_uA+0x20>
    2caa:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2cac:	79fa      	ldrb	r2, [r7, #7]
    2cae:	f240 0318 	movw	r3, #24
    2cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cb6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2cba:	4413      	add	r3, r2
    2cbc:	791b      	ldrb	r3, [r3, #4]
    2cbe:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2cc0:	7dbb      	ldrb	r3, [r7, #22]
    2cc2:	2b2f      	cmp	r3, #47	; 0x2f
    2cc4:	d900      	bls.n	2cc8 <ACE_convert_from_uA+0x3c>
    2cc6:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2cc8:	7dba      	ldrb	r2, [r7, #22]
    2cca:	f642 23e8 	movw	r3, #10984	; 0x2ae8
    2cce:	f2c0 0301 	movt	r3, #1
    2cd2:	5c9b      	ldrb	r3, [r3, r2]
    2cd4:	2b01      	cmp	r3, #1
    2cd6:	d134      	bne.n	2d42 <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2cd8:	7dbb      	ldrb	r3, [r7, #22]
    2cda:	f003 0304 	and.w	r3, r3, #4
    2cde:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2ce2:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2ce4:	7dbb      	ldrb	r3, [r7, #22]
    2ce6:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2cea:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2cee:	b2db      	uxtb	r3, r3
    2cf0:	4413      	add	r3, r2
    2cf2:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2cf4:	7dfb      	ldrb	r3, [r7, #23]
    2cf6:	2b03      	cmp	r3, #3
    2cf8:	d823      	bhi.n	2d42 <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    2cfa:	7dfa      	ldrb	r2, [r7, #23]
    2cfc:	f642 13bc 	movw	r3, #10684	; 0x29bc
    2d00:	f2c0 0301 	movt	r3, #1
    2d04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2d08:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    2d0a:	683b      	ldr	r3, [r7, #0]
    2d0c:	693a      	ldr	r2, [r7, #16]
    2d0e:	fb02 f203 	mul.w	r2, r2, r3
    2d12:	f241 7359 	movw	r3, #5977	; 0x1759
    2d16:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    2d1a:	fba3 1302 	umull	r1, r3, r3, r2
    2d1e:	ea4f 3393 	mov.w	r3, r3, lsr #14
    2d22:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2d24:	79fb      	ldrb	r3, [r7, #7]
    2d26:	4618      	mov	r0, r3
    2d28:	68f9      	ldr	r1, [r7, #12]
    2d2a:	f7ff fe87 	bl	2a3c <convert_mV_to_ppe_value>
    2d2e:	4603      	mov	r3, r0
    2d30:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2d32:	897a      	ldrh	r2, [r7, #10]
    2d34:	f640 73ff 	movw	r3, #4095	; 0xfff
    2d38:	429a      	cmp	r2, r3
    2d3a:	d902      	bls.n	2d42 <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    2d3c:	f640 73ff 	movw	r3, #4095	; 0xfff
    2d40:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    2d42:	897b      	ldrh	r3, [r7, #10]
}
    2d44:	4618      	mov	r0, r3
    2d46:	f107 0718 	add.w	r7, r7, #24
    2d4a:	46bd      	mov	sp, r7
    2d4c:	bd80      	pop	{r7, pc}
    2d4e:	bf00      	nop

00002d50 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    2d50:	b580      	push	{r7, lr}
    2d52:	b084      	sub	sp, #16
    2d54:	af00      	add	r7, sp, #0
    2d56:	4603      	mov	r3, r0
    2d58:	6039      	str	r1, [r7, #0]
    2d5a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    2d5c:	683a      	ldr	r2, [r7, #0]
    2d5e:	4613      	mov	r3, r2
    2d60:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2d64:	4413      	add	r3, r2
    2d66:	ea4f 0283 	mov.w	r2, r3, lsl #2
    2d6a:	441a      	add	r2, r3
    2d6c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    2d70:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    2d74:	fba3 1302 	umull	r1, r3, r3, r2
    2d78:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    2d7c:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2d7e:	79fb      	ldrb	r3, [r7, #7]
    2d80:	4618      	mov	r0, r3
    2d82:	68f9      	ldr	r1, [r7, #12]
    2d84:	f7ff fe5a 	bl	2a3c <convert_mV_to_ppe_value>
    2d88:	4603      	mov	r3, r0
    2d8a:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2d8c:	897a      	ldrh	r2, [r7, #10]
    2d8e:	f640 73ff 	movw	r3, #4095	; 0xfff
    2d92:	429a      	cmp	r2, r3
    2d94:	d902      	bls.n	2d9c <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2d96:	f640 73ff 	movw	r3, #4095	; 0xfff
    2d9a:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2d9c:	897b      	ldrh	r3, [r7, #10]
}
    2d9e:	4618      	mov	r0, r3
    2da0:	f107 0710 	add.w	r7, r7, #16
    2da4:	46bd      	mov	sp, r7
    2da6:	bd80      	pop	{r7, pc}

00002da8 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    2da8:	b580      	push	{r7, lr}
    2daa:	b084      	sub	sp, #16
    2dac:	af00      	add	r7, sp, #0
    2dae:	4603      	mov	r3, r0
    2db0:	6039      	str	r1, [r7, #0]
    2db2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    2db4:	683b      	ldr	r3, [r7, #0]
    2db6:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    2dba:	f103 030b 	add.w	r3, r3, #11
    2dbe:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    2dc0:	683b      	ldr	r3, [r7, #0]
    2dc2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    2dc6:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2dc8:	79fb      	ldrb	r3, [r7, #7]
    2dca:	4618      	mov	r0, r3
    2dcc:	68f9      	ldr	r1, [r7, #12]
    2dce:	f7ff fe35 	bl	2a3c <convert_mV_to_ppe_value>
    2dd2:	4603      	mov	r3, r0
    2dd4:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2dd6:	897a      	ldrh	r2, [r7, #10]
    2dd8:	f640 73ff 	movw	r3, #4095	; 0xfff
    2ddc:	429a      	cmp	r2, r3
    2dde:	d902      	bls.n	2de6 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2de0:	f640 73ff 	movw	r3, #4095	; 0xfff
    2de4:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2de6:	897b      	ldrh	r3, [r7, #10]
}
    2de8:	4618      	mov	r0, r3
    2dea:	f107 0710 	add.w	r7, r7, #16
    2dee:	46bd      	mov	sp, r7
    2df0:	bd80      	pop	{r7, pc}
    2df2:	bf00      	nop

00002df4 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    2df4:	b580      	push	{r7, lr}
    2df6:	b084      	sub	sp, #16
    2df8:	af00      	add	r7, sp, #0
    2dfa:	4603      	mov	r3, r0
    2dfc:	6039      	str	r1, [r7, #0]
    2dfe:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    2e00:	683b      	ldr	r3, [r7, #0]
    2e02:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    2e06:	f103 0303 	add.w	r3, r3, #3
    2e0a:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    2e0c:	683b      	ldr	r3, [r7, #0]
    2e0e:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    2e10:	68fa      	ldr	r2, [r7, #12]
    2e12:	4613      	mov	r3, r2
    2e14:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e18:	441a      	add	r2, r3
    2e1a:	f648 6339 	movw	r3, #36409	; 0x8e39
    2e1e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    2e22:	fba3 1302 	umull	r1, r3, r3, r2
    2e26:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2e2a:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    2e2c:	79fb      	ldrb	r3, [r7, #7]
    2e2e:	4618      	mov	r0, r3
    2e30:	68f9      	ldr	r1, [r7, #12]
    2e32:	f7ff ff8d 	bl	2d50 <ACE_convert_from_Kelvin>
    2e36:	4603      	mov	r3, r0
    2e38:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2e3a:	897a      	ldrh	r2, [r7, #10]
    2e3c:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e40:	429a      	cmp	r2, r3
    2e42:	d902      	bls.n	2e4a <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2e44:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e48:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2e4a:	897b      	ldrh	r3, [r7, #10]
}
    2e4c:	4618      	mov	r0, r3
    2e4e:	f107 0710 	add.w	r7, r7, #16
    2e52:	46bd      	mov	sp, r7
    2e54:	bd80      	pop	{r7, pc}
    2e56:	bf00      	nop

00002e58 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    2e58:	b480      	push	{r7}
    2e5a:	b085      	sub	sp, #20
    2e5c:	af00      	add	r7, sp, #0
    2e5e:	6078      	str	r0, [r7, #4]
    2e60:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    2e62:	687b      	ldr	r3, [r7, #4]
    2e64:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2e68:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    2e6a:	683b      	ldr	r3, [r7, #0]
    2e6c:	2b00      	cmp	r3, #0
    2e6e:	d005      	beq.n	2e7c <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    2e70:	687b      	ldr	r3, [r7, #4]
    2e72:	ea4f 6313 	mov.w	r3, r3, lsr #24
    2e76:	b2da      	uxtb	r2, r3
    2e78:	683b      	ldr	r3, [r7, #0]
    2e7a:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    2e7c:	89fb      	ldrh	r3, [r7, #14]
}
    2e7e:	4618      	mov	r0, r3
    2e80:	f107 0714 	add.w	r7, r7, #20
    2e84:	46bd      	mov	sp, r7
    2e86:	bc80      	pop	{r7}
    2e88:	4770      	bx	lr
    2e8a:	bf00      	nop

00002e8c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2e8c:	b480      	push	{r7}
    2e8e:	b083      	sub	sp, #12
    2e90:	af00      	add	r7, sp, #0
    2e92:	4603      	mov	r3, r0
    2e94:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2e96:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ea2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ea6:	88f9      	ldrh	r1, [r7, #6]
    2ea8:	f001 011f 	and.w	r1, r1, #31
    2eac:	f04f 0001 	mov.w	r0, #1
    2eb0:	fa00 f101 	lsl.w	r1, r0, r1
    2eb4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ebc:	f107 070c 	add.w	r7, r7, #12
    2ec0:	46bd      	mov	sp, r7
    2ec2:	bc80      	pop	{r7}
    2ec4:	4770      	bx	lr
    2ec6:	bf00      	nop

00002ec8 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    2ec8:	b480      	push	{r7}
    2eca:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    2ecc:	46bd      	mov	sp, r7
    2ece:	bc80      	pop	{r7}
    2ed0:	4770      	bx	lr
    2ed2:	bf00      	nop

00002ed4 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    2ed4:	b480      	push	{r7}
    2ed6:	b085      	sub	sp, #20
    2ed8:	af00      	add	r7, sp, #0
    2eda:	4603      	mov	r3, r0
    2edc:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    2ede:	f04f 0300 	mov.w	r3, #0
    2ee2:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    2ee4:	68fb      	ldr	r3, [r7, #12]
}
    2ee6:	4618      	mov	r0, r3
    2ee8:	f107 0714 	add.w	r7, r7, #20
    2eec:	46bd      	mov	sp, r7
    2eee:	bc80      	pop	{r7}
    2ef0:	4770      	bx	lr
    2ef2:	bf00      	nop

00002ef4 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    2ef4:	b480      	push	{r7}
    2ef6:	b085      	sub	sp, #20
    2ef8:	af00      	add	r7, sp, #0
    2efa:	4603      	mov	r3, r0
    2efc:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    2efe:	f04f 0300 	mov.w	r3, #0
    2f02:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    2f04:	68fb      	ldr	r3, [r7, #12]
}
    2f06:	4618      	mov	r0, r3
    2f08:	f107 0714 	add.w	r7, r7, #20
    2f0c:	46bd      	mov	sp, r7
    2f0e:	bc80      	pop	{r7}
    2f10:	4770      	bx	lr
    2f12:	bf00      	nop

00002f14 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    2f14:	b480      	push	{r7}
    2f16:	b083      	sub	sp, #12
    2f18:	af00      	add	r7, sp, #0
    2f1a:	4602      	mov	r2, r0
    2f1c:	460b      	mov	r3, r1
    2f1e:	71fa      	strb	r2, [r7, #7]
    2f20:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    2f22:	f107 070c 	add.w	r7, r7, #12
    2f26:	46bd      	mov	sp, r7
    2f28:	bc80      	pop	{r7}
    2f2a:	4770      	bx	lr

00002f2c <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    2f2c:	b480      	push	{r7}
    2f2e:	b083      	sub	sp, #12
    2f30:	af00      	add	r7, sp, #0
    2f32:	4602      	mov	r2, r0
    2f34:	460b      	mov	r3, r1
    2f36:	71fa      	strb	r2, [r7, #7]
    2f38:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    2f3a:	f107 070c 	add.w	r7, r7, #12
    2f3e:	46bd      	mov	sp, r7
    2f40:	bc80      	pop	{r7}
    2f42:	4770      	bx	lr

00002f44 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    2f44:	b480      	push	{r7}
    2f46:	b083      	sub	sp, #12
    2f48:	af00      	add	r7, sp, #0
    2f4a:	4602      	mov	r2, r0
    2f4c:	460b      	mov	r3, r1
    2f4e:	71fa      	strb	r2, [r7, #7]
    2f50:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    2f52:	f107 070c 	add.w	r7, r7, #12
    2f56:	46bd      	mov	sp, r7
    2f58:	bc80      	pop	{r7}
    2f5a:	4770      	bx	lr

00002f5c <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    2f5c:	b480      	push	{r7}
    2f5e:	b083      	sub	sp, #12
    2f60:	af00      	add	r7, sp, #0
    2f62:	4602      	mov	r2, r0
    2f64:	460b      	mov	r3, r1
    2f66:	71fa      	strb	r2, [r7, #7]
    2f68:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    2f6a:	f107 070c 	add.w	r7, r7, #12
    2f6e:	46bd      	mov	sp, r7
    2f70:	bc80      	pop	{r7}
    2f72:	4770      	bx	lr

00002f74 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    2f74:	b480      	push	{r7}
    2f76:	b083      	sub	sp, #12
    2f78:	af00      	add	r7, sp, #0
    2f7a:	4602      	mov	r2, r0
    2f7c:	460b      	mov	r3, r1
    2f7e:	71fa      	strb	r2, [r7, #7]
    2f80:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    2f82:	f107 070c 	add.w	r7, r7, #12
    2f86:	46bd      	mov	sp, r7
    2f88:	bc80      	pop	{r7}
    2f8a:	4770      	bx	lr

00002f8c <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    2f8c:	b480      	push	{r7}
    2f8e:	b085      	sub	sp, #20
    2f90:	af00      	add	r7, sp, #0
    2f92:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    2f94:	f04f 0300 	mov.w	r3, #0
    2f98:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    2f9a:	7bfb      	ldrb	r3, [r7, #15]
}
    2f9c:	4618      	mov	r0, r3
    2f9e:	f107 0714 	add.w	r7, r7, #20
    2fa2:	46bd      	mov	sp, r7
    2fa4:	bc80      	pop	{r7}
    2fa6:	4770      	bx	lr

00002fa8 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    2fa8:	b480      	push	{r7}
    2faa:	b085      	sub	sp, #20
    2fac:	af00      	add	r7, sp, #0
    2fae:	4603      	mov	r3, r0
    2fb0:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    2fb2:	f04f 33ff 	mov.w	r3, #4294967295
    2fb6:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    2fb8:	68fb      	ldr	r3, [r7, #12]
}
    2fba:	4618      	mov	r0, r3
    2fbc:	f107 0714 	add.w	r7, r7, #20
    2fc0:	46bd      	mov	sp, r7
    2fc2:	bc80      	pop	{r7}
    2fc4:	4770      	bx	lr
    2fc6:	bf00      	nop

00002fc8 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    2fc8:	b480      	push	{r7}
    2fca:	b085      	sub	sp, #20
    2fcc:	af00      	add	r7, sp, #0
    2fce:	4603      	mov	r3, r0
    2fd0:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    2fd2:	f04f 0300 	mov.w	r3, #0
    2fd6:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    2fd8:	68fb      	ldr	r3, [r7, #12]
}
    2fda:	4618      	mov	r0, r3
    2fdc:	f107 0714 	add.w	r7, r7, #20
    2fe0:	46bd      	mov	sp, r7
    2fe2:	bc80      	pop	{r7}
    2fe4:	4770      	bx	lr
    2fe6:	bf00      	nop

00002fe8 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    2fe8:	b480      	push	{r7}
    2fea:	b085      	sub	sp, #20
    2fec:	af00      	add	r7, sp, #0
    2fee:	4603      	mov	r3, r0
    2ff0:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    2ff2:	f04f 0301 	mov.w	r3, #1
    2ff6:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    2ff8:	7bfb      	ldrb	r3, [r7, #15]
}
    2ffa:	4618      	mov	r0, r3
    2ffc:	f107 0714 	add.w	r7, r7, #20
    3000:	46bd      	mov	sp, r7
    3002:	bc80      	pop	{r7}
    3004:	4770      	bx	lr
    3006:	bf00      	nop

00003008 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    3008:	b480      	push	{r7}
    300a:	b085      	sub	sp, #20
    300c:	af00      	add	r7, sp, #0
    300e:	4603      	mov	r3, r0
    3010:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    3012:	f04f 0300 	mov.w	r3, #0
    3016:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    3018:	68fb      	ldr	r3, [r7, #12]
}
    301a:	4618      	mov	r0, r3
    301c:	f107 0714 	add.w	r7, r7, #20
    3020:	46bd      	mov	sp, r7
    3022:	bc80      	pop	{r7}
    3024:	4770      	bx	lr
    3026:	bf00      	nop

00003028 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3028:	b480      	push	{r7}
    302a:	b085      	sub	sp, #20
    302c:	af00      	add	r7, sp, #0
    302e:	4603      	mov	r3, r0
    3030:	6039      	str	r1, [r7, #0]
    3032:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3034:	f04f 0300 	mov.w	r3, #0
    3038:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    303a:	7bfb      	ldrb	r3, [r7, #15]
}
    303c:	4618      	mov	r0, r3
    303e:	f107 0714 	add.w	r7, r7, #20
    3042:	46bd      	mov	sp, r7
    3044:	bc80      	pop	{r7}
    3046:	4770      	bx	lr

00003048 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3048:	b480      	push	{r7}
    304a:	b085      	sub	sp, #20
    304c:	af00      	add	r7, sp, #0
    304e:	4603      	mov	r3, r0
    3050:	6039      	str	r1, [r7, #0]
    3052:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3054:	f04f 0300 	mov.w	r3, #0
    3058:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    305a:	7bfb      	ldrb	r3, [r7, #15]
}
    305c:	4618      	mov	r0, r3
    305e:	f107 0714 	add.w	r7, r7, #20
    3062:	46bd      	mov	sp, r7
    3064:	bc80      	pop	{r7}
    3066:	4770      	bx	lr

00003068 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3068:	b480      	push	{r7}
    306a:	b083      	sub	sp, #12
    306c:	af00      	add	r7, sp, #0
    306e:	4603      	mov	r3, r0
    3070:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3072:	f107 070c 	add.w	r7, r7, #12
    3076:	46bd      	mov	sp, r7
    3078:	bc80      	pop	{r7}
    307a:	4770      	bx	lr

0000307c <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    307c:	b480      	push	{r7}
    307e:	b083      	sub	sp, #12
    3080:	af00      	add	r7, sp, #0
    3082:	4603      	mov	r3, r0
    3084:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3086:	f107 070c 	add.w	r7, r7, #12
    308a:	46bd      	mov	sp, r7
    308c:	bc80      	pop	{r7}
    308e:	4770      	bx	lr

00003090 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3090:	b480      	push	{r7}
    3092:	b083      	sub	sp, #12
    3094:	af00      	add	r7, sp, #0
    3096:	4603      	mov	r3, r0
    3098:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    309a:	f107 070c 	add.w	r7, r7, #12
    309e:	46bd      	mov	sp, r7
    30a0:	bc80      	pop	{r7}
    30a2:	4770      	bx	lr

000030a4 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    30a4:	b480      	push	{r7}
    30a6:	b083      	sub	sp, #12
    30a8:	af00      	add	r7, sp, #0
    30aa:	4603      	mov	r3, r0
    30ac:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    30ae:	f107 070c 	add.w	r7, r7, #12
    30b2:	46bd      	mov	sp, r7
    30b4:	bc80      	pop	{r7}
    30b6:	4770      	bx	lr

000030b8 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    30b8:	b480      	push	{r7}
    30ba:	b083      	sub	sp, #12
    30bc:	af00      	add	r7, sp, #0
    30be:	4603      	mov	r3, r0
    30c0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    30c2:	f107 070c 	add.w	r7, r7, #12
    30c6:	46bd      	mov	sp, r7
    30c8:	bc80      	pop	{r7}
    30ca:	4770      	bx	lr

000030cc <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    30cc:	b480      	push	{r7}
    30ce:	b083      	sub	sp, #12
    30d0:	af00      	add	r7, sp, #0
    30d2:	4603      	mov	r3, r0
    30d4:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    30d6:	f107 070c 	add.w	r7, r7, #12
    30da:	46bd      	mov	sp, r7
    30dc:	bc80      	pop	{r7}
    30de:	4770      	bx	lr

000030e0 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    30e0:	b480      	push	{r7}
    30e2:	b083      	sub	sp, #12
    30e4:	af00      	add	r7, sp, #0
    30e6:	4603      	mov	r3, r0
    30e8:	6039      	str	r1, [r7, #0]
    30ea:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    30ec:	f107 070c 	add.w	r7, r7, #12
    30f0:	46bd      	mov	sp, r7
    30f2:	bc80      	pop	{r7}
    30f4:	4770      	bx	lr
    30f6:	bf00      	nop

000030f8 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    30f8:	b480      	push	{r7}
    30fa:	b083      	sub	sp, #12
    30fc:	af00      	add	r7, sp, #0
    30fe:	4603      	mov	r3, r0
    3100:	6039      	str	r1, [r7, #0]
    3102:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3104:	f107 070c 	add.w	r7, r7, #12
    3108:	46bd      	mov	sp, r7
    310a:	bc80      	pop	{r7}
    310c:	4770      	bx	lr
    310e:	bf00      	nop

00003110 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    3110:	b480      	push	{r7}
    3112:	b083      	sub	sp, #12
    3114:	af00      	add	r7, sp, #0
    3116:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3118:	f107 070c 	add.w	r7, r7, #12
    311c:	46bd      	mov	sp, r7
    311e:	bc80      	pop	{r7}
    3120:	4770      	bx	lr
    3122:	bf00      	nop

00003124 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3124:	b480      	push	{r7}
    3126:	b083      	sub	sp, #12
    3128:	af00      	add	r7, sp, #0
    312a:	4603      	mov	r3, r0
    312c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    312e:	f107 070c 	add.w	r7, r7, #12
    3132:	46bd      	mov	sp, r7
    3134:	bc80      	pop	{r7}
    3136:	4770      	bx	lr

00003138 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3138:	4668      	mov	r0, sp
    313a:	f020 0107 	bic.w	r1, r0, #7
    313e:	468d      	mov	sp, r1
    3140:	b589      	push	{r0, r3, r7, lr}
    3142:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3144:	f04f 0000 	mov.w	r0, #0
    3148:	f7ff ffec 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    314c:	f04f 0076 	mov.w	r0, #118	; 0x76
    3150:	f7ff fe9c 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3154:	46bd      	mov	sp, r7
    3156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    315a:	4685      	mov	sp, r0
    315c:	4770      	bx	lr
    315e:	bf00      	nop

00003160 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3160:	4668      	mov	r0, sp
    3162:	f020 0107 	bic.w	r1, r0, #7
    3166:	468d      	mov	sp, r1
    3168:	b589      	push	{r0, r3, r7, lr}
    316a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    316c:	f04f 0001 	mov.w	r0, #1
    3170:	f7ff ffd8 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3174:	f04f 0077 	mov.w	r0, #119	; 0x77
    3178:	f7ff fe88 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    317c:	46bd      	mov	sp, r7
    317e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3182:	4685      	mov	sp, r0
    3184:	4770      	bx	lr
    3186:	bf00      	nop

00003188 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3188:	4668      	mov	r0, sp
    318a:	f020 0107 	bic.w	r1, r0, #7
    318e:	468d      	mov	sp, r1
    3190:	b589      	push	{r0, r3, r7, lr}
    3192:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    3194:	f04f 0002 	mov.w	r0, #2
    3198:	f7ff ffc4 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    319c:	f04f 0078 	mov.w	r0, #120	; 0x78
    31a0:	f7ff fe74 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    31a4:	46bd      	mov	sp, r7
    31a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31aa:	4685      	mov	sp, r0
    31ac:	4770      	bx	lr
    31ae:	bf00      	nop

000031b0 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    31b0:	4668      	mov	r0, sp
    31b2:	f020 0107 	bic.w	r1, r0, #7
    31b6:	468d      	mov	sp, r1
    31b8:	b589      	push	{r0, r3, r7, lr}
    31ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    31bc:	f04f 0003 	mov.w	r0, #3
    31c0:	f7ff ffb0 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    31c4:	f04f 0079 	mov.w	r0, #121	; 0x79
    31c8:	f7ff fe60 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    31cc:	46bd      	mov	sp, r7
    31ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31d2:	4685      	mov	sp, r0
    31d4:	4770      	bx	lr
    31d6:	bf00      	nop

000031d8 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    31d8:	4668      	mov	r0, sp
    31da:	f020 0107 	bic.w	r1, r0, #7
    31de:	468d      	mov	sp, r1
    31e0:	b589      	push	{r0, r3, r7, lr}
    31e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    31e4:	f04f 0004 	mov.w	r0, #4
    31e8:	f7ff ff9c 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    31ec:	f04f 007a 	mov.w	r0, #122	; 0x7a
    31f0:	f7ff fe4c 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    31f4:	46bd      	mov	sp, r7
    31f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31fa:	4685      	mov	sp, r0
    31fc:	4770      	bx	lr
    31fe:	bf00      	nop

00003200 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3200:	4668      	mov	r0, sp
    3202:	f020 0107 	bic.w	r1, r0, #7
    3206:	468d      	mov	sp, r1
    3208:	b589      	push	{r0, r3, r7, lr}
    320a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    320c:	f04f 0005 	mov.w	r0, #5
    3210:	f7ff ff88 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    3214:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3218:	f7ff fe38 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    321c:	46bd      	mov	sp, r7
    321e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3222:	4685      	mov	sp, r0
    3224:	4770      	bx	lr
    3226:	bf00      	nop

00003228 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3228:	4668      	mov	r0, sp
    322a:	f020 0107 	bic.w	r1, r0, #7
    322e:	468d      	mov	sp, r1
    3230:	b589      	push	{r0, r3, r7, lr}
    3232:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    3234:	f04f 0006 	mov.w	r0, #6
    3238:	f7ff ff74 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    323c:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3240:	f7ff fe24 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3244:	46bd      	mov	sp, r7
    3246:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    324a:	4685      	mov	sp, r0
    324c:	4770      	bx	lr
    324e:	bf00      	nop

00003250 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3250:	4668      	mov	r0, sp
    3252:	f020 0107 	bic.w	r1, r0, #7
    3256:	468d      	mov	sp, r1
    3258:	b589      	push	{r0, r3, r7, lr}
    325a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    325c:	f04f 0007 	mov.w	r0, #7
    3260:	f7ff ff60 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    3264:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3268:	f7ff fe10 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    326c:	46bd      	mov	sp, r7
    326e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3272:	4685      	mov	sp, r0
    3274:	4770      	bx	lr
    3276:	bf00      	nop

00003278 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3278:	4668      	mov	r0, sp
    327a:	f020 0107 	bic.w	r1, r0, #7
    327e:	468d      	mov	sp, r1
    3280:	b589      	push	{r0, r3, r7, lr}
    3282:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    3284:	f04f 0008 	mov.w	r0, #8
    3288:	f7ff ff4c 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    328c:	f04f 007e 	mov.w	r0, #126	; 0x7e
    3290:	f7ff fdfc 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3294:	46bd      	mov	sp, r7
    3296:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    329a:	4685      	mov	sp, r0
    329c:	4770      	bx	lr
    329e:	bf00      	nop

000032a0 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    32a0:	4668      	mov	r0, sp
    32a2:	f020 0107 	bic.w	r1, r0, #7
    32a6:	468d      	mov	sp, r1
    32a8:	b589      	push	{r0, r3, r7, lr}
    32aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    32ac:	f04f 0009 	mov.w	r0, #9
    32b0:	f7ff ff38 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    32b4:	f04f 007f 	mov.w	r0, #127	; 0x7f
    32b8:	f7ff fde8 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    32bc:	46bd      	mov	sp, r7
    32be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32c2:	4685      	mov	sp, r0
    32c4:	4770      	bx	lr
    32c6:	bf00      	nop

000032c8 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    32c8:	4668      	mov	r0, sp
    32ca:	f020 0107 	bic.w	r1, r0, #7
    32ce:	468d      	mov	sp, r1
    32d0:	b589      	push	{r0, r3, r7, lr}
    32d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    32d4:	f04f 000a 	mov.w	r0, #10
    32d8:	f7ff ff24 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    32dc:	f04f 0080 	mov.w	r0, #128	; 0x80
    32e0:	f7ff fdd4 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    32e4:	46bd      	mov	sp, r7
    32e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32ea:	4685      	mov	sp, r0
    32ec:	4770      	bx	lr
    32ee:	bf00      	nop

000032f0 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    32f0:	4668      	mov	r0, sp
    32f2:	f020 0107 	bic.w	r1, r0, #7
    32f6:	468d      	mov	sp, r1
    32f8:	b589      	push	{r0, r3, r7, lr}
    32fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    32fc:	f04f 000b 	mov.w	r0, #11
    3300:	f7ff ff10 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    3304:	f04f 0081 	mov.w	r0, #129	; 0x81
    3308:	f7ff fdc0 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    330c:	46bd      	mov	sp, r7
    330e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3312:	4685      	mov	sp, r0
    3314:	4770      	bx	lr
    3316:	bf00      	nop

00003318 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3318:	4668      	mov	r0, sp
    331a:	f020 0107 	bic.w	r1, r0, #7
    331e:	468d      	mov	sp, r1
    3320:	b589      	push	{r0, r3, r7, lr}
    3322:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    3324:	f04f 000c 	mov.w	r0, #12
    3328:	f7ff fefc 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    332c:	f04f 0082 	mov.w	r0, #130	; 0x82
    3330:	f7ff fdac 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3334:	46bd      	mov	sp, r7
    3336:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    333a:	4685      	mov	sp, r0
    333c:	4770      	bx	lr
    333e:	bf00      	nop

00003340 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3340:	4668      	mov	r0, sp
    3342:	f020 0107 	bic.w	r1, r0, #7
    3346:	468d      	mov	sp, r1
    3348:	b589      	push	{r0, r3, r7, lr}
    334a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    334c:	f04f 000d 	mov.w	r0, #13
    3350:	f7ff fee8 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    3354:	f04f 0083 	mov.w	r0, #131	; 0x83
    3358:	f7ff fd98 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    335c:	46bd      	mov	sp, r7
    335e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3362:	4685      	mov	sp, r0
    3364:	4770      	bx	lr
    3366:	bf00      	nop

00003368 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3368:	4668      	mov	r0, sp
    336a:	f020 0107 	bic.w	r1, r0, #7
    336e:	468d      	mov	sp, r1
    3370:	b589      	push	{r0, r3, r7, lr}
    3372:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    3374:	f04f 000e 	mov.w	r0, #14
    3378:	f7ff fed4 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    337c:	f04f 0084 	mov.w	r0, #132	; 0x84
    3380:	f7ff fd84 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3384:	46bd      	mov	sp, r7
    3386:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    338a:	4685      	mov	sp, r0
    338c:	4770      	bx	lr
    338e:	bf00      	nop

00003390 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3390:	4668      	mov	r0, sp
    3392:	f020 0107 	bic.w	r1, r0, #7
    3396:	468d      	mov	sp, r1
    3398:	b589      	push	{r0, r3, r7, lr}
    339a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    339c:	f04f 000f 	mov.w	r0, #15
    33a0:	f7ff fec0 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    33a4:	f04f 0085 	mov.w	r0, #133	; 0x85
    33a8:	f7ff fd70 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    33ac:	46bd      	mov	sp, r7
    33ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33b2:	4685      	mov	sp, r0
    33b4:	4770      	bx	lr
    33b6:	bf00      	nop

000033b8 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    33b8:	4668      	mov	r0, sp
    33ba:	f020 0107 	bic.w	r1, r0, #7
    33be:	468d      	mov	sp, r1
    33c0:	b589      	push	{r0, r3, r7, lr}
    33c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    33c4:	f04f 0010 	mov.w	r0, #16
    33c8:	f7ff feac 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    33cc:	f04f 0086 	mov.w	r0, #134	; 0x86
    33d0:	f7ff fd5c 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    33d4:	46bd      	mov	sp, r7
    33d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33da:	4685      	mov	sp, r0
    33dc:	4770      	bx	lr
    33de:	bf00      	nop

000033e0 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    33e0:	4668      	mov	r0, sp
    33e2:	f020 0107 	bic.w	r1, r0, #7
    33e6:	468d      	mov	sp, r1
    33e8:	b589      	push	{r0, r3, r7, lr}
    33ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    33ec:	f04f 0011 	mov.w	r0, #17
    33f0:	f7ff fe98 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    33f4:	f04f 0087 	mov.w	r0, #135	; 0x87
    33f8:	f7ff fd48 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    33fc:	46bd      	mov	sp, r7
    33fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3402:	4685      	mov	sp, r0
    3404:	4770      	bx	lr
    3406:	bf00      	nop

00003408 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3408:	4668      	mov	r0, sp
    340a:	f020 0107 	bic.w	r1, r0, #7
    340e:	468d      	mov	sp, r1
    3410:	b589      	push	{r0, r3, r7, lr}
    3412:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    3414:	f04f 0012 	mov.w	r0, #18
    3418:	f7ff fe84 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    341c:	f04f 0088 	mov.w	r0, #136	; 0x88
    3420:	f7ff fd34 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3424:	46bd      	mov	sp, r7
    3426:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    342a:	4685      	mov	sp, r0
    342c:	4770      	bx	lr
    342e:	bf00      	nop

00003430 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3430:	4668      	mov	r0, sp
    3432:	f020 0107 	bic.w	r1, r0, #7
    3436:	468d      	mov	sp, r1
    3438:	b589      	push	{r0, r3, r7, lr}
    343a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    343c:	f04f 0013 	mov.w	r0, #19
    3440:	f7ff fe70 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    3444:	f04f 0089 	mov.w	r0, #137	; 0x89
    3448:	f7ff fd20 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    344c:	46bd      	mov	sp, r7
    344e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3452:	4685      	mov	sp, r0
    3454:	4770      	bx	lr
    3456:	bf00      	nop

00003458 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3458:	4668      	mov	r0, sp
    345a:	f020 0107 	bic.w	r1, r0, #7
    345e:	468d      	mov	sp, r1
    3460:	b589      	push	{r0, r3, r7, lr}
    3462:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    3464:	f04f 0014 	mov.w	r0, #20
    3468:	f7ff fe5c 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    346c:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3470:	f7ff fd0c 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3474:	46bd      	mov	sp, r7
    3476:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    347a:	4685      	mov	sp, r0
    347c:	4770      	bx	lr
    347e:	bf00      	nop

00003480 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3480:	4668      	mov	r0, sp
    3482:	f020 0107 	bic.w	r1, r0, #7
    3486:	468d      	mov	sp, r1
    3488:	b589      	push	{r0, r3, r7, lr}
    348a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    348c:	f04f 0015 	mov.w	r0, #21
    3490:	f7ff fe48 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    3494:	f04f 008b 	mov.w	r0, #139	; 0x8b
    3498:	f7ff fcf8 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    349c:	46bd      	mov	sp, r7
    349e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34a2:	4685      	mov	sp, r0
    34a4:	4770      	bx	lr
    34a6:	bf00      	nop

000034a8 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    34a8:	4668      	mov	r0, sp
    34aa:	f020 0107 	bic.w	r1, r0, #7
    34ae:	468d      	mov	sp, r1
    34b0:	b589      	push	{r0, r3, r7, lr}
    34b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    34b4:	f04f 0016 	mov.w	r0, #22
    34b8:	f7ff fe34 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    34bc:	f04f 008c 	mov.w	r0, #140	; 0x8c
    34c0:	f7ff fce4 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    34c4:	46bd      	mov	sp, r7
    34c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34ca:	4685      	mov	sp, r0
    34cc:	4770      	bx	lr
    34ce:	bf00      	nop

000034d0 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    34d0:	4668      	mov	r0, sp
    34d2:	f020 0107 	bic.w	r1, r0, #7
    34d6:	468d      	mov	sp, r1
    34d8:	b589      	push	{r0, r3, r7, lr}
    34da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    34dc:	f04f 0017 	mov.w	r0, #23
    34e0:	f7ff fe20 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    34e4:	f04f 008d 	mov.w	r0, #141	; 0x8d
    34e8:	f7ff fcd0 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    34ec:	46bd      	mov	sp, r7
    34ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34f2:	4685      	mov	sp, r0
    34f4:	4770      	bx	lr
    34f6:	bf00      	nop

000034f8 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    34f8:	4668      	mov	r0, sp
    34fa:	f020 0107 	bic.w	r1, r0, #7
    34fe:	468d      	mov	sp, r1
    3500:	b589      	push	{r0, r3, r7, lr}
    3502:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    3504:	f04f 0018 	mov.w	r0, #24
    3508:	f7ff fe0c 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    350c:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3510:	f7ff fcbc 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3514:	46bd      	mov	sp, r7
    3516:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    351a:	4685      	mov	sp, r0
    351c:	4770      	bx	lr
    351e:	bf00      	nop

00003520 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3520:	4668      	mov	r0, sp
    3522:	f020 0107 	bic.w	r1, r0, #7
    3526:	468d      	mov	sp, r1
    3528:	b589      	push	{r0, r3, r7, lr}
    352a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    352c:	f04f 0019 	mov.w	r0, #25
    3530:	f7ff fdf8 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    3534:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3538:	f7ff fca8 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    353c:	46bd      	mov	sp, r7
    353e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3542:	4685      	mov	sp, r0
    3544:	4770      	bx	lr
    3546:	bf00      	nop

00003548 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3548:	4668      	mov	r0, sp
    354a:	f020 0107 	bic.w	r1, r0, #7
    354e:	468d      	mov	sp, r1
    3550:	b589      	push	{r0, r3, r7, lr}
    3552:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    3554:	f04f 001a 	mov.w	r0, #26
    3558:	f7ff fde4 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    355c:	f04f 0090 	mov.w	r0, #144	; 0x90
    3560:	f7ff fc94 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3564:	46bd      	mov	sp, r7
    3566:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    356a:	4685      	mov	sp, r0
    356c:	4770      	bx	lr
    356e:	bf00      	nop

00003570 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3570:	4668      	mov	r0, sp
    3572:	f020 0107 	bic.w	r1, r0, #7
    3576:	468d      	mov	sp, r1
    3578:	b589      	push	{r0, r3, r7, lr}
    357a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    357c:	f04f 001b 	mov.w	r0, #27
    3580:	f7ff fdd0 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    3584:	f04f 0091 	mov.w	r0, #145	; 0x91
    3588:	f7ff fc80 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    358c:	46bd      	mov	sp, r7
    358e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3592:	4685      	mov	sp, r0
    3594:	4770      	bx	lr
    3596:	bf00      	nop

00003598 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3598:	4668      	mov	r0, sp
    359a:	f020 0107 	bic.w	r1, r0, #7
    359e:	468d      	mov	sp, r1
    35a0:	b589      	push	{r0, r3, r7, lr}
    35a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    35a4:	f04f 001c 	mov.w	r0, #28
    35a8:	f7ff fdbc 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    35ac:	f04f 0092 	mov.w	r0, #146	; 0x92
    35b0:	f7ff fc6c 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    35b4:	46bd      	mov	sp, r7
    35b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35ba:	4685      	mov	sp, r0
    35bc:	4770      	bx	lr
    35be:	bf00      	nop

000035c0 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    35c0:	4668      	mov	r0, sp
    35c2:	f020 0107 	bic.w	r1, r0, #7
    35c6:	468d      	mov	sp, r1
    35c8:	b589      	push	{r0, r3, r7, lr}
    35ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    35cc:	f04f 001d 	mov.w	r0, #29
    35d0:	f7ff fda8 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    35d4:	f04f 0093 	mov.w	r0, #147	; 0x93
    35d8:	f7ff fc58 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    35dc:	46bd      	mov	sp, r7
    35de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35e2:	4685      	mov	sp, r0
    35e4:	4770      	bx	lr
    35e6:	bf00      	nop

000035e8 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    35e8:	4668      	mov	r0, sp
    35ea:	f020 0107 	bic.w	r1, r0, #7
    35ee:	468d      	mov	sp, r1
    35f0:	b589      	push	{r0, r3, r7, lr}
    35f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    35f4:	f04f 001e 	mov.w	r0, #30
    35f8:	f7ff fd94 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    35fc:	f04f 0094 	mov.w	r0, #148	; 0x94
    3600:	f7ff fc44 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    3604:	46bd      	mov	sp, r7
    3606:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    360a:	4685      	mov	sp, r0
    360c:	4770      	bx	lr
    360e:	bf00      	nop

00003610 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3610:	4668      	mov	r0, sp
    3612:	f020 0107 	bic.w	r1, r0, #7
    3616:	468d      	mov	sp, r1
    3618:	b589      	push	{r0, r3, r7, lr}
    361a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    361c:	f04f 001f 	mov.w	r0, #31
    3620:	f7ff fd80 	bl	3124 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    3624:	f04f 0095 	mov.w	r0, #149	; 0x95
    3628:	f7ff fc30 	bl	2e8c <NVIC_ClearPendingIRQ>
}
    362c:	46bd      	mov	sp, r7
    362e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3632:	4685      	mov	sp, r0
    3634:	4770      	bx	lr
    3636:	bf00      	nop

00003638 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    3638:	b580      	push	{r7, lr}
    363a:	b084      	sub	sp, #16
    363c:	af00      	add	r7, sp, #0
    363e:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    3640:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3644:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    3646:	f04f 0300 	mov.w	r3, #0
    364a:	813b      	strh	r3, [r7, #8]
    364c:	e02d      	b.n	36aa <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    364e:	8939      	ldrh	r1, [r7, #8]
    3650:	f240 0228 	movw	r2, #40	; 0x28
    3654:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3658:	460b      	mov	r3, r1
    365a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    365e:	440b      	add	r3, r1
    3660:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3664:	4413      	add	r3, r2
    3666:	681b      	ldr	r3, [r3, #0]
    3668:	2b00      	cmp	r3, #0
    366a:	d01a      	beq.n	36a2 <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    366c:	8939      	ldrh	r1, [r7, #8]
    366e:	f240 0228 	movw	r2, #40	; 0x28
    3672:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3676:	460b      	mov	r3, r1
    3678:	ea4f 0383 	mov.w	r3, r3, lsl #2
    367c:	440b      	add	r3, r1
    367e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3682:	4413      	add	r3, r2
    3684:	681b      	ldr	r3, [r3, #0]
    3686:	6878      	ldr	r0, [r7, #4]
    3688:	4619      	mov	r1, r3
    368a:	f04f 0209 	mov.w	r2, #9
    368e:	f004 fe8d 	bl	83ac <strncmp>
    3692:	4603      	mov	r3, r0
    3694:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    3696:	68fb      	ldr	r3, [r7, #12]
    3698:	2b00      	cmp	r3, #0
    369a:	d102      	bne.n	36a2 <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    369c:	893b      	ldrh	r3, [r7, #8]
    369e:	817b      	strh	r3, [r7, #10]
                break;
    36a0:	e006      	b.n	36b0 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    36a2:	893b      	ldrh	r3, [r7, #8]
    36a4:	f103 0301 	add.w	r3, r3, #1
    36a8:	813b      	strh	r3, [r7, #8]
    36aa:	893b      	ldrh	r3, [r7, #8]
    36ac:	2b01      	cmp	r3, #1
    36ae:	d9ce      	bls.n	364e <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    36b0:	897b      	ldrh	r3, [r7, #10]
}
    36b2:	4618      	mov	r0, r3
    36b4:	f107 0710 	add.w	r7, r7, #16
    36b8:	46bd      	mov	sp, r7
    36ba:	bd80      	pop	{r7, pc}

000036bc <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    36bc:	b480      	push	{r7}
    36be:	b085      	sub	sp, #20
    36c0:	af00      	add	r7, sp, #0
    36c2:	4603      	mov	r3, r0
    36c4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    36c6:	88fb      	ldrh	r3, [r7, #6]
    36c8:	2b01      	cmp	r3, #1
    36ca:	d900      	bls.n	36ce <ACE_load_sse+0x12>
    36cc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    36ce:	88fb      	ldrh	r3, [r7, #6]
    36d0:	2b01      	cmp	r3, #1
    36d2:	f200 8085 	bhi.w	37e0 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    36d6:	88f9      	ldrh	r1, [r7, #6]
    36d8:	f240 0228 	movw	r2, #40	; 0x28
    36dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    36e0:	460b      	mov	r3, r1
    36e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36e6:	440b      	add	r3, r1
    36e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36ec:	4413      	add	r3, r2
    36ee:	f103 0310 	add.w	r3, r3, #16
    36f2:	781b      	ldrb	r3, [r3, #0]
    36f4:	2b02      	cmp	r3, #2
    36f6:	d900      	bls.n	36fa <ACE_load_sse+0x3e>
    36f8:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    36fa:	88f9      	ldrh	r1, [r7, #6]
    36fc:	f240 0228 	movw	r2, #40	; 0x28
    3700:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3704:	460b      	mov	r3, r1
    3706:	ea4f 0383 	mov.w	r3, r3, lsl #2
    370a:	440b      	add	r3, r1
    370c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3710:	4413      	add	r3, r2
    3712:	f103 0310 	add.w	r3, r3, #16
    3716:	781b      	ldrb	r3, [r3, #0]
    3718:	2b02      	cmp	r3, #2
    371a:	d861      	bhi.n	37e0 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    371c:	88f9      	ldrh	r1, [r7, #6]
    371e:	f240 0228 	movw	r2, #40	; 0x28
    3722:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3726:	460b      	mov	r3, r1
    3728:	ea4f 0383 	mov.w	r3, r3, lsl #2
    372c:	440b      	add	r3, r1
    372e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3732:	4413      	add	r3, r2
    3734:	f103 0310 	add.w	r3, r3, #16
    3738:	781b      	ldrb	r3, [r3, #0]
    373a:	461a      	mov	r2, r3
    373c:	f642 33b4 	movw	r3, #11188	; 0x2bb4
    3740:	f2c0 0301 	movt	r3, #1
    3744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3748:	f04f 0200 	mov.w	r2, #0
    374c:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    374e:	88f9      	ldrh	r1, [r7, #6]
    3750:	f240 0228 	movw	r2, #40	; 0x28
    3754:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3758:	460b      	mov	r3, r1
    375a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    375e:	440b      	add	r3, r1
    3760:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3764:	4413      	add	r3, r2
    3766:	f103 030c 	add.w	r3, r3, #12
    376a:	681b      	ldr	r3, [r3, #0]
    376c:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    376e:	88f9      	ldrh	r1, [r7, #6]
    3770:	f240 0228 	movw	r2, #40	; 0x28
    3774:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3778:	460b      	mov	r3, r1
    377a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    377e:	440b      	add	r3, r1
    3780:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3784:	4413      	add	r3, r2
    3786:	88db      	ldrh	r3, [r3, #6]
    3788:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    378a:	f04f 0300 	mov.w	r3, #0
    378e:	813b      	strh	r3, [r7, #8]
    3790:	e014      	b.n	37bc <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    3792:	f240 0300 	movw	r3, #0
    3796:	f2c4 0302 	movt	r3, #16386	; 0x4002
    379a:	8979      	ldrh	r1, [r7, #10]
    379c:	893a      	ldrh	r2, [r7, #8]
    379e:	440a      	add	r2, r1
    37a0:	68f9      	ldr	r1, [r7, #12]
    37a2:	8809      	ldrh	r1, [r1, #0]
    37a4:	f502 7200 	add.w	r2, r2, #512	; 0x200
    37a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    37ac:	68fb      	ldr	r3, [r7, #12]
    37ae:	f103 0302 	add.w	r3, r3, #2
    37b2:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    37b4:	893b      	ldrh	r3, [r7, #8]
    37b6:	f103 0301 	add.w	r3, r3, #1
    37ba:	813b      	strh	r3, [r7, #8]
    37bc:	88f9      	ldrh	r1, [r7, #6]
    37be:	f240 0228 	movw	r2, #40	; 0x28
    37c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37c6:	460b      	mov	r3, r1
    37c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37cc:	440b      	add	r3, r1
    37ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37d2:	4413      	add	r3, r2
    37d4:	f103 0308 	add.w	r3, r3, #8
    37d8:	881b      	ldrh	r3, [r3, #0]
    37da:	893a      	ldrh	r2, [r7, #8]
    37dc:	429a      	cmp	r2, r3
    37de:	d3d8      	bcc.n	3792 <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    37e0:	f107 0714 	add.w	r7, r7, #20
    37e4:	46bd      	mov	sp, r7
    37e6:	bc80      	pop	{r7}
    37e8:	4770      	bx	lr
    37ea:	bf00      	nop

000037ec <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    37ec:	b480      	push	{r7}
    37ee:	b085      	sub	sp, #20
    37f0:	af00      	add	r7, sp, #0
    37f2:	4603      	mov	r3, r0
    37f4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    37f6:	88fb      	ldrh	r3, [r7, #6]
    37f8:	2b01      	cmp	r3, #1
    37fa:	d900      	bls.n	37fe <ACE_start_sse+0x12>
    37fc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    37fe:	88fb      	ldrh	r3, [r7, #6]
    3800:	2b01      	cmp	r3, #1
    3802:	f200 808d 	bhi.w	3920 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    3806:	88f9      	ldrh	r1, [r7, #6]
    3808:	f240 0228 	movw	r2, #40	; 0x28
    380c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3810:	460b      	mov	r3, r1
    3812:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3816:	440b      	add	r3, r1
    3818:	ea4f 0383 	mov.w	r3, r3, lsl #2
    381c:	4413      	add	r3, r2
    381e:	f103 0310 	add.w	r3, r3, #16
    3822:	781b      	ldrb	r3, [r3, #0]
    3824:	2b02      	cmp	r3, #2
    3826:	d900      	bls.n	382a <ACE_start_sse+0x3e>
    3828:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    382a:	88f9      	ldrh	r1, [r7, #6]
    382c:	f240 0228 	movw	r2, #40	; 0x28
    3830:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3834:	460b      	mov	r3, r1
    3836:	ea4f 0383 	mov.w	r3, r3, lsl #2
    383a:	440b      	add	r3, r1
    383c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3840:	4413      	add	r3, r2
    3842:	88da      	ldrh	r2, [r3, #6]
    3844:	f240 13ff 	movw	r3, #511	; 0x1ff
    3848:	429a      	cmp	r2, r3
    384a:	d900      	bls.n	384e <ACE_start_sse+0x62>
    384c:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    384e:	88f9      	ldrh	r1, [r7, #6]
    3850:	f240 0228 	movw	r2, #40	; 0x28
    3854:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3858:	460b      	mov	r3, r1
    385a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    385e:	440b      	add	r3, r1
    3860:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3864:	4413      	add	r3, r2
    3866:	88db      	ldrh	r3, [r3, #6]
    3868:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    386a:	89fb      	ldrh	r3, [r7, #14]
    386c:	2bff      	cmp	r3, #255	; 0xff
    386e:	d818      	bhi.n	38a2 <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    3870:	88f9      	ldrh	r1, [r7, #6]
    3872:	f240 0228 	movw	r2, #40	; 0x28
    3876:	f2c2 0200 	movt	r2, #8192	; 0x2000
    387a:	460b      	mov	r3, r1
    387c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3880:	440b      	add	r3, r1
    3882:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3886:	4413      	add	r3, r2
    3888:	f103 0310 	add.w	r3, r3, #16
    388c:	781b      	ldrb	r3, [r3, #0]
    388e:	461a      	mov	r2, r3
    3890:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    3894:	f2c0 0301 	movt	r3, #1
    3898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    389c:	89fa      	ldrh	r2, [r7, #14]
    389e:	601a      	str	r2, [r3, #0]
    38a0:	e019      	b.n	38d6 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    38a2:	88f9      	ldrh	r1, [r7, #6]
    38a4:	f240 0228 	movw	r2, #40	; 0x28
    38a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38ac:	460b      	mov	r3, r1
    38ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38b2:	440b      	add	r3, r1
    38b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38b8:	4413      	add	r3, r2
    38ba:	f103 0310 	add.w	r3, r3, #16
    38be:	781b      	ldrb	r3, [r3, #0]
    38c0:	461a      	mov	r2, r3
    38c2:	f642 33cc 	movw	r3, #11212	; 0x2bcc
    38c6:	f2c0 0301 	movt	r3, #1
    38ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    38ce:	89fa      	ldrh	r2, [r7, #14]
    38d0:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    38d4:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    38d6:	88f9      	ldrh	r1, [r7, #6]
    38d8:	f240 0228 	movw	r2, #40	; 0x28
    38dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38e0:	460b      	mov	r3, r1
    38e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38e6:	440b      	add	r3, r1
    38e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38ec:	4413      	add	r3, r2
    38ee:	f103 0310 	add.w	r3, r3, #16
    38f2:	781b      	ldrb	r3, [r3, #0]
    38f4:	461a      	mov	r2, r3
    38f6:	f642 33b4 	movw	r3, #11188	; 0x2bb4
    38fa:	f2c0 0301 	movt	r3, #1
    38fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3902:	f04f 0201 	mov.w	r2, #1
    3906:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    3908:	f240 0300 	movw	r3, #0
    390c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3910:	f240 0200 	movw	r2, #0
    3914:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3918:	6852      	ldr	r2, [r2, #4]
    391a:	f042 0201 	orr.w	r2, r2, #1
    391e:	605a      	str	r2, [r3, #4]
    }
}
    3920:	f107 0714 	add.w	r7, r7, #20
    3924:	46bd      	mov	sp, r7
    3926:	bc80      	pop	{r7}
    3928:	4770      	bx	lr
    392a:	bf00      	nop

0000392c <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    392c:	b480      	push	{r7}
    392e:	b085      	sub	sp, #20
    3930:	af00      	add	r7, sp, #0
    3932:	4603      	mov	r3, r0
    3934:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3936:	88fb      	ldrh	r3, [r7, #6]
    3938:	2b01      	cmp	r3, #1
    393a:	d900      	bls.n	393e <ACE_restart_sse+0x12>
    393c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    393e:	88f9      	ldrh	r1, [r7, #6]
    3940:	f240 0228 	movw	r2, #40	; 0x28
    3944:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3948:	460b      	mov	r3, r1
    394a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    394e:	440b      	add	r3, r1
    3950:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3954:	4413      	add	r3, r2
    3956:	f103 0310 	add.w	r3, r3, #16
    395a:	781b      	ldrb	r3, [r3, #0]
    395c:	2b02      	cmp	r3, #2
    395e:	d900      	bls.n	3962 <ACE_restart_sse+0x36>
    3960:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    3962:	88f9      	ldrh	r1, [r7, #6]
    3964:	f240 0228 	movw	r2, #40	; 0x28
    3968:	f2c2 0200 	movt	r2, #8192	; 0x2000
    396c:	460b      	mov	r3, r1
    396e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3972:	440b      	add	r3, r1
    3974:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3978:	4413      	add	r3, r2
    397a:	88da      	ldrh	r2, [r3, #6]
    397c:	f240 13ff 	movw	r3, #511	; 0x1ff
    3980:	429a      	cmp	r2, r3
    3982:	d900      	bls.n	3986 <ACE_restart_sse+0x5a>
    3984:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3986:	88fb      	ldrh	r3, [r7, #6]
    3988:	2b01      	cmp	r3, #1
    398a:	d85c      	bhi.n	3a46 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    398c:	88f9      	ldrh	r1, [r7, #6]
    398e:	f240 0228 	movw	r2, #40	; 0x28
    3992:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3996:	460b      	mov	r3, r1
    3998:	ea4f 0383 	mov.w	r3, r3, lsl #2
    399c:	440b      	add	r3, r1
    399e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39a2:	4413      	add	r3, r2
    39a4:	889b      	ldrh	r3, [r3, #4]
    39a6:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    39a8:	89fb      	ldrh	r3, [r7, #14]
    39aa:	2bff      	cmp	r3, #255	; 0xff
    39ac:	d818      	bhi.n	39e0 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    39ae:	88f9      	ldrh	r1, [r7, #6]
    39b0:	f240 0228 	movw	r2, #40	; 0x28
    39b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39b8:	460b      	mov	r3, r1
    39ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39be:	440b      	add	r3, r1
    39c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39c4:	4413      	add	r3, r2
    39c6:	f103 0310 	add.w	r3, r3, #16
    39ca:	781b      	ldrb	r3, [r3, #0]
    39cc:	461a      	mov	r2, r3
    39ce:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    39d2:	f2c0 0301 	movt	r3, #1
    39d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    39da:	89fa      	ldrh	r2, [r7, #14]
    39dc:	601a      	str	r2, [r3, #0]
    39de:	e019      	b.n	3a14 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    39e0:	88f9      	ldrh	r1, [r7, #6]
    39e2:	f240 0228 	movw	r2, #40	; 0x28
    39e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39ea:	460b      	mov	r3, r1
    39ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39f0:	440b      	add	r3, r1
    39f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39f6:	4413      	add	r3, r2
    39f8:	f103 0310 	add.w	r3, r3, #16
    39fc:	781b      	ldrb	r3, [r3, #0]
    39fe:	461a      	mov	r2, r3
    3a00:	f642 33cc 	movw	r3, #11212	; 0x2bcc
    3a04:	f2c0 0301 	movt	r3, #1
    3a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3a0c:	89fa      	ldrh	r2, [r7, #14]
    3a0e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    3a12:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3a14:	88f9      	ldrh	r1, [r7, #6]
    3a16:	f240 0228 	movw	r2, #40	; 0x28
    3a1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a1e:	460b      	mov	r3, r1
    3a20:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a24:	440b      	add	r3, r1
    3a26:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a2a:	4413      	add	r3, r2
    3a2c:	f103 0310 	add.w	r3, r3, #16
    3a30:	781b      	ldrb	r3, [r3, #0]
    3a32:	461a      	mov	r2, r3
    3a34:	f642 33b4 	movw	r3, #11188	; 0x2bb4
    3a38:	f2c0 0301 	movt	r3, #1
    3a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3a40:	f04f 0201 	mov.w	r2, #1
    3a44:	601a      	str	r2, [r3, #0]
    }
}
    3a46:	f107 0714 	add.w	r7, r7, #20
    3a4a:	46bd      	mov	sp, r7
    3a4c:	bc80      	pop	{r7}
    3a4e:	4770      	bx	lr

00003a50 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    3a50:	b480      	push	{r7}
    3a52:	b083      	sub	sp, #12
    3a54:	af00      	add	r7, sp, #0
    3a56:	4603      	mov	r3, r0
    3a58:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3a5a:	88fb      	ldrh	r3, [r7, #6]
    3a5c:	2b01      	cmp	r3, #1
    3a5e:	d900      	bls.n	3a62 <ACE_stop_sse+0x12>
    3a60:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3a62:	88fb      	ldrh	r3, [r7, #6]
    3a64:	2b01      	cmp	r3, #1
    3a66:	d818      	bhi.n	3a9a <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    3a68:	88f9      	ldrh	r1, [r7, #6]
    3a6a:	f240 0228 	movw	r2, #40	; 0x28
    3a6e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a72:	460b      	mov	r3, r1
    3a74:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a78:	440b      	add	r3, r1
    3a7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a7e:	4413      	add	r3, r2
    3a80:	f103 0310 	add.w	r3, r3, #16
    3a84:	781b      	ldrb	r3, [r3, #0]
    3a86:	461a      	mov	r2, r3
    3a88:	f642 33b4 	movw	r3, #11188	; 0x2bb4
    3a8c:	f2c0 0301 	movt	r3, #1
    3a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3a94:	f04f 0200 	mov.w	r2, #0
    3a98:	601a      	str	r2, [r3, #0]
    }
}
    3a9a:	f107 070c 	add.w	r7, r7, #12
    3a9e:	46bd      	mov	sp, r7
    3aa0:	bc80      	pop	{r7}
    3aa2:	4770      	bx	lr

00003aa4 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    3aa4:	b480      	push	{r7}
    3aa6:	b083      	sub	sp, #12
    3aa8:	af00      	add	r7, sp, #0
    3aaa:	4603      	mov	r3, r0
    3aac:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3aae:	88fb      	ldrh	r3, [r7, #6]
    3ab0:	2b01      	cmp	r3, #1
    3ab2:	d900      	bls.n	3ab6 <ACE_resume_sse+0x12>
    3ab4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3ab6:	88fb      	ldrh	r3, [r7, #6]
    3ab8:	2b01      	cmp	r3, #1
    3aba:	d818      	bhi.n	3aee <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3abc:	88f9      	ldrh	r1, [r7, #6]
    3abe:	f240 0228 	movw	r2, #40	; 0x28
    3ac2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3ac6:	460b      	mov	r3, r1
    3ac8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3acc:	440b      	add	r3, r1
    3ace:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ad2:	4413      	add	r3, r2
    3ad4:	f103 0310 	add.w	r3, r3, #16
    3ad8:	781b      	ldrb	r3, [r3, #0]
    3ada:	461a      	mov	r2, r3
    3adc:	f642 33b4 	movw	r3, #11188	; 0x2bb4
    3ae0:	f2c0 0301 	movt	r3, #1
    3ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3ae8:	f04f 0201 	mov.w	r2, #1
    3aec:	601a      	str	r2, [r3, #0]
    }
}
    3aee:	f107 070c 	add.w	r7, r7, #12
    3af2:	46bd      	mov	sp, r7
    3af4:	bc80      	pop	{r7}
    3af6:	4770      	bx	lr

00003af8 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3af8:	b480      	push	{r7}
    3afa:	b083      	sub	sp, #12
    3afc:	af00      	add	r7, sp, #0
    3afe:	4603      	mov	r3, r0
    3b00:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3b02:	79fb      	ldrb	r3, [r7, #7]
    3b04:	2b14      	cmp	r3, #20
    3b06:	d900      	bls.n	3b0a <ACE_enable_sse_irq+0x12>
    3b08:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    3b0a:	f240 0300 	movw	r3, #0
    3b0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b12:	f240 0200 	movw	r2, #0
    3b16:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3b1a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3b1e:	6811      	ldr	r1, [r2, #0]
    3b20:	79fa      	ldrb	r2, [r7, #7]
    3b22:	f04f 0001 	mov.w	r0, #1
    3b26:	fa00 f202 	lsl.w	r2, r0, r2
    3b2a:	ea41 0202 	orr.w	r2, r1, r2
    3b2e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3b32:	601a      	str	r2, [r3, #0]
}
    3b34:	f107 070c 	add.w	r7, r7, #12
    3b38:	46bd      	mov	sp, r7
    3b3a:	bc80      	pop	{r7}
    3b3c:	4770      	bx	lr
    3b3e:	bf00      	nop

00003b40 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3b40:	b480      	push	{r7}
    3b42:	b085      	sub	sp, #20
    3b44:	af00      	add	r7, sp, #0
    3b46:	4603      	mov	r3, r0
    3b48:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3b4a:	79fb      	ldrb	r3, [r7, #7]
    3b4c:	2b14      	cmp	r3, #20
    3b4e:	d900      	bls.n	3b52 <ACE_disable_sse_irq+0x12>
    3b50:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    3b52:	f240 0300 	movw	r3, #0
    3b56:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b5a:	f240 0200 	movw	r2, #0
    3b5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3b62:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3b66:	6811      	ldr	r1, [r2, #0]
    3b68:	79fa      	ldrb	r2, [r7, #7]
    3b6a:	f04f 0001 	mov.w	r0, #1
    3b6e:	fa00 f202 	lsl.w	r2, r0, r2
    3b72:	ea6f 0202 	mvn.w	r2, r2
    3b76:	ea01 0202 	and.w	r2, r1, r2
    3b7a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3b7e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    3b80:	f240 0300 	movw	r3, #0
    3b84:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b88:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3b8c:	681b      	ldr	r3, [r3, #0]
    3b8e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    3b90:	68fb      	ldr	r3, [r7, #12]
    3b92:	f103 0301 	add.w	r3, r3, #1
    3b96:	60fb      	str	r3, [r7, #12]
}
    3b98:	f107 0714 	add.w	r7, r7, #20
    3b9c:	46bd      	mov	sp, r7
    3b9e:	bc80      	pop	{r7}
    3ba0:	4770      	bx	lr
    3ba2:	bf00      	nop

00003ba4 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3ba4:	b480      	push	{r7}
    3ba6:	b085      	sub	sp, #20
    3ba8:	af00      	add	r7, sp, #0
    3baa:	4603      	mov	r3, r0
    3bac:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3bae:	79fb      	ldrb	r3, [r7, #7]
    3bb0:	2b14      	cmp	r3, #20
    3bb2:	d900      	bls.n	3bb6 <ACE_clear_sse_irq+0x12>
    3bb4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    3bb6:	f240 0300 	movw	r3, #0
    3bba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3bbe:	f240 0200 	movw	r2, #0
    3bc2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3bc6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3bca:	f102 0208 	add.w	r2, r2, #8
    3bce:	6811      	ldr	r1, [r2, #0]
    3bd0:	79fa      	ldrb	r2, [r7, #7]
    3bd2:	f04f 0001 	mov.w	r0, #1
    3bd6:	fa00 f202 	lsl.w	r2, r0, r2
    3bda:	ea41 0202 	orr.w	r2, r1, r2
    3bde:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3be2:	f103 0308 	add.w	r3, r3, #8
    3be6:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    3be8:	f240 0300 	movw	r3, #0
    3bec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3bf0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3bf4:	f103 0308 	add.w	r3, r3, #8
    3bf8:	681b      	ldr	r3, [r3, #0]
    3bfa:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    3bfc:	68fb      	ldr	r3, [r7, #12]
    3bfe:	f103 0301 	add.w	r3, r3, #1
    3c02:	60fb      	str	r3, [r7, #12]
}
    3c04:	f107 0714 	add.w	r7, r7, #20
    3c08:	46bd      	mov	sp, r7
    3c0a:	bc80      	pop	{r7}
    3c0c:	4770      	bx	lr
    3c0e:	bf00      	nop

00003c10 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    3c10:	b480      	push	{r7}
    3c12:	b083      	sub	sp, #12
    3c14:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    3c16:	f240 0300 	movw	r3, #0
    3c1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c1e:	685b      	ldr	r3, [r3, #4]
    3c20:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    3c22:	f240 0300 	movw	r3, #0
    3c26:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c2a:	f240 0200 	movw	r2, #0
    3c2e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c32:	6852      	ldr	r2, [r2, #4]
    3c34:	f022 0201 	bic.w	r2, r2, #1
    3c38:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    3c3a:	f240 0300 	movw	r3, #0
    3c3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c42:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3c46:	f103 0304 	add.w	r3, r3, #4
    3c4a:	681b      	ldr	r3, [r3, #0]
    3c4c:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    3c4e:	f240 0300 	movw	r3, #0
    3c52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c56:	f240 0200 	movw	r2, #0
    3c5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c5e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    3c62:	f102 0204 	add.w	r2, r2, #4
    3c66:	6812      	ldr	r2, [r2, #0]
    3c68:	f022 0201 	bic.w	r2, r2, #1
    3c6c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3c70:	f103 0304 	add.w	r3, r3, #4
    3c74:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    3c76:	f240 0300 	movw	r3, #0
    3c7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c7e:	f240 0200 	movw	r2, #0
    3c82:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c86:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3c88:	f042 0210 	orr.w	r2, r2, #16
    3c8c:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    3c8e:	f240 0300 	movw	r3, #0
    3c92:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c96:	f240 0200 	movw	r2, #0
    3c9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c9e:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    3ca2:	f042 0210 	orr.w	r2, r2, #16
    3ca6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    3caa:	f240 0300 	movw	r3, #0
    3cae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cb2:	f240 0200 	movw	r2, #0
    3cb6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3cba:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    3cbe:	f042 0210 	orr.w	r2, r2, #16
    3cc2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3cc6:	f240 0300 	movw	r3, #0
    3cca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cce:	f240 0200 	movw	r2, #0
    3cd2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3cd6:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3cda:	f102 0210 	add.w	r2, r2, #16
    3cde:	6812      	ldr	r2, [r2, #0]
    3ce0:	f042 0204 	orr.w	r2, r2, #4
    3ce4:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3ce8:	f103 0310 	add.w	r3, r3, #16
    3cec:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3cee:	f240 0300 	movw	r3, #0
    3cf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cf6:	f240 0200 	movw	r2, #0
    3cfa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3cfe:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3d02:	f102 021c 	add.w	r2, r2, #28
    3d06:	6812      	ldr	r2, [r2, #0]
    3d08:	f042 0204 	orr.w	r2, r2, #4
    3d0c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3d10:	f103 031c 	add.w	r3, r3, #28
    3d14:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3d16:	f240 0300 	movw	r3, #0
    3d1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d1e:	f240 0200 	movw	r2, #0
    3d22:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d26:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3d2a:	f102 0228 	add.w	r2, r2, #40	; 0x28
    3d2e:	6812      	ldr	r2, [r2, #0]
    3d30:	f042 0204 	orr.w	r2, r2, #4
    3d34:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3d38:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3d3c:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    3d3e:	f240 0300 	movw	r3, #0
    3d42:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d46:	f240 0200 	movw	r2, #0
    3d4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d4e:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    3d52:	6812      	ldr	r2, [r2, #0]
    3d54:	f042 0204 	orr.w	r2, r2, #4
    3d58:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    3d5c:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    3d5e:	f240 0300 	movw	r3, #0
    3d62:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d66:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3d6a:	f103 0304 	add.w	r3, r3, #4
    3d6e:	687a      	ldr	r2, [r7, #4]
    3d70:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    3d72:	f240 0300 	movw	r3, #0
    3d76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d7a:	683a      	ldr	r2, [r7, #0]
    3d7c:	605a      	str	r2, [r3, #4]
}
    3d7e:	f107 070c 	add.w	r7, r7, #12
    3d82:	46bd      	mov	sp, r7
    3d84:	bc80      	pop	{r7}
    3d86:	4770      	bx	lr

00003d88 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    3d88:	b480      	push	{r7}
    3d8a:	b083      	sub	sp, #12
    3d8c:	af00      	add	r7, sp, #0
    3d8e:	4603      	mov	r3, r0
    3d90:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3d92:	79fb      	ldrb	r3, [r7, #7]
    3d94:	2b00      	cmp	r3, #0
    3d96:	d000      	beq.n	3d9a <ACE_get_default_m_factor+0x12>
    3d98:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    3d9a:	79fa      	ldrb	r2, [r7, #7]
    3d9c:	f642 13dc 	movw	r3, #10716	; 0x29dc
    3da0:	f2c0 0301 	movt	r3, #1
    3da4:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    3da8:	b21b      	sxth	r3, r3
}
    3daa:	4618      	mov	r0, r3
    3dac:	f107 070c 	add.w	r7, r7, #12
    3db0:	46bd      	mov	sp, r7
    3db2:	bc80      	pop	{r7}
    3db4:	4770      	bx	lr
    3db6:	bf00      	nop

00003db8 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    3db8:	b480      	push	{r7}
    3dba:	b083      	sub	sp, #12
    3dbc:	af00      	add	r7, sp, #0
    3dbe:	4603      	mov	r3, r0
    3dc0:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3dc2:	79fb      	ldrb	r3, [r7, #7]
    3dc4:	2b00      	cmp	r3, #0
    3dc6:	d000      	beq.n	3dca <ACE_get_default_c_offset+0x12>
    3dc8:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    3dca:	79fb      	ldrb	r3, [r7, #7]
    3dcc:	f642 12dc 	movw	r2, #10716	; 0x29dc
    3dd0:	f2c0 0201 	movt	r2, #1
    3dd4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3dd8:	4413      	add	r3, r2
    3dda:	885b      	ldrh	r3, [r3, #2]
    3ddc:	b21b      	sxth	r3, r3
}
    3dde:	4618      	mov	r0, r3
    3de0:	f107 070c 	add.w	r7, r7, #12
    3de4:	46bd      	mov	sp, r7
    3de6:	bc80      	pop	{r7}
    3de8:	4770      	bx	lr
    3dea:	bf00      	nop

00003dec <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    3dec:	b5b0      	push	{r4, r5, r7, lr}
    3dee:	b092      	sub	sp, #72	; 0x48
    3df0:	af00      	add	r7, sp, #0
    3df2:	4613      	mov	r3, r2
    3df4:	4602      	mov	r2, r0
    3df6:	71fa      	strb	r2, [r7, #7]
    3df8:	460a      	mov	r2, r1
    3dfa:	80ba      	strh	r2, [r7, #4]
    3dfc:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    3dfe:	f642 422c 	movw	r2, #11308	; 0x2c2c
    3e02:	f2c0 0201 	movt	r2, #1
    3e06:	f107 030c 	add.w	r3, r7, #12
    3e0a:	e892 0003 	ldmia.w	r2, {r0, r1}
    3e0e:	6018      	str	r0, [r3, #0]
    3e10:	f103 0304 	add.w	r3, r3, #4
    3e14:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3e16:	79fb      	ldrb	r3, [r7, #7]
    3e18:	2b00      	cmp	r3, #0
    3e1a:	d000      	beq.n	3e1e <ACE_set_linear_transform+0x32>
    3e1c:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    3e1e:	79fb      	ldrb	r3, [r7, #7]
    3e20:	2b00      	cmp	r3, #0
    3e22:	f040 809d 	bne.w	3f60 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3e26:	79fa      	ldrb	r2, [r7, #7]
    3e28:	f240 0318 	movw	r3, #24
    3e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e30:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3e34:	4413      	add	r3, r2
    3e36:	791b      	ldrb	r3, [r3, #4]
    3e38:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    3e3a:	7cfa      	ldrb	r2, [r7, #19]
    3e3c:	f107 030c 	add.w	r3, r7, #12
    3e40:	4610      	mov	r0, r2
    3e42:	4619      	mov	r1, r3
    3e44:	f000 f928 	bl	4098 <get_calibration>
        
        m1 = calibration.m1;
    3e48:	89fb      	ldrh	r3, [r7, #14]
    3e4a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    3e4e:	8a3b      	ldrh	r3, [r7, #16]
    3e50:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    3e54:	89bb      	ldrh	r3, [r7, #12]
    3e56:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    3e5a:	88bb      	ldrh	r3, [r7, #4]
    3e5c:	4618      	mov	r0, r3
    3e5e:	f000 f883 	bl	3f68 <extend_sign>
    3e62:	4604      	mov	r4, r0
    3e64:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    3e68:	4618      	mov	r0, r3
    3e6a:	f000 f87d 	bl	3f68 <extend_sign>
    3e6e:	4603      	mov	r3, r0
    3e70:	fb03 f304 	mul.w	r3, r3, r4
    3e74:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    3e76:	69fb      	ldr	r3, [r7, #28]
    3e78:	461c      	mov	r4, r3
    3e7a:	ea4f 75e4 	mov.w	r5, r4, asr #31
    3e7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3e82:	4618      	mov	r0, r3
    3e84:	f000 f870 	bl	3f68 <extend_sign>
    3e88:	4603      	mov	r3, r0
    3e8a:	461a      	mov	r2, r3
    3e8c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3e90:	fb02 f105 	mul.w	r1, r2, r5
    3e94:	fb04 f003 	mul.w	r0, r4, r3
    3e98:	4401      	add	r1, r0
    3e9a:	fba4 2302 	umull	r2, r3, r4, r2
    3e9e:	4419      	add	r1, r3
    3ea0:	460b      	mov	r3, r1
    3ea2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    3ea6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    3eaa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    3eae:	f000 f8b3 	bl	4018 <adjust_to_16bit_ace_format>
    3eb2:	4603      	mov	r3, r0
    3eb4:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    3eb6:	88bb      	ldrh	r3, [r7, #4]
    3eb8:	4618      	mov	r0, r3
    3eba:	f000 f855 	bl	3f68 <extend_sign>
    3ebe:	4604      	mov	r4, r0
    3ec0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    3ec4:	4618      	mov	r0, r3
    3ec6:	f000 f84f 	bl	3f68 <extend_sign>
    3eca:	4603      	mov	r3, r0
    3ecc:	fb03 f304 	mul.w	r3, r3, r4
    3ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    3ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3ed4:	461c      	mov	r4, r3
    3ed6:	ea4f 75e4 	mov.w	r5, r4, asr #31
    3eda:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3ede:	4618      	mov	r0, r3
    3ee0:	f000 f842 	bl	3f68 <extend_sign>
    3ee4:	4603      	mov	r3, r0
    3ee6:	461a      	mov	r2, r3
    3ee8:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3eec:	fb02 f105 	mul.w	r1, r2, r5
    3ef0:	fb04 f003 	mul.w	r0, r4, r3
    3ef4:	4401      	add	r1, r0
    3ef6:	fba4 2302 	umull	r2, r3, r4, r2
    3efa:	4419      	add	r1, r3
    3efc:	460b      	mov	r3, r1
    3efe:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    3f02:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    3f06:	887b      	ldrh	r3, [r7, #2]
    3f08:	4618      	mov	r0, r3
    3f0a:	f000 f82d 	bl	3f68 <extend_sign>
    3f0e:	4604      	mov	r4, r0
    3f10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3f14:	4618      	mov	r0, r3
    3f16:	f000 f827 	bl	3f68 <extend_sign>
    3f1a:	4603      	mov	r3, r0
    3f1c:	fb03 f304 	mul.w	r3, r3, r4
    3f20:	461a      	mov	r2, r3
    3f22:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3f26:	ea4f 4192 	mov.w	r1, r2, lsr #18
    3f2a:	ea4f 3083 	mov.w	r0, r3, lsl #14
    3f2e:	ea40 0101 	orr.w	r1, r0, r1
    3f32:	63f9      	str	r1, [r7, #60]	; 0x3c
    3f34:	ea4f 3382 	mov.w	r3, r2, lsl #14
    3f38:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    3f3a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    3f3e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    3f42:	1812      	adds	r2, r2, r0
    3f44:	eb43 0301 	adc.w	r3, r3, r1
    3f48:	4610      	mov	r0, r2
    3f4a:	4619      	mov	r1, r3
    3f4c:	f000 f824 	bl	3f98 <adjust_to_24bit_ace_format>
    3f50:	4603      	mov	r3, r0
    3f52:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    3f54:	79fb      	ldrb	r3, [r7, #7]
    3f56:	4618      	mov	r0, r3
    3f58:	6979      	ldr	r1, [r7, #20]
    3f5a:	69ba      	ldr	r2, [r7, #24]
    3f5c:	f000 fa5c 	bl	4418 <write_transform_coefficients>
    }
}
    3f60:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3f64:	46bd      	mov	sp, r7
    3f66:	bdb0      	pop	{r4, r5, r7, pc}

00003f68 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    3f68:	b480      	push	{r7}
    3f6a:	b085      	sub	sp, #20
    3f6c:	af00      	add	r7, sp, #0
    3f6e:	4603      	mov	r3, r0
    3f70:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    3f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    3f76:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    3f78:	88fa      	ldrh	r2, [r7, #6]
    3f7a:	68fb      	ldr	r3, [r7, #12]
    3f7c:	ea82 0203 	eor.w	r2, r2, r3
    3f80:	68fb      	ldr	r3, [r7, #12]
    3f82:	ebc3 0302 	rsb	r3, r3, r2
    3f86:	60bb      	str	r3, [r7, #8]
    
    return y;
    3f88:	68bb      	ldr	r3, [r7, #8]
}
    3f8a:	4618      	mov	r0, r3
    3f8c:	f107 0714 	add.w	r7, r7, #20
    3f90:	46bd      	mov	sp, r7
    3f92:	bc80      	pop	{r7}
    3f94:	4770      	bx	lr
    3f96:	bf00      	nop

00003f98 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    3f98:	b4b0      	push	{r4, r5, r7}
    3f9a:	b089      	sub	sp, #36	; 0x24
    3f9c:	af00      	add	r7, sp, #0
    3f9e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    3fa2:	f04f 30ff 	mov.w	r0, #4294967295
    3fa6:	f641 71ff 	movw	r1, #8191	; 0x1fff
    3faa:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    3fae:	f04f 0000 	mov.w	r0, #0
    3fb2:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    3fb6:	ea4f 31e1 	mov.w	r1, r1, asr #15
    3fba:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    3fbe:	e9d7 0100 	ldrd	r0, r1, [r7]
    3fc2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    3fc6:	4284      	cmp	r4, r0
    3fc8:	eb75 0c01 	sbcs.w	ip, r5, r1
    3fcc:	da04      	bge.n	3fd8 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    3fce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    3fd2:	e9c7 0100 	strd	r0, r1, [r7]
    3fd6:	e00b      	b.n	3ff0 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    3fd8:	e9d7 4500 	ldrd	r4, r5, [r7]
    3fdc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    3fe0:	4284      	cmp	r4, r0
    3fe2:	eb75 0c01 	sbcs.w	ip, r5, r1
    3fe6:	da03      	bge.n	3ff0 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    3fe8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    3fec:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    3ff0:	6879      	ldr	r1, [r7, #4]
    3ff2:	ea4f 4181 	mov.w	r1, r1, lsl #18
    3ff6:	6838      	ldr	r0, [r7, #0]
    3ff8:	ea4f 3290 	mov.w	r2, r0, lsr #14
    3ffc:	ea41 0202 	orr.w	r2, r1, r2
    4000:	6879      	ldr	r1, [r7, #4]
    4002:	ea4f 33a1 	mov.w	r3, r1, asr #14
    4006:	4613      	mov	r3, r2
    4008:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    400a:	68fb      	ldr	r3, [r7, #12]
}
    400c:	4618      	mov	r0, r3
    400e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4012:	46bd      	mov	sp, r7
    4014:	bcb0      	pop	{r4, r5, r7}
    4016:	4770      	bx	lr

00004018 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    4018:	b4b0      	push	{r4, r5, r7}
    401a:	b089      	sub	sp, #36	; 0x24
    401c:	af00      	add	r7, sp, #0
    401e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4022:	f04f 30ff 	mov.w	r0, #4294967295
    4026:	f641 71ff 	movw	r1, #8191	; 0x1fff
    402a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    402e:	f04f 0000 	mov.w	r0, #0
    4032:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4036:	ea4f 31e1 	mov.w	r1, r1, asr #15
    403a:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    403e:	e9d7 0100 	ldrd	r0, r1, [r7]
    4042:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4046:	4284      	cmp	r4, r0
    4048:	eb75 0c01 	sbcs.w	ip, r5, r1
    404c:	da04      	bge.n	4058 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    404e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4052:	e9c7 0100 	strd	r0, r1, [r7]
    4056:	e00b      	b.n	4070 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4058:	e9d7 4500 	ldrd	r4, r5, [r7]
    405c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4060:	4284      	cmp	r4, r0
    4062:	eb75 0c01 	sbcs.w	ip, r5, r1
    4066:	da03      	bge.n	4070 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4068:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    406c:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    4070:	6879      	ldr	r1, [r7, #4]
    4072:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4076:	6838      	ldr	r0, [r7, #0]
    4078:	ea4f 5210 	mov.w	r2, r0, lsr #20
    407c:	ea41 0202 	orr.w	r2, r1, r2
    4080:	6879      	ldr	r1, [r7, #4]
    4082:	ea4f 5321 	mov.w	r3, r1, asr #20
    4086:	4613      	mov	r3, r2
    4088:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    408a:	68fb      	ldr	r3, [r7, #12]
}
    408c:	4618      	mov	r0, r3
    408e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4092:	46bd      	mov	sp, r7
    4094:	bcb0      	pop	{r4, r5, r7}
    4096:	4770      	bx	lr

00004098 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    4098:	b490      	push	{r4, r7}
    409a:	b0a4      	sub	sp, #144	; 0x90
    409c:	af00      	add	r7, sp, #0
    409e:	4603      	mov	r3, r0
    40a0:	6039      	str	r1, [r7, #0]
    40a2:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    40a4:	f04f 030f 	mov.w	r3, #15
    40a8:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    40aa:	f04f 0301 	mov.w	r3, #1
    40ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    40b0:	f04f 0301 	mov.w	r3, #1
    40b4:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    40b6:	f642 33dc 	movw	r3, #11228	; 0x2bdc
    40ba:	f2c0 0301 	movt	r3, #1
    40be:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    40c2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    40c4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    40c8:	f04f 0300 	mov.w	r3, #0
    40cc:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    40ce:	79fa      	ldrb	r2, [r7, #7]
    40d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    40d2:	ea02 0303 	and.w	r3, r2, r3
    40d6:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    40d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    40da:	f107 0290 	add.w	r2, r7, #144	; 0x90
    40de:	4413      	add	r3, r2
    40e0:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    40e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    40e8:	79fb      	ldrb	r3, [r7, #7]
    40ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
    40ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
    40f2:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    40f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    40f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    40fa:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    40fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    40fe:	2b04      	cmp	r3, #4
    4100:	d906      	bls.n	4110 <get_calibration+0x78>
    4102:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4104:	2b08      	cmp	r3, #8
    4106:	d803      	bhi.n	4110 <get_calibration+0x78>
    4108:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    410a:	f103 0301 	add.w	r3, r3, #1
    410e:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    4110:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    4114:	2b05      	cmp	r3, #5
    4116:	f200 8151 	bhi.w	43bc <get_calibration+0x324>
    411a:	a201      	add	r2, pc, #4	; (adr r2, 4120 <get_calibration+0x88>)
    411c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4120:	00004139 	.word	0x00004139
    4124:	00004187 	.word	0x00004187
    4128:	000041dd 	.word	0x000041dd
    412c:	00004243 	.word	0x00004243
    4130:	000042b5 	.word	0x000042b5
    4134:	0000431d 	.word	0x0000431d
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    4138:	f240 0200 	movw	r2, #0
    413c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4140:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4142:	460b      	mov	r3, r1
    4144:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4148:	440b      	add	r3, r1
    414a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    414e:	4413      	add	r3, r2
    4150:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4154:	791b      	ldrb	r3, [r3, #4]
    4156:	b2db      	uxtb	r3, r3
    4158:	f003 0306 	and.w	r3, r3, #6
    415c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4160:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    4162:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    4166:	f2c0 0301 	movt	r3, #1
    416a:	681b      	ldr	r3, [r3, #0]
    416c:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4170:	461a      	mov	r2, r3
    4172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4174:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    4178:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    417a:	440b      	add	r3, r1
    417c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4180:	4413      	add	r3, r2
    4182:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4184:	e122      	b.n	43cc <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    4186:	f240 0200 	movw	r2, #0
    418a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    418e:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4190:	460b      	mov	r3, r1
    4192:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4196:	440b      	add	r3, r1
    4198:	ea4f 1303 	mov.w	r3, r3, lsl #4
    419c:	4413      	add	r3, r2
    419e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    41a2:	791b      	ldrb	r3, [r3, #4]
    41a4:	b2db      	uxtb	r3, r3
    41a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
    41aa:	ea4f 1353 	mov.w	r3, r3, lsr #5
    41ae:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    41b0:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    41b4:	f2c0 0301 	movt	r3, #1
    41b8:	681b      	ldr	r3, [r3, #0]
    41ba:	f103 0390 	add.w	r3, r3, #144	; 0x90
    41be:	461a      	mov	r2, r3
    41c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    41c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41c6:	f103 0301 	add.w	r3, r3, #1
    41ca:	ea4f 0183 	mov.w	r1, r3, lsl #2
    41ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    41d0:	440b      	add	r3, r1
    41d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    41d6:	4413      	add	r3, r2
    41d8:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    41da:	e0f7      	b.n	43cc <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    41dc:	f240 0200 	movw	r2, #0
    41e0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    41e4:	6f79      	ldr	r1, [r7, #116]	; 0x74
    41e6:	460b      	mov	r3, r1
    41e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41ec:	440b      	add	r3, r1
    41ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
    41f2:	4413      	add	r3, r2
    41f4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    41f8:	7a1b      	ldrb	r3, [r3, #8]
    41fa:	b2db      	uxtb	r3, r3
    41fc:	461a      	mov	r2, r3
    41fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    4200:	ea02 0303 	and.w	r3, r2, r3
    4204:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    4206:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    4208:	2b00      	cmp	r3, #0
    420a:	d10c      	bne.n	4226 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    420c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    4210:	f2c0 0301 	movt	r3, #1
    4214:	681b      	ldr	r3, [r3, #0]
    4216:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    421a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    421c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4220:	4413      	add	r3, r2
    4222:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    4224:	e0d2      	b.n	43cc <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    4226:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    422a:	f2c0 0301 	movt	r3, #1
    422e:	681b      	ldr	r3, [r3, #0]
    4230:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    4234:	461a      	mov	r2, r3
    4236:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4238:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    423c:	4413      	add	r3, r2
    423e:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    4240:	e0c4      	b.n	43cc <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    4242:	f240 0200 	movw	r2, #0
    4246:	f2c4 0202 	movt	r2, #16386	; 0x4002
    424a:	6f79      	ldr	r1, [r7, #116]	; 0x74
    424c:	460b      	mov	r3, r1
    424e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4252:	440b      	add	r3, r1
    4254:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4258:	4413      	add	r3, r2
    425a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    425e:	791b      	ldrb	r3, [r3, #4]
    4260:	b2db      	uxtb	r3, r3
    4262:	461a      	mov	r2, r3
    4264:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    4266:	ea02 0303 	and.w	r3, r2, r3
    426a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    426e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    4272:	2b00      	cmp	r3, #0
    4274:	d10c      	bne.n	4290 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    4276:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    427a:	f2c0 0301 	movt	r3, #1
    427e:	681b      	ldr	r3, [r3, #0]
    4280:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    4284:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4286:	ea4f 0383 	mov.w	r3, r3, lsl #2
    428a:	4413      	add	r3, r2
    428c:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    428e:	e09d      	b.n	43cc <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    4290:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    4294:	f2c0 0301 	movt	r3, #1
    4298:	681b      	ldr	r3, [r3, #0]
    429a:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    429e:	461a      	mov	r2, r3
    42a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    42a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42a6:	f103 0301 	add.w	r3, r3, #1
    42aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    42ae:	4413      	add	r3, r2
    42b0:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    42b2:	e08b      	b.n	43cc <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    42b4:	f642 33ec 	movw	r3, #11244	; 0x2bec
    42b8:	f2c0 0301 	movt	r3, #1
    42bc:	f107 0c08 	add.w	ip, r7, #8
    42c0:	461c      	mov	r4, r3
    42c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    42c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    42c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    42ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    42ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    42d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    42d4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    42d8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    42dc:	79fa      	ldrb	r2, [r7, #7]
    42de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    42e0:	ea02 0303 	and.w	r3, r2, r3
    42e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    42e8:	f107 0290 	add.w	r2, r7, #144	; 0x90
    42ec:	4413      	add	r3, r2
    42ee:	f853 3c88 	ldr.w	r3, [r3, #-136]
    42f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    42f6:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    42fa:	f2c0 0301 	movt	r3, #1
    42fe:	681b      	ldr	r3, [r3, #0]
    4300:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    4304:	461a      	mov	r2, r3
    4306:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4308:	ea4f 0183 	mov.w	r1, r3, lsl #2
    430c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    4310:	440b      	add	r3, r1
    4312:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4316:	4413      	add	r3, r2
    4318:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    431a:	e057      	b.n	43cc <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    431c:	f240 0200 	movw	r2, #0
    4320:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4324:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4326:	460b      	mov	r3, r1
    4328:	ea4f 0343 	mov.w	r3, r3, lsl #1
    432c:	440b      	add	r3, r1
    432e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4332:	4413      	add	r3, r2
    4334:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4338:	791b      	ldrb	r3, [r3, #4]
    433a:	b2db      	uxtb	r3, r3
    433c:	f003 0301 	and.w	r3, r3, #1
    4340:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    4344:	f240 0200 	movw	r2, #0
    4348:	f2c4 0202 	movt	r2, #16386	; 0x4002
    434c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    434e:	460b      	mov	r3, r1
    4350:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4354:	440b      	add	r3, r1
    4356:	ea4f 1303 	mov.w	r3, r3, lsl #4
    435a:	4413      	add	r3, r2
    435c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4360:	791b      	ldrb	r3, [r3, #4]
    4362:	b2db      	uxtb	r3, r3
    4364:	f003 0302 	and.w	r3, r3, #2
    4368:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    436c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    4370:	2b00      	cmp	r3, #0
    4372:	d003      	beq.n	437c <get_calibration+0x2e4>
            {
                obd_mode = 1;
    4374:	f04f 0301 	mov.w	r3, #1
    4378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    437c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    4380:	2b00      	cmp	r3, #0
    4382:	d003      	beq.n	438c <get_calibration+0x2f4>
            {
                chopping_option = 1;
    4384:	f04f 0301 	mov.w	r3, #1
    4388:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    438c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    4390:	f2c0 0301 	movt	r3, #1
    4394:	681b      	ldr	r3, [r3, #0]
    4396:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    439a:	461a      	mov	r2, r3
    439c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    439e:	ea4f 0143 	mov.w	r1, r3, lsl #1
    43a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    43a6:	440b      	add	r3, r1
    43a8:	ea4f 0143 	mov.w	r1, r3, lsl #1
    43ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    43b0:	440b      	add	r3, r1
    43b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43b6:	4413      	add	r3, r2
    43b8:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    43ba:	e007      	b.n	43cc <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    43bc:	683b      	ldr	r3, [r7, #0]
    43be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    43c2:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    43c4:	683b      	ldr	r3, [r7, #0]
    43c6:	f04f 0200 	mov.w	r2, #0
    43ca:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    43cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    43ce:	2b00      	cmp	r3, #0
    43d0:	d007      	beq.n	43e2 <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    43d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    43d4:	881a      	ldrh	r2, [r3, #0]
    43d6:	683b      	ldr	r3, [r7, #0]
    43d8:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    43da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    43dc:	885a      	ldrh	r2, [r3, #2]
    43de:	683b      	ldr	r3, [r7, #0]
    43e0:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    43e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    43e4:	f642 13c4 	movw	r3, #10692	; 0x29c4
    43e8:	f2c0 0301 	movt	r3, #1
    43ec:	5c9b      	ldrb	r3, [r3, r2]
    43ee:	2b00      	cmp	r3, #0
    43f0:	d008      	beq.n	4404 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    43f2:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    43f6:	f2c0 0301 	movt	r3, #1
    43fa:	681b      	ldr	r3, [r3, #0]
    43fc:	8b9a      	ldrh	r2, [r3, #28]
    43fe:	683b      	ldr	r3, [r7, #0]
    4400:	801a      	strh	r2, [r3, #0]
    4402:	e003      	b.n	440c <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    4404:	683b      	ldr	r3, [r7, #0]
    4406:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    440a:	801a      	strh	r2, [r3, #0]
    }
}
    440c:	f107 0790 	add.w	r7, r7, #144	; 0x90
    4410:	46bd      	mov	sp, r7
    4412:	bc90      	pop	{r4, r7}
    4414:	4770      	bx	lr
    4416:	bf00      	nop

00004418 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    4418:	b480      	push	{r7}
    441a:	b087      	sub	sp, #28
    441c:	af00      	add	r7, sp, #0
    441e:	4603      	mov	r3, r0
    4420:	60b9      	str	r1, [r7, #8]
    4422:	607a      	str	r2, [r7, #4]
    4424:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    4426:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    442a:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    442c:	7bfa      	ldrb	r2, [r7, #15]
    442e:	f642 13dc 	movw	r3, #10716	; 0x29dc
    4432:	f2c0 0301 	movt	r3, #1
    4436:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    443a:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    443c:	7bfb      	ldrb	r3, [r7, #15]
    443e:	f642 12dc 	movw	r2, #10716	; 0x29dc
    4442:	f2c0 0201 	movt	r2, #1
    4446:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    444a:	4413      	add	r3, r2
    444c:	885b      	ldrh	r3, [r3, #2]
    444e:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    4450:	f240 0300 	movw	r3, #0
    4454:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4458:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    445a:	f240 0200 	movw	r2, #0
    445e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4462:	8a39      	ldrh	r1, [r7, #16]
    4464:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    4468:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    446c:	697a      	ldr	r2, [r7, #20]
    446e:	ea01 0102 	and.w	r1, r1, r2
    4472:	68ba      	ldr	r2, [r7, #8]
    4474:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4478:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    447c:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    4480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    4484:	f240 0300 	movw	r3, #0
    4488:	f2c4 0302 	movt	r3, #16386	; 0x4002
    448c:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    448e:	f240 0200 	movw	r2, #0
    4492:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4496:	8a79      	ldrh	r1, [r7, #18]
    4498:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    449c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    44a0:	697a      	ldr	r2, [r7, #20]
    44a2:	ea01 0102 	and.w	r1, r1, r2
    44a6:	687a      	ldr	r2, [r7, #4]
    44a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    44ac:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    44b0:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    44b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    44b8:	f107 071c 	add.w	r7, r7, #28
    44bc:	46bd      	mov	sp, r7
    44be:	bc80      	pop	{r7}
    44c0:	4770      	bx	lr
    44c2:	bf00      	nop

000044c4 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    44c4:	b580      	push	{r7, lr}
    44c6:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    44c8:	f7fe fcfe 	bl	2ec8 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    44cc:	f7fd ffce 	bl	246c <ace_init_convert>
}
    44d0:	bd80      	pop	{r7, pc}
    44d2:	bf00      	nop

000044d4 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    44d4:	b480      	push	{r7}
    44d6:	b083      	sub	sp, #12
    44d8:	af00      	add	r7, sp, #0
    44da:	4603      	mov	r3, r0
    44dc:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    44de:	f240 0300 	movw	r3, #0
    44e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    44e6:	79fa      	ldrb	r2, [r7, #7]
    44e8:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    44ec:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    44f0:	b2d2      	uxtb	r2, r2
    44f2:	651a      	str	r2, [r3, #80]	; 0x50
}
    44f4:	f107 070c 	add.w	r7, r7, #12
    44f8:	46bd      	mov	sp, r7
    44fa:	bc80      	pop	{r7}
    44fc:	4770      	bx	lr
    44fe:	bf00      	nop

00004500 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    4500:	b480      	push	{r7}
    4502:	b085      	sub	sp, #20
    4504:	af00      	add	r7, sp, #0
    4506:	4603      	mov	r3, r0
    4508:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    450a:	f04f 0300 	mov.w	r3, #0
    450e:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    4510:	79fb      	ldrb	r3, [r7, #7]
    4512:	2b02      	cmp	r3, #2
    4514:	d900      	bls.n	4518 <ACE_get_adc_result+0x18>
    4516:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    4518:	79fb      	ldrb	r3, [r7, #7]
    451a:	2b02      	cmp	r3, #2
    451c:	d81b      	bhi.n	4556 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    451e:	79fa      	ldrb	r2, [r7, #7]
    4520:	f642 4334 	movw	r3, #11316	; 0x2c34
    4524:	f2c0 0301 	movt	r3, #1
    4528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    452c:	681b      	ldr	r3, [r3, #0]
    452e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    4532:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    4534:	68fb      	ldr	r3, [r7, #12]
    4536:	2b00      	cmp	r3, #0
    4538:	d0f1      	beq.n	451e <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    453a:	79fa      	ldrb	r2, [r7, #7]
    453c:	f642 4334 	movw	r3, #11316	; 0x2c34
    4540:	f2c0 0301 	movt	r3, #1
    4544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4548:	681b      	ldr	r3, [r3, #0]
    454a:	b29b      	uxth	r3, r3
    454c:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4550:	ea4f 5313 	mov.w	r3, r3, lsr #20
    4554:	817b      	strh	r3, [r7, #10]
    }
    return result;
    4556:	897b      	ldrh	r3, [r7, #10]
}
    4558:	4618      	mov	r0, r3
    455a:	f107 0714 	add.w	r7, r7, #20
    455e:	46bd      	mov	sp, r7
    4560:	bc80      	pop	{r7}
    4562:	4770      	bx	lr

00004564 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    4564:	b490      	push	{r4, r7}
    4566:	b086      	sub	sp, #24
    4568:	af00      	add	r7, sp, #0
    456a:	71f8      	strb	r0, [r7, #7]
    456c:	71b9      	strb	r1, [r7, #6]
    456e:	717a      	strb	r2, [r7, #5]
    4570:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    4572:	79fb      	ldrb	r3, [r7, #7]
    4574:	2b02      	cmp	r3, #2
    4576:	d900      	bls.n	457a <ACE_configure_sdd+0x16>
    4578:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    457a:	79fb      	ldrb	r3, [r7, #7]
    457c:	2b02      	cmp	r3, #2
    457e:	f200 80bc 	bhi.w	46fa <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    4582:	f642 4280 	movw	r2, #11392	; 0x2c80
    4586:	f2c0 0201 	movt	r2, #1
    458a:	f107 030c 	add.w	r3, r7, #12
    458e:	6812      	ldr	r2, [r2, #0]
    4590:	4611      	mov	r1, r2
    4592:	8019      	strh	r1, [r3, #0]
    4594:	f103 0302 	add.w	r3, r3, #2
    4598:	ea4f 4212 	mov.w	r2, r2, lsr #16
    459c:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    459e:	f04f 0301 	mov.w	r3, #1
    45a2:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    45a4:	f04f 0300 	mov.w	r3, #0
    45a8:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    45aa:	79fb      	ldrb	r3, [r7, #7]
    45ac:	f107 0218 	add.w	r2, r7, #24
    45b0:	4413      	add	r3, r2
    45b2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    45b6:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    45b8:	f240 0300 	movw	r3, #0
    45bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45c0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    45c4:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    45c6:	f240 0300 	movw	r3, #0
    45ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45ce:	f04f 0200 	mov.w	r2, #0
    45d2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    45d6:	f240 0200 	movw	r2, #0
    45da:	f2c4 0202 	movt	r2, #16386	; 0x4002
    45de:	7c79      	ldrb	r1, [r7, #17]
    45e0:	460b      	mov	r3, r1
    45e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    45e6:	440b      	add	r3, r1
    45e8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    45ec:	4413      	add	r3, r2
    45ee:	f503 7306 	add.w	r3, r3, #536	; 0x218
    45f2:	797a      	ldrb	r2, [r7, #5]
    45f4:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    45f6:	797b      	ldrb	r3, [r7, #5]
    45f8:	f003 0301 	and.w	r3, r3, #1
    45fc:	b2db      	uxtb	r3, r3
    45fe:	2b00      	cmp	r3, #0
    4600:	d002      	beq.n	4608 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    4602:	f04f 0300 	mov.w	r3, #0
    4606:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    4608:	797b      	ldrb	r3, [r7, #5]
    460a:	f003 0302 	and.w	r3, r3, #2
    460e:	2b00      	cmp	r3, #0
    4610:	d002      	beq.n	4618 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    4612:	f04f 0301 	mov.w	r3, #1
    4616:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    4618:	f240 0200 	movw	r2, #0
    461c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4620:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    4622:	f642 4370 	movw	r3, #11376	; 0x2c70
    4626:	f2c0 0301 	movt	r3, #1
    462a:	681b      	ldr	r3, [r3, #0]
    462c:	79fc      	ldrb	r4, [r7, #7]
    462e:	f897 c012 	ldrb.w	ip, [r7, #18]
    4632:	7cf8      	ldrb	r0, [r7, #19]
    4634:	ea4f 0444 	mov.w	r4, r4, lsl #1
    4638:	44a4      	add	ip, r4
    463a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    463e:	4460      	add	r0, ip
    4640:	4403      	add	r3, r0
    4642:	f103 0380 	add.w	r3, r3, #128	; 0x80
    4646:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    4648:	460b      	mov	r3, r1
    464a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    464e:	440b      	add	r3, r1
    4650:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4654:	4413      	add	r3, r2
    4656:	f503 7304 	add.w	r3, r3, #528	; 0x210
    465a:	4602      	mov	r2, r0
    465c:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    465e:	f240 0300 	movw	r3, #0
    4662:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4666:	697a      	ldr	r2, [r7, #20]
    4668:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    466c:	79fa      	ldrb	r2, [r7, #7]
    466e:	f642 4340 	movw	r3, #11328	; 0x2c40
    4672:	f2c0 0301 	movt	r3, #1
    4676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    467a:	79ba      	ldrb	r2, [r7, #6]
    467c:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    467e:	79fa      	ldrb	r2, [r7, #7]
    4680:	f642 4340 	movw	r3, #11328	; 0x2c40
    4684:	f2c0 0301 	movt	r3, #1
    4688:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    468c:	79f9      	ldrb	r1, [r7, #7]
    468e:	f642 4340 	movw	r3, #11328	; 0x2c40
    4692:	f2c0 0301 	movt	r3, #1
    4696:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    469a:	681b      	ldr	r3, [r3, #0]
    469c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    46a0:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    46a2:	793b      	ldrb	r3, [r7, #4]
    46a4:	2b00      	cmp	r3, #0
    46a6:	d115      	bne.n	46d4 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    46a8:	f240 0300 	movw	r3, #0
    46ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    46b0:	f240 0200 	movw	r2, #0
    46b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    46b8:	6911      	ldr	r1, [r2, #16]
    46ba:	79f8      	ldrb	r0, [r7, #7]
    46bc:	f642 424c 	movw	r2, #11340	; 0x2c4c
    46c0:	f2c0 0201 	movt	r2, #1
    46c4:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    46c8:	ea6f 0202 	mvn.w	r2, r2
    46cc:	ea01 0202 	and.w	r2, r1, r2
    46d0:	611a      	str	r2, [r3, #16]
    46d2:	e012      	b.n	46fa <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    46d4:	f240 0300 	movw	r3, #0
    46d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    46dc:	f240 0200 	movw	r2, #0
    46e0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    46e4:	6911      	ldr	r1, [r2, #16]
    46e6:	79f8      	ldrb	r0, [r7, #7]
    46e8:	f642 424c 	movw	r2, #11340	; 0x2c4c
    46ec:	f2c0 0201 	movt	r2, #1
    46f0:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    46f4:	ea41 0202 	orr.w	r2, r1, r2
    46f8:	611a      	str	r2, [r3, #16]
        }
    }
}
    46fa:	f107 0718 	add.w	r7, r7, #24
    46fe:	46bd      	mov	sp, r7
    4700:	bc90      	pop	{r4, r7}
    4702:	4770      	bx	lr

00004704 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    4704:	b480      	push	{r7}
    4706:	b083      	sub	sp, #12
    4708:	af00      	add	r7, sp, #0
    470a:	4603      	mov	r3, r0
    470c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    470e:	79fb      	ldrb	r3, [r7, #7]
    4710:	2b02      	cmp	r3, #2
    4712:	d900      	bls.n	4716 <ACE_enable_sdd+0x12>
    4714:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    4716:	79fb      	ldrb	r3, [r7, #7]
    4718:	2b02      	cmp	r3, #2
    471a:	d811      	bhi.n	4740 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    471c:	79fa      	ldrb	r2, [r7, #7]
    471e:	f642 4340 	movw	r3, #11328	; 0x2c40
    4722:	f2c0 0301 	movt	r3, #1
    4726:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    472a:	79f9      	ldrb	r1, [r7, #7]
    472c:	f642 4340 	movw	r3, #11328	; 0x2c40
    4730:	f2c0 0301 	movt	r3, #1
    4734:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    4738:	681b      	ldr	r3, [r3, #0]
    473a:	f043 0320 	orr.w	r3, r3, #32
    473e:	6013      	str	r3, [r2, #0]
    }
}
    4740:	f107 070c 	add.w	r7, r7, #12
    4744:	46bd      	mov	sp, r7
    4746:	bc80      	pop	{r7}
    4748:	4770      	bx	lr
    474a:	bf00      	nop

0000474c <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    474c:	b480      	push	{r7}
    474e:	b083      	sub	sp, #12
    4750:	af00      	add	r7, sp, #0
    4752:	4603      	mov	r3, r0
    4754:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    4756:	79fb      	ldrb	r3, [r7, #7]
    4758:	2b02      	cmp	r3, #2
    475a:	d900      	bls.n	475e <ACE_disable_sdd+0x12>
    475c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    475e:	79fb      	ldrb	r3, [r7, #7]
    4760:	2b02      	cmp	r3, #2
    4762:	d811      	bhi.n	4788 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    4764:	79fa      	ldrb	r2, [r7, #7]
    4766:	f642 4340 	movw	r3, #11328	; 0x2c40
    476a:	f2c0 0301 	movt	r3, #1
    476e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4772:	79f9      	ldrb	r1, [r7, #7]
    4774:	f642 4340 	movw	r3, #11328	; 0x2c40
    4778:	f2c0 0301 	movt	r3, #1
    477c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    4780:	681b      	ldr	r3, [r3, #0]
    4782:	f023 0320 	bic.w	r3, r3, #32
    4786:	6013      	str	r3, [r2, #0]
    }
}
    4788:	f107 070c 	add.w	r7, r7, #12
    478c:	46bd      	mov	sp, r7
    478e:	bc80      	pop	{r7}
    4790:	4770      	bx	lr
    4792:	bf00      	nop

00004794 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    4794:	b480      	push	{r7}
    4796:	b083      	sub	sp, #12
    4798:	af00      	add	r7, sp, #0
    479a:	4603      	mov	r3, r0
    479c:	6039      	str	r1, [r7, #0]
    479e:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    47a0:	79fb      	ldrb	r3, [r7, #7]
    47a2:	2b02      	cmp	r3, #2
    47a4:	d900      	bls.n	47a8 <ACE_set_sdd_value+0x14>
    47a6:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    47a8:	79fb      	ldrb	r3, [r7, #7]
    47aa:	2b02      	cmp	r3, #2
    47ac:	d813      	bhi.n	47d6 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    47ae:	79fa      	ldrb	r2, [r7, #7]
    47b0:	f642 4364 	movw	r3, #11364	; 0x2c64
    47b4:	f2c0 0301 	movt	r3, #1
    47b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    47bc:	683a      	ldr	r2, [r7, #0]
    47be:	ea4f 4212 	mov.w	r2, r2, lsr #16
    47c2:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    47c4:	79fa      	ldrb	r2, [r7, #7]
    47c6:	f642 4358 	movw	r3, #11352	; 0x2c58
    47ca:	f2c0 0301 	movt	r3, #1
    47ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    47d2:	683a      	ldr	r2, [r7, #0]
    47d4:	601a      	str	r2, [r3, #0]
    }
}
    47d6:	f107 070c 	add.w	r7, r7, #12
    47da:	46bd      	mov	sp, r7
    47dc:	bc80      	pop	{r7}
    47de:	4770      	bx	lr

000047e0 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    47e0:	b480      	push	{r7}
    47e2:	b087      	sub	sp, #28
    47e4:	af00      	add	r7, sp, #0
    47e6:	60f8      	str	r0, [r7, #12]
    47e8:	60b9      	str	r1, [r7, #8]
    47ea:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    47ec:	f240 0300 	movw	r3, #0
    47f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    47f4:	691b      	ldr	r3, [r3, #16]
    47f6:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    47f8:	68fb      	ldr	r3, [r7, #12]
    47fa:	f1b3 3fff 	cmp.w	r3, #4294967295
    47fe:	d012      	beq.n	4826 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    4800:	f240 0300 	movw	r3, #0
    4804:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4808:	68fa      	ldr	r2, [r7, #12]
    480a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    480e:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    4810:	f240 0300 	movw	r3, #0
    4814:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4818:	68fa      	ldr	r2, [r7, #12]
    481a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    481e:	697b      	ldr	r3, [r7, #20]
    4820:	f043 0301 	orr.w	r3, r3, #1
    4824:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    4826:	68bb      	ldr	r3, [r7, #8]
    4828:	f1b3 3fff 	cmp.w	r3, #4294967295
    482c:	d013      	beq.n	4856 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    482e:	f240 0300 	movw	r3, #0
    4832:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4836:	68ba      	ldr	r2, [r7, #8]
    4838:	ea4f 4212 	mov.w	r2, r2, lsr #16
    483c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    4840:	f240 0300 	movw	r3, #0
    4844:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4848:	68ba      	ldr	r2, [r7, #8]
    484a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    484e:	697b      	ldr	r3, [r7, #20]
    4850:	f043 0302 	orr.w	r3, r3, #2
    4854:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    4856:	687b      	ldr	r3, [r7, #4]
    4858:	f1b3 3fff 	cmp.w	r3, #4294967295
    485c:	d01c      	beq.n	4898 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    485e:	f240 0300 	movw	r3, #0
    4862:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4866:	687a      	ldr	r2, [r7, #4]
    4868:	ea4f 4212 	mov.w	r2, r2, lsr #16
    486c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    4870:	f240 0300 	movw	r3, #0
    4874:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4878:	687a      	ldr	r2, [r7, #4]
    487a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    487e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    4882:	f240 0300 	movw	r3, #0
    4886:	f2c4 0302 	movt	r3, #16386	; 0x4002
    488a:	687a      	ldr	r2, [r7, #4]
    488c:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    4890:	697b      	ldr	r3, [r7, #20]
    4892:	f043 0304 	orr.w	r3, r3, #4
    4896:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    4898:	f240 0300 	movw	r3, #0
    489c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    48a0:	697a      	ldr	r2, [r7, #20]
    48a2:	611a      	str	r2, [r3, #16]
}
    48a4:	f107 071c 	add.w	r7, r7, #28
    48a8:	46bd      	mov	sp, r7
    48aa:	bc80      	pop	{r7}
    48ac:	4770      	bx	lr
    48ae:	bf00      	nop

000048b0 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    48b0:	b480      	push	{r7}
    48b2:	b087      	sub	sp, #28
    48b4:	af00      	add	r7, sp, #0
    48b6:	4602      	mov	r2, r0
    48b8:	460b      	mov	r3, r1
    48ba:	71fa      	strb	r2, [r7, #7]
    48bc:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    48be:	79fb      	ldrb	r3, [r7, #7]
    48c0:	f003 0301 	and.w	r3, r3, #1
    48c4:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    48c6:	79fb      	ldrb	r3, [r7, #7]
    48c8:	2b09      	cmp	r3, #9
    48ca:	d900      	bls.n	48ce <ACE_set_comp_reference+0x1e>
    48cc:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    48ce:	79bb      	ldrb	r3, [r7, #6]
    48d0:	2b03      	cmp	r3, #3
    48d2:	d900      	bls.n	48d6 <ACE_set_comp_reference+0x26>
    48d4:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    48d6:	693b      	ldr	r3, [r7, #16]
    48d8:	2b00      	cmp	r3, #0
    48da:	d100      	bne.n	48de <ACE_set_comp_reference+0x2e>
    48dc:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    48de:	79fb      	ldrb	r3, [r7, #7]
    48e0:	2b09      	cmp	r3, #9
    48e2:	f200 80b9 	bhi.w	4a58 <ACE_set_comp_reference+0x1a8>
    48e6:	79bb      	ldrb	r3, [r7, #6]
    48e8:	2b03      	cmp	r3, #3
    48ea:	f200 80b5 	bhi.w	4a58 <ACE_set_comp_reference+0x1a8>
    48ee:	693b      	ldr	r3, [r7, #16]
    48f0:	2b00      	cmp	r3, #0
    48f2:	f000 80b1 	beq.w	4a58 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    48f6:	79fa      	ldrb	r2, [r7, #7]
    48f8:	f642 4374 	movw	r3, #11380	; 0x2c74
    48fc:	f2c0 0301 	movt	r3, #1
    4900:	5c9b      	ldrb	r3, [r3, r2]
    4902:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4904:	f240 0300 	movw	r3, #0
    4908:	f2c4 0302 	movt	r3, #16386	; 0x4002
    490c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4910:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4912:	f240 0300 	movw	r3, #0
    4916:	f2c4 0302 	movt	r3, #16386	; 0x4002
    491a:	f04f 0200 	mov.w	r2, #0
    491e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    4922:	79bb      	ldrb	r3, [r7, #6]
    4924:	2b03      	cmp	r3, #3
    4926:	d146      	bne.n	49b6 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    4928:	f240 0100 	movw	r1, #0
    492c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4930:	7bf8      	ldrb	r0, [r7, #15]
    4932:	f240 0200 	movw	r2, #0
    4936:	f2c4 0202 	movt	r2, #16386	; 0x4002
    493a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    493e:	4663      	mov	r3, ip
    4940:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4944:	4463      	add	r3, ip
    4946:	ea4f 1303 	mov.w	r3, r3, lsl #4
    494a:	4413      	add	r3, r2
    494c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4950:	791b      	ldrb	r3, [r3, #4]
    4952:	b2db      	uxtb	r3, r3
    4954:	461a      	mov	r2, r3
    4956:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    495a:	4603      	mov	r3, r0
    495c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4960:	4403      	add	r3, r0
    4962:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4966:	440b      	add	r3, r1
    4968:	f503 730a 	add.w	r3, r3, #552	; 0x228
    496c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    496e:	f240 0100 	movw	r1, #0
    4972:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4976:	7bf8      	ldrb	r0, [r7, #15]
    4978:	f240 0200 	movw	r2, #0
    497c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4980:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4984:	4663      	mov	r3, ip
    4986:	ea4f 0343 	mov.w	r3, r3, lsl #1
    498a:	4463      	add	r3, ip
    498c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4990:	4413      	add	r3, r2
    4992:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4996:	7a1b      	ldrb	r3, [r3, #8]
    4998:	b2db      	uxtb	r3, r3
    499a:	461a      	mov	r2, r3
    499c:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    49a0:	4603      	mov	r3, r0
    49a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    49a6:	4403      	add	r3, r0
    49a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    49ac:	440b      	add	r3, r1
    49ae:	f503 730a 	add.w	r3, r3, #552	; 0x228
    49b2:	721a      	strb	r2, [r3, #8]
    49b4:	e049      	b.n	4a4a <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    49b6:	f240 0200 	movw	r2, #0
    49ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    49be:	7bf8      	ldrb	r0, [r7, #15]
    49c0:	f240 0100 	movw	r1, #0
    49c4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    49c8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    49cc:	4663      	mov	r3, ip
    49ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    49d2:	4463      	add	r3, ip
    49d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    49d8:	440b      	add	r3, r1
    49da:	f503 730a 	add.w	r3, r3, #552	; 0x228
    49de:	791b      	ldrb	r3, [r3, #4]
    49e0:	b2db      	uxtb	r3, r3
    49e2:	f043 0320 	orr.w	r3, r3, #32
    49e6:	b2d9      	uxtb	r1, r3
    49e8:	4603      	mov	r3, r0
    49ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    49ee:	4403      	add	r3, r0
    49f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    49f4:	4413      	add	r3, r2
    49f6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    49fa:	460a      	mov	r2, r1
    49fc:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    49fe:	f240 0200 	movw	r2, #0
    4a02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a06:	7bf8      	ldrb	r0, [r7, #15]
    4a08:	f240 0100 	movw	r1, #0
    4a0c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4a10:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4a14:	4663      	mov	r3, ip
    4a16:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a1a:	4463      	add	r3, ip
    4a1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a20:	440b      	add	r3, r1
    4a22:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a26:	7a1b      	ldrb	r3, [r3, #8]
    4a28:	b2db      	uxtb	r3, r3
    4a2a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4a2e:	79b9      	ldrb	r1, [r7, #6]
    4a30:	440b      	add	r3, r1
    4a32:	b2d9      	uxtb	r1, r3
    4a34:	4603      	mov	r3, r0
    4a36:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a3a:	4403      	add	r3, r0
    4a3c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a40:	4413      	add	r3, r2
    4a42:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a46:	460a      	mov	r2, r1
    4a48:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4a4a:	f240 0300 	movw	r3, #0
    4a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a52:	697a      	ldr	r2, [r7, #20]
    4a54:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4a58:	f107 071c 	add.w	r7, r7, #28
    4a5c:	46bd      	mov	sp, r7
    4a5e:	bc80      	pop	{r7}
    4a60:	4770      	bx	lr
    4a62:	bf00      	nop

00004a64 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    4a64:	b480      	push	{r7}
    4a66:	b087      	sub	sp, #28
    4a68:	af00      	add	r7, sp, #0
    4a6a:	4602      	mov	r2, r0
    4a6c:	460b      	mov	r3, r1
    4a6e:	71fa      	strb	r2, [r7, #7]
    4a70:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4a72:	79fb      	ldrb	r3, [r7, #7]
    4a74:	2b09      	cmp	r3, #9
    4a76:	d900      	bls.n	4a7a <ACE_set_comp_hysteresis+0x16>
    4a78:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    4a7a:	79bb      	ldrb	r3, [r7, #6]
    4a7c:	2b03      	cmp	r3, #3
    4a7e:	d900      	bls.n	4a82 <ACE_set_comp_hysteresis+0x1e>
    4a80:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    4a82:	79fb      	ldrb	r3, [r7, #7]
    4a84:	2b09      	cmp	r3, #9
    4a86:	d87b      	bhi.n	4b80 <ACE_set_comp_hysteresis+0x11c>
    4a88:	79bb      	ldrb	r3, [r7, #6]
    4a8a:	2b03      	cmp	r3, #3
    4a8c:	d878      	bhi.n	4b80 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4a8e:	79fa      	ldrb	r2, [r7, #7]
    4a90:	f642 4374 	movw	r3, #11380	; 0x2c74
    4a94:	f2c0 0301 	movt	r3, #1
    4a98:	5c9b      	ldrb	r3, [r3, r2]
    4a9a:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4a9c:	79fb      	ldrb	r3, [r7, #7]
    4a9e:	f003 0301 	and.w	r3, r3, #1
    4aa2:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4aa4:	f240 0300 	movw	r3, #0
    4aa8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4aac:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4ab0:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4ab2:	f240 0300 	movw	r3, #0
    4ab6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4aba:	f04f 0200 	mov.w	r2, #0
    4abe:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    4ac2:	693b      	ldr	r3, [r7, #16]
    4ac4:	2b00      	cmp	r3, #0
    4ac6:	d02a      	beq.n	4b1e <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    4ac8:	f240 0200 	movw	r2, #0
    4acc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ad0:	7bf8      	ldrb	r0, [r7, #15]
    4ad2:	f240 0100 	movw	r1, #0
    4ad6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4ada:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4ade:	4663      	mov	r3, ip
    4ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ae4:	4463      	add	r3, ip
    4ae6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4aea:	440b      	add	r3, r1
    4aec:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4af0:	791b      	ldrb	r3, [r3, #4]
    4af2:	b2db      	uxtb	r3, r3
    4af4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4af8:	79b9      	ldrb	r1, [r7, #6]
    4afa:	ea4f 1181 	mov.w	r1, r1, lsl #6
    4afe:	b2c9      	uxtb	r1, r1
    4b00:	ea43 0301 	orr.w	r3, r3, r1
    4b04:	b2d9      	uxtb	r1, r3
    4b06:	4603      	mov	r3, r0
    4b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b0c:	4403      	add	r3, r0
    4b0e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b12:	4413      	add	r3, r2
    4b14:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4b18:	460a      	mov	r2, r1
    4b1a:	711a      	strb	r2, [r3, #4]
    4b1c:	e029      	b.n	4b72 <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    4b1e:	f240 0200 	movw	r2, #0
    4b22:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b26:	7bf8      	ldrb	r0, [r7, #15]
    4b28:	f240 0100 	movw	r1, #0
    4b2c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4b30:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4b34:	4663      	mov	r3, ip
    4b36:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b3a:	4463      	add	r3, ip
    4b3c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b40:	440b      	add	r3, r1
    4b42:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4b46:	7a1b      	ldrb	r3, [r3, #8]
    4b48:	b2db      	uxtb	r3, r3
    4b4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4b4e:	79b9      	ldrb	r1, [r7, #6]
    4b50:	ea4f 1181 	mov.w	r1, r1, lsl #6
    4b54:	b2c9      	uxtb	r1, r1
    4b56:	ea43 0301 	orr.w	r3, r3, r1
    4b5a:	b2d9      	uxtb	r1, r3
    4b5c:	4603      	mov	r3, r0
    4b5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b62:	4403      	add	r3, r0
    4b64:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b68:	4413      	add	r3, r2
    4b6a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4b6e:	460a      	mov	r2, r1
    4b70:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4b72:	f240 0300 	movw	r3, #0
    4b76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b7a:	697a      	ldr	r2, [r7, #20]
    4b7c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4b80:	f107 071c 	add.w	r7, r7, #28
    4b84:	46bd      	mov	sp, r7
    4b86:	bc80      	pop	{r7}
    4b88:	4770      	bx	lr
    4b8a:	bf00      	nop

00004b8c <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    4b8c:	b480      	push	{r7}
    4b8e:	b087      	sub	sp, #28
    4b90:	af00      	add	r7, sp, #0
    4b92:	4603      	mov	r3, r0
    4b94:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4b96:	79fb      	ldrb	r3, [r7, #7]
    4b98:	2b09      	cmp	r3, #9
    4b9a:	d900      	bls.n	4b9e <ACE_enable_comp+0x12>
    4b9c:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    4b9e:	79fb      	ldrb	r3, [r7, #7]
    4ba0:	2b09      	cmp	r3, #9
    4ba2:	d86c      	bhi.n	4c7e <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4ba4:	79fa      	ldrb	r2, [r7, #7]
    4ba6:	f642 4374 	movw	r3, #11380	; 0x2c74
    4baa:	f2c0 0301 	movt	r3, #1
    4bae:	5c9b      	ldrb	r3, [r3, r2]
    4bb0:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4bb2:	79fb      	ldrb	r3, [r7, #7]
    4bb4:	f003 0301 	and.w	r3, r3, #1
    4bb8:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4bba:	f240 0300 	movw	r3, #0
    4bbe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4bc2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4bc6:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4bc8:	f240 0300 	movw	r3, #0
    4bcc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4bd0:	f04f 0200 	mov.w	r2, #0
    4bd4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    4bd8:	693b      	ldr	r3, [r7, #16]
    4bda:	2b00      	cmp	r3, #0
    4bdc:	d024      	beq.n	4c28 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    4bde:	f240 0200 	movw	r2, #0
    4be2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4be6:	7bf8      	ldrb	r0, [r7, #15]
    4be8:	f240 0100 	movw	r1, #0
    4bec:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4bf0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4bf4:	4663      	mov	r3, ip
    4bf6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4bfa:	4463      	add	r3, ip
    4bfc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c00:	440b      	add	r3, r1
    4c02:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4c06:	791b      	ldrb	r3, [r3, #4]
    4c08:	b2db      	uxtb	r3, r3
    4c0a:	f043 0310 	orr.w	r3, r3, #16
    4c0e:	b2d9      	uxtb	r1, r3
    4c10:	4603      	mov	r3, r0
    4c12:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c16:	4403      	add	r3, r0
    4c18:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c1c:	4413      	add	r3, r2
    4c1e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4c22:	460a      	mov	r2, r1
    4c24:	711a      	strb	r2, [r3, #4]
    4c26:	e023      	b.n	4c70 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    4c28:	f240 0200 	movw	r2, #0
    4c2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c30:	7bf8      	ldrb	r0, [r7, #15]
    4c32:	f240 0100 	movw	r1, #0
    4c36:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4c3a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4c3e:	4663      	mov	r3, ip
    4c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c44:	4463      	add	r3, ip
    4c46:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c4a:	440b      	add	r3, r1
    4c4c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4c50:	7a1b      	ldrb	r3, [r3, #8]
    4c52:	b2db      	uxtb	r3, r3
    4c54:	f043 0310 	orr.w	r3, r3, #16
    4c58:	b2d9      	uxtb	r1, r3
    4c5a:	4603      	mov	r3, r0
    4c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c60:	4403      	add	r3, r0
    4c62:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c66:	4413      	add	r3, r2
    4c68:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4c6c:	460a      	mov	r2, r1
    4c6e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4c70:	f240 0300 	movw	r3, #0
    4c74:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c78:	697a      	ldr	r2, [r7, #20]
    4c7a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4c7e:	f107 071c 	add.w	r7, r7, #28
    4c82:	46bd      	mov	sp, r7
    4c84:	bc80      	pop	{r7}
    4c86:	4770      	bx	lr

00004c88 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    4c88:	b480      	push	{r7}
    4c8a:	b087      	sub	sp, #28
    4c8c:	af00      	add	r7, sp, #0
    4c8e:	4603      	mov	r3, r0
    4c90:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4c92:	79fb      	ldrb	r3, [r7, #7]
    4c94:	2b09      	cmp	r3, #9
    4c96:	d900      	bls.n	4c9a <ACE_disable_comp+0x12>
    4c98:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    4c9a:	79fb      	ldrb	r3, [r7, #7]
    4c9c:	2b09      	cmp	r3, #9
    4c9e:	d86a      	bhi.n	4d76 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4ca0:	79fa      	ldrb	r2, [r7, #7]
    4ca2:	f642 4374 	movw	r3, #11380	; 0x2c74
    4ca6:	f2c0 0301 	movt	r3, #1
    4caa:	5c9b      	ldrb	r3, [r3, r2]
    4cac:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4cae:	79fb      	ldrb	r3, [r7, #7]
    4cb0:	f003 0301 	and.w	r3, r3, #1
    4cb4:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4cb6:	f240 0300 	movw	r3, #0
    4cba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4cbe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4cc2:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4cc4:	f240 0300 	movw	r3, #0
    4cc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ccc:	f04f 0200 	mov.w	r2, #0
    4cd0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    4cd4:	693b      	ldr	r3, [r7, #16]
    4cd6:	2b00      	cmp	r3, #0
    4cd8:	d023      	beq.n	4d22 <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    4cda:	f240 0100 	movw	r1, #0
    4cde:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4ce2:	7bf8      	ldrb	r0, [r7, #15]
    4ce4:	f240 0200 	movw	r2, #0
    4ce8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4cec:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4cf0:	4663      	mov	r3, ip
    4cf2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4cf6:	4463      	add	r3, ip
    4cf8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4cfc:	4413      	add	r3, r2
    4cfe:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4d02:	791b      	ldrb	r3, [r3, #4]
    4d04:	b2db      	uxtb	r3, r3
    4d06:	461a      	mov	r2, r3
    4d08:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4d0c:	4603      	mov	r3, r0
    4d0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d12:	4403      	add	r3, r0
    4d14:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d18:	440b      	add	r3, r1
    4d1a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4d1e:	711a      	strb	r2, [r3, #4]
    4d20:	e022      	b.n	4d68 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    4d22:	f240 0100 	movw	r1, #0
    4d26:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4d2a:	7bf8      	ldrb	r0, [r7, #15]
    4d2c:	f240 0200 	movw	r2, #0
    4d30:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d34:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4d38:	4663      	mov	r3, ip
    4d3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d3e:	4463      	add	r3, ip
    4d40:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d44:	4413      	add	r3, r2
    4d46:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4d4a:	7a1b      	ldrb	r3, [r3, #8]
    4d4c:	b2db      	uxtb	r3, r3
    4d4e:	461a      	mov	r2, r3
    4d50:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4d54:	4603      	mov	r3, r0
    4d56:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d5a:	4403      	add	r3, r0
    4d5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d60:	440b      	add	r3, r1
    4d62:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4d66:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4d68:	f240 0300 	movw	r3, #0
    4d6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d70:	697a      	ldr	r2, [r7, #20]
    4d72:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4d76:	f107 071c 	add.w	r7, r7, #28
    4d7a:	46bd      	mov	sp, r7
    4d7c:	bc80      	pop	{r7}
    4d7e:	4770      	bx	lr

00004d80 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4d80:	b480      	push	{r7}
    4d82:	b083      	sub	sp, #12
    4d84:	af00      	add	r7, sp, #0
    4d86:	4603      	mov	r3, r0
    4d88:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4d8a:	79fb      	ldrb	r3, [r7, #7]
    4d8c:	2b09      	cmp	r3, #9
    4d8e:	d900      	bls.n	4d92 <ACE_enable_comp_rise_irq+0x12>
    4d90:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4d92:	f240 0300 	movw	r3, #0
    4d96:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d9a:	f240 0200 	movw	r2, #0
    4d9e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4da2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4da6:	f102 020c 	add.w	r2, r2, #12
    4daa:	6811      	ldr	r1, [r2, #0]
    4dac:	79fa      	ldrb	r2, [r7, #7]
    4dae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4db2:	fa00 f202 	lsl.w	r2, r0, r2
    4db6:	ea41 0202 	orr.w	r2, r1, r2
    4dba:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4dbe:	f103 030c 	add.w	r3, r3, #12
    4dc2:	601a      	str	r2, [r3, #0]
}
    4dc4:	f107 070c 	add.w	r7, r7, #12
    4dc8:	46bd      	mov	sp, r7
    4dca:	bc80      	pop	{r7}
    4dcc:	4770      	bx	lr
    4dce:	bf00      	nop

00004dd0 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4dd0:	b480      	push	{r7}
    4dd2:	b085      	sub	sp, #20
    4dd4:	af00      	add	r7, sp, #0
    4dd6:	4603      	mov	r3, r0
    4dd8:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4dda:	79fb      	ldrb	r3, [r7, #7]
    4ddc:	2b09      	cmp	r3, #9
    4dde:	d900      	bls.n	4de2 <ACE_disable_comp_rise_irq+0x12>
    4de0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4de2:	f240 0300 	movw	r3, #0
    4de6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4dea:	f240 0200 	movw	r2, #0
    4dee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4df2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4df6:	f102 020c 	add.w	r2, r2, #12
    4dfa:	6811      	ldr	r1, [r2, #0]
    4dfc:	79fa      	ldrb	r2, [r7, #7]
    4dfe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4e02:	fa00 f202 	lsl.w	r2, r0, r2
    4e06:	ea6f 0202 	mvn.w	r2, r2
    4e0a:	ea01 0202 	and.w	r2, r1, r2
    4e0e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4e12:	f103 030c 	add.w	r3, r3, #12
    4e16:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    4e18:	f240 0300 	movw	r3, #0
    4e1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e20:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4e24:	f103 030c 	add.w	r3, r3, #12
    4e28:	681b      	ldr	r3, [r3, #0]
    4e2a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4e2c:	68fb      	ldr	r3, [r7, #12]
    4e2e:	f103 0301 	add.w	r3, r3, #1
    4e32:	60fb      	str	r3, [r7, #12]
}
    4e34:	f107 0714 	add.w	r7, r7, #20
    4e38:	46bd      	mov	sp, r7
    4e3a:	bc80      	pop	{r7}
    4e3c:	4770      	bx	lr
    4e3e:	bf00      	nop

00004e40 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4e40:	b480      	push	{r7}
    4e42:	b085      	sub	sp, #20
    4e44:	af00      	add	r7, sp, #0
    4e46:	4603      	mov	r3, r0
    4e48:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4e4a:	79fb      	ldrb	r3, [r7, #7]
    4e4c:	2b09      	cmp	r3, #9
    4e4e:	d900      	bls.n	4e52 <ACE_clear_comp_rise_irq+0x12>
    4e50:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4e52:	f240 0300 	movw	r3, #0
    4e56:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e5a:	f240 0200 	movw	r2, #0
    4e5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e62:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4e66:	f102 0214 	add.w	r2, r2, #20
    4e6a:	6811      	ldr	r1, [r2, #0]
    4e6c:	79fa      	ldrb	r2, [r7, #7]
    4e6e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4e72:	fa00 f202 	lsl.w	r2, r0, r2
    4e76:	ea41 0202 	orr.w	r2, r1, r2
    4e7a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4e7e:	f103 0314 	add.w	r3, r3, #20
    4e82:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    4e84:	f240 0300 	movw	r3, #0
    4e88:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e8c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4e90:	f103 0314 	add.w	r3, r3, #20
    4e94:	681b      	ldr	r3, [r3, #0]
    4e96:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4e98:	68fb      	ldr	r3, [r7, #12]
    4e9a:	f103 0301 	add.w	r3, r3, #1
    4e9e:	60fb      	str	r3, [r7, #12]
}
    4ea0:	f107 0714 	add.w	r7, r7, #20
    4ea4:	46bd      	mov	sp, r7
    4ea6:	bc80      	pop	{r7}
    4ea8:	4770      	bx	lr
    4eaa:	bf00      	nop

00004eac <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    4eac:	b480      	push	{r7}
    4eae:	b083      	sub	sp, #12
    4eb0:	af00      	add	r7, sp, #0
    4eb2:	4603      	mov	r3, r0
    4eb4:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4eb6:	79fb      	ldrb	r3, [r7, #7]
    4eb8:	2b09      	cmp	r3, #9
    4eba:	d900      	bls.n	4ebe <ACE_enable_comp_fall_irq+0x12>
    4ebc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    4ebe:	f240 0300 	movw	r3, #0
    4ec2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ec6:	f240 0200 	movw	r2, #0
    4eca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ece:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4ed2:	f102 020c 	add.w	r2, r2, #12
    4ed6:	6811      	ldr	r1, [r2, #0]
    4ed8:	79fa      	ldrb	r2, [r7, #7]
    4eda:	f04f 0001 	mov.w	r0, #1
    4ede:	fa00 f202 	lsl.w	r2, r0, r2
    4ee2:	ea41 0202 	orr.w	r2, r1, r2
    4ee6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4eea:	f103 030c 	add.w	r3, r3, #12
    4eee:	601a      	str	r2, [r3, #0]
}
    4ef0:	f107 070c 	add.w	r7, r7, #12
    4ef4:	46bd      	mov	sp, r7
    4ef6:	bc80      	pop	{r7}
    4ef8:	4770      	bx	lr
    4efa:	bf00      	nop

00004efc <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    4efc:	b480      	push	{r7}
    4efe:	b085      	sub	sp, #20
    4f00:	af00      	add	r7, sp, #0
    4f02:	4603      	mov	r3, r0
    4f04:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4f06:	79fb      	ldrb	r3, [r7, #7]
    4f08:	2b09      	cmp	r3, #9
    4f0a:	d900      	bls.n	4f0e <ACE_disable_comp_fall_irq+0x12>
    4f0c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    4f0e:	f240 0300 	movw	r3, #0
    4f12:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f16:	f240 0200 	movw	r2, #0
    4f1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f1e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4f22:	f102 020c 	add.w	r2, r2, #12
    4f26:	6811      	ldr	r1, [r2, #0]
    4f28:	79fa      	ldrb	r2, [r7, #7]
    4f2a:	f04f 0001 	mov.w	r0, #1
    4f2e:	fa00 f202 	lsl.w	r2, r0, r2
    4f32:	ea6f 0202 	mvn.w	r2, r2
    4f36:	ea01 0202 	and.w	r2, r1, r2
    4f3a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4f3e:	f103 030c 	add.w	r3, r3, #12
    4f42:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    4f44:	f240 0300 	movw	r3, #0
    4f48:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f4c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4f50:	f103 030c 	add.w	r3, r3, #12
    4f54:	681b      	ldr	r3, [r3, #0]
    4f56:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4f58:	68fb      	ldr	r3, [r7, #12]
    4f5a:	f103 0301 	add.w	r3, r3, #1
    4f5e:	60fb      	str	r3, [r7, #12]
}
    4f60:	f107 0714 	add.w	r7, r7, #20
    4f64:	46bd      	mov	sp, r7
    4f66:	bc80      	pop	{r7}
    4f68:	4770      	bx	lr
    4f6a:	bf00      	nop

00004f6c <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    4f6c:	b480      	push	{r7}
    4f6e:	b085      	sub	sp, #20
    4f70:	af00      	add	r7, sp, #0
    4f72:	4603      	mov	r3, r0
    4f74:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4f76:	79fb      	ldrb	r3, [r7, #7]
    4f78:	2b09      	cmp	r3, #9
    4f7a:	d900      	bls.n	4f7e <ACE_clear_comp_fall_irq+0x12>
    4f7c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    4f7e:	f240 0300 	movw	r3, #0
    4f82:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f86:	f240 0200 	movw	r2, #0
    4f8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f8e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4f92:	f102 0214 	add.w	r2, r2, #20
    4f96:	6811      	ldr	r1, [r2, #0]
    4f98:	79fa      	ldrb	r2, [r7, #7]
    4f9a:	f04f 0001 	mov.w	r0, #1
    4f9e:	fa00 f202 	lsl.w	r2, r0, r2
    4fa2:	ea41 0202 	orr.w	r2, r1, r2
    4fa6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4faa:	f103 0314 	add.w	r3, r3, #20
    4fae:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    4fb0:	f240 0300 	movw	r3, #0
    4fb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4fb8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4fbc:	f103 0314 	add.w	r3, r3, #20
    4fc0:	681b      	ldr	r3, [r3, #0]
    4fc2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4fc4:	68fb      	ldr	r3, [r7, #12]
    4fc6:	f103 0301 	add.w	r3, r3, #1
    4fca:	60fb      	str	r3, [r7, #12]
}
    4fcc:	f107 0714 	add.w	r7, r7, #20
    4fd0:	46bd      	mov	sp, r7
    4fd2:	bc80      	pop	{r7}
    4fd4:	4770      	bx	lr
    4fd6:	bf00      	nop

00004fd8 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    4fd8:	b480      	push	{r7}
    4fda:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    4fdc:	f240 0300 	movw	r3, #0
    4fe0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4fe4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4fe8:	f103 0310 	add.w	r3, r3, #16
    4fec:	681b      	ldr	r3, [r3, #0]
}
    4fee:	4618      	mov	r0, r3
    4ff0:	46bd      	mov	sp, r7
    4ff2:	bc80      	pop	{r7}
    4ff4:	4770      	bx	lr
    4ff6:	bf00      	nop

00004ff8 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    4ff8:	b480      	push	{r7}
    4ffa:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    4ffc:	f04f 0301 	mov.w	r3, #1
}
    5000:	4618      	mov	r0, r3
    5002:	46bd      	mov	sp, r7
    5004:	bc80      	pop	{r7}
    5006:	4770      	bx	lr

00005008 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    5008:	b480      	push	{r7}
    500a:	b083      	sub	sp, #12
    500c:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    500e:	f04f 0300 	mov.w	r3, #0
    5012:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    5014:	79fb      	ldrb	r3, [r7, #7]
}
    5016:	4618      	mov	r0, r3
    5018:	f107 070c 	add.w	r7, r7, #12
    501c:	46bd      	mov	sp, r7
    501e:	bc80      	pop	{r7}
    5020:	4770      	bx	lr
    5022:	bf00      	nop

00005024 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    5024:	b480      	push	{r7}
    5026:	b083      	sub	sp, #12
    5028:	af00      	add	r7, sp, #0
    502a:	4603      	mov	r3, r0
    502c:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    502e:	79fb      	ldrb	r3, [r7, #7]
    5030:	f103 0301 	add.w	r3, r3, #1
    5034:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    5036:	79fb      	ldrb	r3, [r7, #7]
    5038:	2b00      	cmp	r3, #0
    503a:	d002      	beq.n	5042 <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    503c:	f04f 0300 	mov.w	r3, #0
    5040:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    5042:	79fb      	ldrb	r3, [r7, #7]
}
    5044:	4618      	mov	r0, r3
    5046:	f107 070c 	add.w	r7, r7, #12
    504a:	46bd      	mov	sp, r7
    504c:	bc80      	pop	{r7}
    504e:	4770      	bx	lr

00005050 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5050:	b580      	push	{r7, lr}
    5052:	b084      	sub	sp, #16
    5054:	af00      	add	r7, sp, #0
    5056:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5058:	f04f 0301 	mov.w	r3, #1
    505c:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    505e:	f04f 0300 	mov.w	r3, #0
    5062:	813b      	strh	r3, [r7, #8]
    5064:	e025      	b.n	50b2 <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    5066:	893a      	ldrh	r2, [r7, #8]
    5068:	f240 0318 	movw	r3, #24
    506c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5070:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5074:	4413      	add	r3, r2
    5076:	681b      	ldr	r3, [r3, #0]
    5078:	2b00      	cmp	r3, #0
    507a:	d016      	beq.n	50aa <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    507c:	893a      	ldrh	r2, [r7, #8]
    507e:	f240 0318 	movw	r3, #24
    5082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5086:	ea4f 1202 	mov.w	r2, r2, lsl #4
    508a:	4413      	add	r3, r2
    508c:	681b      	ldr	r3, [r3, #0]
    508e:	6878      	ldr	r0, [r7, #4]
    5090:	4619      	mov	r1, r3
    5092:	f04f 0210 	mov.w	r2, #16
    5096:	f003 f989 	bl	83ac <strncmp>
    509a:	4603      	mov	r3, r0
    509c:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    509e:	68fb      	ldr	r3, [r7, #12]
    50a0:	2b00      	cmp	r3, #0
    50a2:	d102      	bne.n	50aa <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    50a4:	893b      	ldrh	r3, [r7, #8]
    50a6:	72fb      	strb	r3, [r7, #11]
                break;
    50a8:	e006      	b.n	50b8 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    50aa:	893b      	ldrh	r3, [r7, #8]
    50ac:	f103 0301 	add.w	r3, r3, #1
    50b0:	813b      	strh	r3, [r7, #8]
    50b2:	893b      	ldrh	r3, [r7, #8]
    50b4:	2b00      	cmp	r3, #0
    50b6:	d0d6      	beq.n	5066 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    50b8:	7afb      	ldrb	r3, [r7, #11]
}
    50ba:	4618      	mov	r0, r3
    50bc:	f107 0710 	add.w	r7, r7, #16
    50c0:	46bd      	mov	sp, r7
    50c2:	bd80      	pop	{r7, pc}

000050c4 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    50c4:	b480      	push	{r7}
    50c6:	b085      	sub	sp, #20
    50c8:	af00      	add	r7, sp, #0
    50ca:	4603      	mov	r3, r0
    50cc:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    50ce:	f04f 0301 	mov.w	r3, #1
    50d2:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    50d4:	f04f 0300 	mov.w	r3, #0
    50d8:	81bb      	strh	r3, [r7, #12]
    50da:	e012      	b.n	5102 <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    50dc:	89ba      	ldrh	r2, [r7, #12]
    50de:	f240 0318 	movw	r3, #24
    50e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50e6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    50ea:	4413      	add	r3, r2
    50ec:	791b      	ldrb	r3, [r3, #4]
    50ee:	79fa      	ldrb	r2, [r7, #7]
    50f0:	429a      	cmp	r2, r3
    50f2:	d102      	bne.n	50fa <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    50f4:	89bb      	ldrh	r3, [r7, #12]
    50f6:	73fb      	strb	r3, [r7, #15]
            break;
    50f8:	e006      	b.n	5108 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    50fa:	89bb      	ldrh	r3, [r7, #12]
    50fc:	f103 0301 	add.w	r3, r3, #1
    5100:	81bb      	strh	r3, [r7, #12]
    5102:	89bb      	ldrh	r3, [r7, #12]
    5104:	2b00      	cmp	r3, #0
    5106:	d0e9      	beq.n	50dc <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    5108:	7bfb      	ldrb	r3, [r7, #15]
}
    510a:	4618      	mov	r0, r3
    510c:	f107 0714 	add.w	r7, r7, #20
    5110:	46bd      	mov	sp, r7
    5112:	bc80      	pop	{r7}
    5114:	4770      	bx	lr
    5116:	bf00      	nop

00005118 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    5118:	b480      	push	{r7}
    511a:	b085      	sub	sp, #20
    511c:	af00      	add	r7, sp, #0
    511e:	4603      	mov	r3, r0
    5120:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    5122:	79fa      	ldrb	r2, [r7, #7]
    5124:	f240 0318 	movw	r3, #24
    5128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    512c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5130:	4413      	add	r3, r2
    5132:	88db      	ldrh	r3, [r3, #6]
    5134:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    5136:	f240 0300 	movw	r3, #0
    513a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    513e:	89fa      	ldrh	r2, [r7, #14]
    5140:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    5144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5148:	ea4f 4313 	mov.w	r3, r3, lsr #16
    514c:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    514e:	89bb      	ldrh	r3, [r7, #12]
    5150:	b21b      	sxth	r3, r3
    5152:	2b00      	cmp	r3, #0
    5154:	da02      	bge.n	515c <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    5156:	f04f 0300 	mov.w	r3, #0
    515a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    515c:	89bb      	ldrh	r3, [r7, #12]
}
    515e:	4618      	mov	r0, r3
    5160:	f107 0714 	add.w	r7, r7, #20
    5164:	46bd      	mov	sp, r7
    5166:	bc80      	pop	{r7}
    5168:	4770      	bx	lr
    516a:	bf00      	nop

0000516c <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    516c:	b580      	push	{r7, lr}
    516e:	b090      	sub	sp, #64	; 0x40
    5170:	af00      	add	r7, sp, #0
    5172:	60f8      	str	r0, [r7, #12]
    5174:	60b9      	str	r1, [r7, #8]
    5176:	80fa      	strh	r2, [r7, #6]
    5178:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    517a:	68fb      	ldr	r3, [r7, #12]
    517c:	2b00      	cmp	r3, #0
    517e:	d123      	bne.n	51c8 <UART_init+0x5c>
    5180:	f642 4384 	movw	r3, #11396	; 0x2c84
    5184:	f2c0 0301 	movt	r3, #1
    5188:	f107 0c10 	add.w	ip, r7, #16
    518c:	469e      	mov	lr, r3
    518e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5192:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5196:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    519a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    519e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    51a2:	f8cc 0000 	str.w	r0, [ip]
    51a6:	f10c 0c04 	add.w	ip, ip, #4
    51aa:	f8ac 1000 	strh.w	r1, [ip]
    51ae:	f10c 0c02 	add.w	ip, ip, #2
    51b2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    51b6:	f88c 3000 	strb.w	r3, [ip]
    51ba:	f107 0310 	add.w	r3, r7, #16
    51be:	4618      	mov	r0, r3
    51c0:	f04f 0130 	mov.w	r1, #48	; 0x30
    51c4:	f7fb ff6c 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    51c8:	797b      	ldrb	r3, [r7, #5]
    51ca:	2b07      	cmp	r3, #7
    51cc:	d923      	bls.n	5216 <UART_init+0xaa>
    51ce:	f642 4384 	movw	r3, #11396	; 0x2c84
    51d2:	f2c0 0301 	movt	r3, #1
    51d6:	f107 0c10 	add.w	ip, r7, #16
    51da:	469e      	mov	lr, r3
    51dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    51e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    51e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    51e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    51ec:	e89e 0003 	ldmia.w	lr, {r0, r1}
    51f0:	f8cc 0000 	str.w	r0, [ip]
    51f4:	f10c 0c04 	add.w	ip, ip, #4
    51f8:	f8ac 1000 	strh.w	r1, [ip]
    51fc:	f10c 0c02 	add.w	ip, ip, #2
    5200:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5204:	f88c 3000 	strb.w	r3, [ip]
    5208:	f107 0310 	add.w	r3, r7, #16
    520c:	4618      	mov	r0, r3
    520e:	f04f 0131 	mov.w	r1, #49	; 0x31
    5212:	f7fb ff45 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    5216:	88fa      	ldrh	r2, [r7, #6]
    5218:	f641 73ff 	movw	r3, #8191	; 0x1fff
    521c:	429a      	cmp	r2, r3
    521e:	d923      	bls.n	5268 <UART_init+0xfc>
    5220:	f642 4384 	movw	r3, #11396	; 0x2c84
    5224:	f2c0 0301 	movt	r3, #1
    5228:	f107 0c10 	add.w	ip, r7, #16
    522c:	469e      	mov	lr, r3
    522e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5232:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5236:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    523a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    523e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5242:	f8cc 0000 	str.w	r0, [ip]
    5246:	f10c 0c04 	add.w	ip, ip, #4
    524a:	f8ac 1000 	strh.w	r1, [ip]
    524e:	f10c 0c02 	add.w	ip, ip, #2
    5252:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5256:	f88c 3000 	strb.w	r3, [ip]
    525a:	f107 0310 	add.w	r3, r7, #16
    525e:	4618      	mov	r0, r3
    5260:	f04f 0132 	mov.w	r1, #50	; 0x32
    5264:	f7fb ff1c 	bl	10a0 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    5268:	68fb      	ldr	r3, [r7, #12]
    526a:	2b00      	cmp	r3, #0
    526c:	f000 80ca 	beq.w	5404 <UART_init+0x298>
    5270:	797b      	ldrb	r3, [r7, #5]
    5272:	2b07      	cmp	r3, #7
    5274:	f200 80c6 	bhi.w	5404 <UART_init+0x298>
    5278:	88fa      	ldrh	r2, [r7, #6]
    527a:	f641 73ff 	movw	r3, #8191	; 0x1fff
    527e:	429a      	cmp	r2, r3
    5280:	f200 80c0 	bhi.w	5404 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    5284:	68bb      	ldr	r3, [r7, #8]
    5286:	f103 0208 	add.w	r2, r3, #8
    528a:	88fb      	ldrh	r3, [r7, #6]
    528c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    5290:	4610      	mov	r0, r2
    5292:	4619      	mov	r1, r3
    5294:	f7fb ff48 	bl	1128 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    5298:	68bb      	ldr	r3, [r7, #8]
    529a:	f103 020c 	add.w	r2, r3, #12
    529e:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    52a0:	88fb      	ldrh	r3, [r7, #6]
    52a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    52a6:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    52aa:	ea41 0303 	orr.w	r3, r1, r3
    52ae:	4610      	mov	r0, r2
    52b0:	4619      	mov	r1, r3
    52b2:	f7fb ff39 	bl	1128 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    52b6:	68fb      	ldr	r3, [r7, #12]
    52b8:	68ba      	ldr	r2, [r7, #8]
    52ba:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    52bc:	68fb      	ldr	r3, [r7, #12]
    52be:	681b      	ldr	r3, [r3, #0]
    52c0:	f103 0308 	add.w	r3, r3, #8
    52c4:	4618      	mov	r0, r3
    52c6:	f7fb ff31 	bl	112c <HW_get_8bit_reg>
    52ca:	4603      	mov	r3, r0
    52cc:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    52ce:	68fb      	ldr	r3, [r7, #12]
    52d0:	681b      	ldr	r3, [r3, #0]
    52d2:	f103 030c 	add.w	r3, r3, #12
    52d6:	4618      	mov	r0, r3
    52d8:	f7fb ff28 	bl	112c <HW_get_8bit_reg>
    52dc:	4603      	mov	r3, r0
    52de:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    52e2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    52e6:	f023 0307 	bic.w	r3, r3, #7
    52ea:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    52ee:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    52f2:	ea4f 1343 	mov.w	r3, r3, lsl #5
    52f6:	b29a      	uxth	r2, r3
    52f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    52fa:	ea42 0303 	orr.w	r3, r2, r3
    52fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    5300:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    5304:	f003 0307 	and.w	r3, r3, #7
    5308:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    530c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    530e:	88fb      	ldrh	r3, [r7, #6]
    5310:	429a      	cmp	r2, r3
    5312:	d023      	beq.n	535c <UART_init+0x1f0>
    5314:	f642 4384 	movw	r3, #11396	; 0x2c84
    5318:	f2c0 0301 	movt	r3, #1
    531c:	f107 0c10 	add.w	ip, r7, #16
    5320:	469e      	mov	lr, r3
    5322:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5326:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    532a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    532e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5332:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5336:	f8cc 0000 	str.w	r0, [ip]
    533a:	f10c 0c04 	add.w	ip, ip, #4
    533e:	f8ac 1000 	strh.w	r1, [ip]
    5342:	f10c 0c02 	add.w	ip, ip, #2
    5346:	ea4f 4311 	mov.w	r3, r1, lsr #16
    534a:	f88c 3000 	strb.w	r3, [ip]
    534e:	f107 0310 	add.w	r3, r7, #16
    5352:	4618      	mov	r0, r3
    5354:	f04f 0154 	mov.w	r1, #84	; 0x54
    5358:	f7fb fea2 	bl	10a0 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    535c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    5360:	797b      	ldrb	r3, [r7, #5]
    5362:	429a      	cmp	r2, r3
    5364:	d023      	beq.n	53ae <UART_init+0x242>
    5366:	f642 4384 	movw	r3, #11396	; 0x2c84
    536a:	f2c0 0301 	movt	r3, #1
    536e:	f107 0c10 	add.w	ip, r7, #16
    5372:	469e      	mov	lr, r3
    5374:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5378:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    537c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5380:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5384:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5388:	f8cc 0000 	str.w	r0, [ip]
    538c:	f10c 0c04 	add.w	ip, ip, #4
    5390:	f8ac 1000 	strh.w	r1, [ip]
    5394:	f10c 0c02 	add.w	ip, ip, #2
    5398:	ea4f 4311 	mov.w	r3, r1, lsr #16
    539c:	f88c 3000 	strb.w	r3, [ip]
    53a0:	f107 0310 	add.w	r3, r7, #16
    53a4:	4618      	mov	r0, r3
    53a6:	f04f 0155 	mov.w	r1, #85	; 0x55
    53aa:	f7fb fe79 	bl	10a0 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    53ae:	68fb      	ldr	r3, [r7, #12]
    53b0:	681b      	ldr	r3, [r3, #0]
    53b2:	f103 0310 	add.w	r3, r3, #16
    53b6:	4618      	mov	r0, r3
    53b8:	f7fb feb8 	bl	112c <HW_get_8bit_reg>
    53bc:	4603      	mov	r3, r0
    53be:	f003 0302 	and.w	r3, r3, #2
    53c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    53c6:	e015      	b.n	53f4 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    53c8:	68fb      	ldr	r3, [r7, #12]
    53ca:	681b      	ldr	r3, [r3, #0]
    53cc:	f103 0304 	add.w	r3, r3, #4
    53d0:	4618      	mov	r0, r3
    53d2:	f7fb feab 	bl	112c <HW_get_8bit_reg>
    53d6:	4603      	mov	r3, r0
    53d8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    53dc:	68fb      	ldr	r3, [r7, #12]
    53de:	681b      	ldr	r3, [r3, #0]
    53e0:	f103 0310 	add.w	r3, r3, #16
    53e4:	4618      	mov	r0, r3
    53e6:	f7fb fea1 	bl	112c <HW_get_8bit_reg>
    53ea:	4603      	mov	r3, r0
    53ec:	f003 0302 	and.w	r3, r3, #2
    53f0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    53f4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    53f8:	2b00      	cmp	r3, #0
    53fa:	d1e5      	bne.n	53c8 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    53fc:	68fb      	ldr	r3, [r7, #12]
    53fe:	f04f 0200 	mov.w	r2, #0
    5402:	711a      	strb	r2, [r3, #4]
    }
}
    5404:	f107 0740 	add.w	r7, r7, #64	; 0x40
    5408:	46bd      	mov	sp, r7
    540a:	bd80      	pop	{r7, pc}

0000540c <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    540c:	b580      	push	{r7, lr}
    540e:	b090      	sub	sp, #64	; 0x40
    5410:	af00      	add	r7, sp, #0
    5412:	60f8      	str	r0, [r7, #12]
    5414:	60b9      	str	r1, [r7, #8]
    5416:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5418:	68fb      	ldr	r3, [r7, #12]
    541a:	2b00      	cmp	r3, #0
    541c:	d123      	bne.n	5466 <UART_send+0x5a>
    541e:	f642 4384 	movw	r3, #11396	; 0x2c84
    5422:	f2c0 0301 	movt	r3, #1
    5426:	f107 0c10 	add.w	ip, r7, #16
    542a:	469e      	mov	lr, r3
    542c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5430:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5434:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5438:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    543c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5440:	f8cc 0000 	str.w	r0, [ip]
    5444:	f10c 0c04 	add.w	ip, ip, #4
    5448:	f8ac 1000 	strh.w	r1, [ip]
    544c:	f10c 0c02 	add.w	ip, ip, #2
    5450:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5454:	f88c 3000 	strb.w	r3, [ip]
    5458:	f107 0310 	add.w	r3, r7, #16
    545c:	4618      	mov	r0, r3
    545e:	f04f 017d 	mov.w	r1, #125	; 0x7d
    5462:	f7fb fe1d 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    5466:	68bb      	ldr	r3, [r7, #8]
    5468:	2b00      	cmp	r3, #0
    546a:	d123      	bne.n	54b4 <UART_send+0xa8>
    546c:	f642 4384 	movw	r3, #11396	; 0x2c84
    5470:	f2c0 0301 	movt	r3, #1
    5474:	f107 0c10 	add.w	ip, r7, #16
    5478:	469e      	mov	lr, r3
    547a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    547e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5482:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5486:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    548a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    548e:	f8cc 0000 	str.w	r0, [ip]
    5492:	f10c 0c04 	add.w	ip, ip, #4
    5496:	f8ac 1000 	strh.w	r1, [ip]
    549a:	f10c 0c02 	add.w	ip, ip, #2
    549e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    54a2:	f88c 3000 	strb.w	r3, [ip]
    54a6:	f107 0310 	add.w	r3, r7, #16
    54aa:	4618      	mov	r0, r3
    54ac:	f04f 017e 	mov.w	r1, #126	; 0x7e
    54b0:	f7fb fdf6 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    54b4:	687b      	ldr	r3, [r7, #4]
    54b6:	2b00      	cmp	r3, #0
    54b8:	d123      	bne.n	5502 <UART_send+0xf6>
    54ba:	f642 4384 	movw	r3, #11396	; 0x2c84
    54be:	f2c0 0301 	movt	r3, #1
    54c2:	f107 0c10 	add.w	ip, r7, #16
    54c6:	469e      	mov	lr, r3
    54c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    54cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    54d0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    54d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    54d8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    54dc:	f8cc 0000 	str.w	r0, [ip]
    54e0:	f10c 0c04 	add.w	ip, ip, #4
    54e4:	f8ac 1000 	strh.w	r1, [ip]
    54e8:	f10c 0c02 	add.w	ip, ip, #2
    54ec:	ea4f 4311 	mov.w	r3, r1, lsr #16
    54f0:	f88c 3000 	strb.w	r3, [ip]
    54f4:	f107 0310 	add.w	r3, r7, #16
    54f8:	4618      	mov	r0, r3
    54fa:	f04f 017f 	mov.w	r1, #127	; 0x7f
    54fe:	f7fb fdcf 	bl	10a0 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    5502:	68fb      	ldr	r3, [r7, #12]
    5504:	2b00      	cmp	r3, #0
    5506:	d02b      	beq.n	5560 <UART_send+0x154>
    5508:	68bb      	ldr	r3, [r7, #8]
    550a:	2b00      	cmp	r3, #0
    550c:	d028      	beq.n	5560 <UART_send+0x154>
    550e:	687b      	ldr	r3, [r7, #4]
    5510:	2b00      	cmp	r3, #0
    5512:	d025      	beq.n	5560 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    5514:	f04f 0300 	mov.w	r3, #0
    5518:	63bb      	str	r3, [r7, #56]	; 0x38
    551a:	e01d      	b.n	5558 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    551c:	68fb      	ldr	r3, [r7, #12]
    551e:	681b      	ldr	r3, [r3, #0]
    5520:	f103 0310 	add.w	r3, r3, #16
    5524:	4618      	mov	r0, r3
    5526:	f7fb fe01 	bl	112c <HW_get_8bit_reg>
    552a:	4603      	mov	r3, r0
    552c:	f003 0301 	and.w	r3, r3, #1
    5530:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    5534:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    5538:	2b00      	cmp	r3, #0
    553a:	d0ef      	beq.n	551c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    553c:	68fb      	ldr	r3, [r7, #12]
    553e:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    5540:	68b9      	ldr	r1, [r7, #8]
    5542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    5544:	440b      	add	r3, r1
    5546:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5548:	4610      	mov	r0, r2
    554a:	4619      	mov	r1, r3
    554c:	f7fb fdec 	bl	1128 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    5550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    5552:	f103 0301 	add.w	r3, r3, #1
    5556:	63bb      	str	r3, [r7, #56]	; 0x38
    5558:	6bba      	ldr	r2, [r7, #56]	; 0x38
    555a:	687b      	ldr	r3, [r7, #4]
    555c:	429a      	cmp	r2, r3
    555e:	d3dd      	bcc.n	551c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    5560:	f107 0740 	add.w	r7, r7, #64	; 0x40
    5564:	46bd      	mov	sp, r7
    5566:	bd80      	pop	{r7, pc}

00005568 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    5568:	b580      	push	{r7, lr}
    556a:	b090      	sub	sp, #64	; 0x40
    556c:	af00      	add	r7, sp, #0
    556e:	60f8      	str	r0, [r7, #12]
    5570:	60b9      	str	r1, [r7, #8]
    5572:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    5574:	f04f 0300 	mov.w	r3, #0
    5578:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    557a:	68fb      	ldr	r3, [r7, #12]
    557c:	2b00      	cmp	r3, #0
    557e:	d123      	bne.n	55c8 <UART_fill_tx_fifo+0x60>
    5580:	f642 4384 	movw	r3, #11396	; 0x2c84
    5584:	f2c0 0301 	movt	r3, #1
    5588:	f107 0c14 	add.w	ip, r7, #20
    558c:	469e      	mov	lr, r3
    558e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5592:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5596:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    559a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    559e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    55a2:	f8cc 0000 	str.w	r0, [ip]
    55a6:	f10c 0c04 	add.w	ip, ip, #4
    55aa:	f8ac 1000 	strh.w	r1, [ip]
    55ae:	f10c 0c02 	add.w	ip, ip, #2
    55b2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    55b6:	f88c 3000 	strb.w	r3, [ip]
    55ba:	f107 0314 	add.w	r3, r7, #20
    55be:	4618      	mov	r0, r3
    55c0:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    55c4:	f7fb fd6c 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    55c8:	68bb      	ldr	r3, [r7, #8]
    55ca:	2b00      	cmp	r3, #0
    55cc:	d123      	bne.n	5616 <UART_fill_tx_fifo+0xae>
    55ce:	f642 4384 	movw	r3, #11396	; 0x2c84
    55d2:	f2c0 0301 	movt	r3, #1
    55d6:	f107 0c14 	add.w	ip, r7, #20
    55da:	469e      	mov	lr, r3
    55dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    55e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    55e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    55e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    55ec:	e89e 0003 	ldmia.w	lr, {r0, r1}
    55f0:	f8cc 0000 	str.w	r0, [ip]
    55f4:	f10c 0c04 	add.w	ip, ip, #4
    55f8:	f8ac 1000 	strh.w	r1, [ip]
    55fc:	f10c 0c02 	add.w	ip, ip, #2
    5600:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5604:	f88c 3000 	strb.w	r3, [ip]
    5608:	f107 0314 	add.w	r3, r7, #20
    560c:	4618      	mov	r0, r3
    560e:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    5612:	f7fb fd45 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    5616:	687b      	ldr	r3, [r7, #4]
    5618:	2b00      	cmp	r3, #0
    561a:	d123      	bne.n	5664 <UART_fill_tx_fifo+0xfc>
    561c:	f642 4384 	movw	r3, #11396	; 0x2c84
    5620:	f2c0 0301 	movt	r3, #1
    5624:	f107 0c14 	add.w	ip, r7, #20
    5628:	469e      	mov	lr, r3
    562a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    562e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5632:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5636:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    563a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    563e:	f8cc 0000 	str.w	r0, [ip]
    5642:	f10c 0c04 	add.w	ip, ip, #4
    5646:	f8ac 1000 	strh.w	r1, [ip]
    564a:	f10c 0c02 	add.w	ip, ip, #2
    564e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5652:	f88c 3000 	strb.w	r3, [ip]
    5656:	f107 0314 	add.w	r3, r7, #20
    565a:	4618      	mov	r0, r3
    565c:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    5660:	f7fb fd1e 	bl	10a0 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    5664:	68fb      	ldr	r3, [r7, #12]
    5666:	2b00      	cmp	r3, #0
    5668:	d037      	beq.n	56da <UART_fill_tx_fifo+0x172>
    566a:	68bb      	ldr	r3, [r7, #8]
    566c:	2b00      	cmp	r3, #0
    566e:	d034      	beq.n	56da <UART_fill_tx_fifo+0x172>
    5670:	687b      	ldr	r3, [r7, #4]
    5672:	2b00      	cmp	r3, #0
    5674:	d031      	beq.n	56da <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5676:	68fb      	ldr	r3, [r7, #12]
    5678:	681b      	ldr	r3, [r3, #0]
    567a:	f103 0310 	add.w	r3, r3, #16
    567e:	4618      	mov	r0, r3
    5680:	f7fb fd54 	bl	112c <HW_get_8bit_reg>
    5684:	4603      	mov	r3, r0
    5686:	f003 0301 	and.w	r3, r3, #1
    568a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    568e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    5692:	2b00      	cmp	r3, #0
    5694:	d021      	beq.n	56da <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5696:	68fb      	ldr	r3, [r7, #12]
    5698:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    569a:	68b9      	ldr	r1, [r7, #8]
    569c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    569e:	440b      	add	r3, r1
    56a0:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    56a2:	4610      	mov	r0, r2
    56a4:	4619      	mov	r1, r3
    56a6:	f7fb fd3f 	bl	1128 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    56aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    56ac:	f103 0301 	add.w	r3, r3, #1
    56b0:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    56b2:	68fb      	ldr	r3, [r7, #12]
    56b4:	681b      	ldr	r3, [r3, #0]
    56b6:	f103 0310 	add.w	r3, r3, #16
    56ba:	4618      	mov	r0, r3
    56bc:	f7fb fd36 	bl	112c <HW_get_8bit_reg>
    56c0:	4603      	mov	r3, r0
    56c2:	f003 0301 	and.w	r3, r3, #1
    56c6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    56ca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    56ce:	2b00      	cmp	r3, #0
    56d0:	d003      	beq.n	56da <UART_fill_tx_fifo+0x172>
    56d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    56d4:	687b      	ldr	r3, [r7, #4]
    56d6:	429a      	cmp	r2, r3
    56d8:	d3dd      	bcc.n	5696 <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    56da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    56dc:	4618      	mov	r0, r3
    56de:	f107 0740 	add.w	r7, r7, #64	; 0x40
    56e2:	46bd      	mov	sp, r7
    56e4:	bd80      	pop	{r7, pc}
    56e6:	bf00      	nop

000056e8 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    56e8:	b590      	push	{r4, r7, lr}
    56ea:	b091      	sub	sp, #68	; 0x44
    56ec:	af00      	add	r7, sp, #0
    56ee:	60f8      	str	r0, [r7, #12]
    56f0:	60b9      	str	r1, [r7, #8]
    56f2:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    56f4:	f04f 0300 	mov.w	r3, #0
    56f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    56fa:	68fb      	ldr	r3, [r7, #12]
    56fc:	2b00      	cmp	r3, #0
    56fe:	d123      	bne.n	5748 <UART_get_rx+0x60>
    5700:	f642 4384 	movw	r3, #11396	; 0x2c84
    5704:	f2c0 0301 	movt	r3, #1
    5708:	f107 0c10 	add.w	ip, r7, #16
    570c:	469e      	mov	lr, r3
    570e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5712:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5716:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    571a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    571e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5722:	f8cc 0000 	str.w	r0, [ip]
    5726:	f10c 0c04 	add.w	ip, ip, #4
    572a:	f8ac 1000 	strh.w	r1, [ip]
    572e:	f10c 0c02 	add.w	ip, ip, #2
    5732:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5736:	f88c 3000 	strb.w	r3, [ip]
    573a:	f107 0310 	add.w	r3, r7, #16
    573e:	4618      	mov	r0, r3
    5740:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    5744:	f7fb fcac 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    5748:	68bb      	ldr	r3, [r7, #8]
    574a:	2b00      	cmp	r3, #0
    574c:	d123      	bne.n	5796 <UART_get_rx+0xae>
    574e:	f642 4384 	movw	r3, #11396	; 0x2c84
    5752:	f2c0 0301 	movt	r3, #1
    5756:	f107 0c10 	add.w	ip, r7, #16
    575a:	469e      	mov	lr, r3
    575c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5760:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5764:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5768:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    576c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5770:	f8cc 0000 	str.w	r0, [ip]
    5774:	f10c 0c04 	add.w	ip, ip, #4
    5778:	f8ac 1000 	strh.w	r1, [ip]
    577c:	f10c 0c02 	add.w	ip, ip, #2
    5780:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5784:	f88c 3000 	strb.w	r3, [ip]
    5788:	f107 0310 	add.w	r3, r7, #16
    578c:	4618      	mov	r0, r3
    578e:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    5792:	f7fb fc85 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    5796:	687b      	ldr	r3, [r7, #4]
    5798:	2b00      	cmp	r3, #0
    579a:	d123      	bne.n	57e4 <UART_get_rx+0xfc>
    579c:	f642 4384 	movw	r3, #11396	; 0x2c84
    57a0:	f2c0 0301 	movt	r3, #1
    57a4:	f107 0c10 	add.w	ip, r7, #16
    57a8:	469e      	mov	lr, r3
    57aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    57ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    57b2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    57b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    57ba:	e89e 0003 	ldmia.w	lr, {r0, r1}
    57be:	f8cc 0000 	str.w	r0, [ip]
    57c2:	f10c 0c04 	add.w	ip, ip, #4
    57c6:	f8ac 1000 	strh.w	r1, [ip]
    57ca:	f10c 0c02 	add.w	ip, ip, #2
    57ce:	ea4f 4311 	mov.w	r3, r1, lsr #16
    57d2:	f88c 3000 	strb.w	r3, [ip]
    57d6:	f107 0310 	add.w	r3, r7, #16
    57da:	4618      	mov	r0, r3
    57dc:	f04f 01ce 	mov.w	r1, #206	; 0xce
    57e0:	f7fb fc5e 	bl	10a0 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    57e4:	68fb      	ldr	r3, [r7, #12]
    57e6:	2b00      	cmp	r3, #0
    57e8:	d054      	beq.n	5894 <UART_get_rx+0x1ac>
    57ea:	68bb      	ldr	r3, [r7, #8]
    57ec:	2b00      	cmp	r3, #0
    57ee:	d051      	beq.n	5894 <UART_get_rx+0x1ac>
    57f0:	687b      	ldr	r3, [r7, #4]
    57f2:	2b00      	cmp	r3, #0
    57f4:	d04e      	beq.n	5894 <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    57f6:	f04f 0300 	mov.w	r3, #0
    57fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    57fc:	68fb      	ldr	r3, [r7, #12]
    57fe:	681b      	ldr	r3, [r3, #0]
    5800:	f103 0310 	add.w	r3, r3, #16
    5804:	4618      	mov	r0, r3
    5806:	f7fb fc91 	bl	112c <HW_get_8bit_reg>
    580a:	4603      	mov	r3, r0
    580c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    5810:	68fb      	ldr	r3, [r7, #12]
    5812:	791a      	ldrb	r2, [r3, #4]
    5814:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    5818:	ea42 0303 	orr.w	r3, r2, r3
    581c:	b2da      	uxtb	r2, r3
    581e:	68fb      	ldr	r3, [r7, #12]
    5820:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    5822:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    5826:	f003 0302 	and.w	r3, r3, #2
    582a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    582e:	e029      	b.n	5884 <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    5830:	68ba      	ldr	r2, [r7, #8]
    5832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5834:	eb02 0403 	add.w	r4, r2, r3
    5838:	68fb      	ldr	r3, [r7, #12]
    583a:	681b      	ldr	r3, [r3, #0]
    583c:	f103 0304 	add.w	r3, r3, #4
    5840:	4618      	mov	r0, r3
    5842:	f7fb fc73 	bl	112c <HW_get_8bit_reg>
    5846:	4603      	mov	r3, r0
    5848:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    584a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    584c:	f103 0301 	add.w	r3, r3, #1
    5850:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    5852:	68fb      	ldr	r3, [r7, #12]
    5854:	681b      	ldr	r3, [r3, #0]
    5856:	f103 0310 	add.w	r3, r3, #16
    585a:	4618      	mov	r0, r3
    585c:	f7fb fc66 	bl	112c <HW_get_8bit_reg>
    5860:	4603      	mov	r3, r0
    5862:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    5866:	68fb      	ldr	r3, [r7, #12]
    5868:	791a      	ldrb	r2, [r3, #4]
    586a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    586e:	ea42 0303 	orr.w	r3, r2, r3
    5872:	b2da      	uxtb	r2, r3
    5874:	68fb      	ldr	r3, [r7, #12]
    5876:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    5878:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    587c:	f003 0302 	and.w	r3, r3, #2
    5880:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    5884:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    5888:	2b00      	cmp	r3, #0
    588a:	d003      	beq.n	5894 <UART_get_rx+0x1ac>
    588c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    588e:	687b      	ldr	r3, [r7, #4]
    5890:	429a      	cmp	r2, r3
    5892:	d3cd      	bcc.n	5830 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    5894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    5896:	4618      	mov	r0, r3
    5898:	f107 0744 	add.w	r7, r7, #68	; 0x44
    589c:	46bd      	mov	sp, r7
    589e:	bd90      	pop	{r4, r7, pc}

000058a0 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    58a0:	b580      	push	{r7, lr}
    58a2:	b08e      	sub	sp, #56	; 0x38
    58a4:	af00      	add	r7, sp, #0
    58a6:	6078      	str	r0, [r7, #4]
    58a8:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    58aa:	687b      	ldr	r3, [r7, #4]
    58ac:	2b00      	cmp	r3, #0
    58ae:	d123      	bne.n	58f8 <UART_polled_tx_string+0x58>
    58b0:	f642 4384 	movw	r3, #11396	; 0x2c84
    58b4:	f2c0 0301 	movt	r3, #1
    58b8:	f107 0c08 	add.w	ip, r7, #8
    58bc:	469e      	mov	lr, r3
    58be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    58c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    58c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    58ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    58ce:	e89e 0003 	ldmia.w	lr, {r0, r1}
    58d2:	f8cc 0000 	str.w	r0, [ip]
    58d6:	f10c 0c04 	add.w	ip, ip, #4
    58da:	f8ac 1000 	strh.w	r1, [ip]
    58de:	f10c 0c02 	add.w	ip, ip, #2
    58e2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    58e6:	f88c 3000 	strb.w	r3, [ip]
    58ea:	f107 0308 	add.w	r3, r7, #8
    58ee:	4618      	mov	r0, r3
    58f0:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    58f4:	f7fb fbd4 	bl	10a0 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    58f8:	683b      	ldr	r3, [r7, #0]
    58fa:	2b00      	cmp	r3, #0
    58fc:	d123      	bne.n	5946 <UART_polled_tx_string+0xa6>
    58fe:	f642 4384 	movw	r3, #11396	; 0x2c84
    5902:	f2c0 0301 	movt	r3, #1
    5906:	f107 0c08 	add.w	ip, r7, #8
    590a:	469e      	mov	lr, r3
    590c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5910:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5914:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5918:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    591c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5920:	f8cc 0000 	str.w	r0, [ip]
    5924:	f10c 0c04 	add.w	ip, ip, #4
    5928:	f8ac 1000 	strh.w	r1, [ip]
    592c:	f10c 0c02 	add.w	ip, ip, #2
    5930:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5934:	f88c 3000 	strb.w	r3, [ip]
    5938:	f107 0308 	add.w	r3, r7, #8
    593c:	4618      	mov	r0, r3
    593e:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    5942:	f7fb fbad 	bl	10a0 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    5946:	687b      	ldr	r3, [r7, #4]
    5948:	2b00      	cmp	r3, #0
    594a:	d02a      	beq.n	59a2 <UART_polled_tx_string+0x102>
    594c:	683b      	ldr	r3, [r7, #0]
    594e:	2b00      	cmp	r3, #0
    5950:	d027      	beq.n	59a2 <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    5952:	f04f 0300 	mov.w	r3, #0
    5956:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    5958:	e01d      	b.n	5996 <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    595a:	687b      	ldr	r3, [r7, #4]
    595c:	681b      	ldr	r3, [r3, #0]
    595e:	f103 0310 	add.w	r3, r3, #16
    5962:	4618      	mov	r0, r3
    5964:	f7fb fbe2 	bl	112c <HW_get_8bit_reg>
    5968:	4603      	mov	r3, r0
    596a:	f003 0301 	and.w	r3, r3, #1
    596e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    5972:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    5976:	2b00      	cmp	r3, #0
    5978:	d0ef      	beq.n	595a <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    597a:	687b      	ldr	r3, [r7, #4]
    597c:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    597e:	6839      	ldr	r1, [r7, #0]
    5980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5982:	440b      	add	r3, r1
    5984:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5986:	4610      	mov	r0, r2
    5988:	4619      	mov	r1, r3
    598a:	f7fb fbcd 	bl	1128 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    598e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5990:	f103 0301 	add.w	r3, r3, #1
    5994:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    5996:	683a      	ldr	r2, [r7, #0]
    5998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    599a:	4413      	add	r3, r2
    599c:	781b      	ldrb	r3, [r3, #0]
    599e:	2b00      	cmp	r3, #0
    59a0:	d1db      	bne.n	595a <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    59a2:	f107 0738 	add.w	r7, r7, #56	; 0x38
    59a6:	46bd      	mov	sp, r7
    59a8:	bd80      	pop	{r7, pc}
    59aa:	bf00      	nop

000059ac <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    59ac:	b580      	push	{r7, lr}
    59ae:	b08c      	sub	sp, #48	; 0x30
    59b0:	af00      	add	r7, sp, #0
    59b2:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    59b4:	f04f 33ff 	mov.w	r3, #4294967295
    59b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    59bc:	687b      	ldr	r3, [r7, #4]
    59be:	2b00      	cmp	r3, #0
    59c0:	d123      	bne.n	5a0a <UART_get_rx_status+0x5e>
    59c2:	f642 4384 	movw	r3, #11396	; 0x2c84
    59c6:	f2c0 0301 	movt	r3, #1
    59ca:	f107 0c08 	add.w	ip, r7, #8
    59ce:	469e      	mov	lr, r3
    59d0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    59d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    59d8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    59dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    59e0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    59e4:	f8cc 0000 	str.w	r0, [ip]
    59e8:	f10c 0c04 	add.w	ip, ip, #4
    59ec:	f8ac 1000 	strh.w	r1, [ip]
    59f0:	f10c 0c02 	add.w	ip, ip, #2
    59f4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    59f8:	f88c 3000 	strb.w	r3, [ip]
    59fc:	f107 0308 	add.w	r3, r7, #8
    5a00:	4618      	mov	r0, r3
    5a02:	f44f 718a 	mov.w	r1, #276	; 0x114
    5a06:	f7fb fb4b 	bl	10a0 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    5a0a:	687b      	ldr	r3, [r7, #4]
    5a0c:	2b00      	cmp	r3, #0
    5a0e:	d00b      	beq.n	5a28 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    5a10:	687b      	ldr	r3, [r7, #4]
    5a12:	791b      	ldrb	r3, [r3, #4]
    5a14:	f003 031c 	and.w	r3, r3, #28
    5a18:	ea4f 03a3 	mov.w	r3, r3, asr #2
    5a1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    5a20:	687b      	ldr	r3, [r7, #4]
    5a22:	f04f 0200 	mov.w	r2, #0
    5a26:	711a      	strb	r2, [r3, #4]
    }
    return status;
    5a28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    5a2c:	4618      	mov	r0, r3
    5a2e:	f107 0730 	add.w	r7, r7, #48	; 0x30
    5a32:	46bd      	mov	sp, r7
    5a34:	bd80      	pop	{r7, pc}
    5a36:	bf00      	nop

00005a38 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
    5a38:	b580      	push	{r7, lr}
    5a3a:	b08c      	sub	sp, #48	; 0x30
    5a3c:	af00      	add	r7, sp, #0
    5a3e:	60f8      	str	r0, [r7, #12]
    5a40:	60b9      	str	r1, [r7, #8]
    5a42:	607a      	str	r2, [r7, #4]
    5a44:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
    5a46:	68fb      	ldr	r3, [r7, #12]
    5a48:	68ba      	ldr	r2, [r7, #8]
    5a4a:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
    5a4c:	68fb      	ldr	r3, [r7, #12]
    5a4e:	681b      	ldr	r3, [r3, #0]
    5a50:	f103 0308 	add.w	r3, r3, #8
    5a54:	4618      	mov	r0, r3
    5a56:	f04f 0100 	mov.w	r1, #0
    5a5a:	f7fb fb65 	bl	1128 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
    5a5e:	68fb      	ldr	r3, [r7, #12]
    5a60:	681b      	ldr	r3, [r3, #0]
    5a62:	f103 030c 	add.w	r3, r3, #12
    5a66:	4618      	mov	r0, r3
    5a68:	f04f 0100 	mov.w	r1, #0
    5a6c:	f7fb fb5c 	bl	1128 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
    5a70:	68fb      	ldr	r3, [r7, #12]
    5a72:	681b      	ldr	r3, [r3, #0]
    5a74:	4618      	mov	r0, r3
    5a76:	6879      	ldr	r1, [r7, #4]
    5a78:	f7fb fb26 	bl	10c8 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
    5a7c:	683b      	ldr	r3, [r7, #0]
    5a7e:	2b00      	cmp	r3, #0
    5a80:	d117      	bne.n	5ab2 <PWM_init+0x7a>
    5a82:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5a86:	f2c0 0301 	movt	r3, #1
    5a8a:	f107 0c10 	add.w	ip, r7, #16
    5a8e:	469e      	mov	lr, r3
    5a90:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5a94:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5a98:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5a9c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5aa0:	f8ac 3000 	strh.w	r3, [ip]
    5aa4:	f107 0310 	add.w	r3, r7, #16
    5aa8:	4618      	mov	r0, r3
    5aaa:	f04f 01ae 	mov.w	r1, #174	; 0xae
    5aae:	f7fb faf7 	bl	10a0 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
    5ab2:	68fb      	ldr	r3, [r7, #12]
    5ab4:	681b      	ldr	r3, [r3, #0]
    5ab6:	f103 0304 	add.w	r3, r3, #4
    5aba:	4618      	mov	r0, r3
    5abc:	6839      	ldr	r1, [r7, #0]
    5abe:	f7fb fb03 	bl	10c8 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
    5ac2:	68fb      	ldr	r3, [r7, #12]
    5ac4:	681b      	ldr	r3, [r3, #0]
    5ac6:	f103 0310 	add.w	r3, r3, #16
    5aca:	4618      	mov	r0, r3
    5acc:	f04f 0100 	mov.w	r1, #0
    5ad0:	f7fb fafa 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
    5ad4:	68fb      	ldr	r3, [r7, #12]
    5ad6:	681b      	ldr	r3, [r3, #0]
    5ad8:	f103 0318 	add.w	r3, r3, #24
    5adc:	4618      	mov	r0, r3
    5ade:	f04f 0100 	mov.w	r1, #0
    5ae2:	f7fb faf1 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
    5ae6:	68fb      	ldr	r3, [r7, #12]
    5ae8:	681b      	ldr	r3, [r3, #0]
    5aea:	f103 0320 	add.w	r3, r3, #32
    5aee:	4618      	mov	r0, r3
    5af0:	f04f 0100 	mov.w	r1, #0
    5af4:	f7fb fae8 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
    5af8:	68fb      	ldr	r3, [r7, #12]
    5afa:	681b      	ldr	r3, [r3, #0]
    5afc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    5b00:	4618      	mov	r0, r3
    5b02:	f04f 0100 	mov.w	r1, #0
    5b06:	f7fb fadf 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
    5b0a:	68fb      	ldr	r3, [r7, #12]
    5b0c:	681b      	ldr	r3, [r3, #0]
    5b0e:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5b12:	4618      	mov	r0, r3
    5b14:	f04f 0100 	mov.w	r1, #0
    5b18:	f7fb fad6 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
    5b1c:	68fb      	ldr	r3, [r7, #12]
    5b1e:	681b      	ldr	r3, [r3, #0]
    5b20:	f103 0338 	add.w	r3, r3, #56	; 0x38
    5b24:	4618      	mov	r0, r3
    5b26:	f04f 0100 	mov.w	r1, #0
    5b2a:	f7fb facd 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
    5b2e:	68fb      	ldr	r3, [r7, #12]
    5b30:	681b      	ldr	r3, [r3, #0]
    5b32:	f103 0340 	add.w	r3, r3, #64	; 0x40
    5b36:	4618      	mov	r0, r3
    5b38:	f04f 0100 	mov.w	r1, #0
    5b3c:	f7fb fac4 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
    5b40:	68fb      	ldr	r3, [r7, #12]
    5b42:	681b      	ldr	r3, [r3, #0]
    5b44:	f103 0348 	add.w	r3, r3, #72	; 0x48
    5b48:	4618      	mov	r0, r3
    5b4a:	f04f 0100 	mov.w	r1, #0
    5b4e:	f7fb fabb 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
    5b52:	68fb      	ldr	r3, [r7, #12]
    5b54:	681b      	ldr	r3, [r3, #0]
    5b56:	f103 0350 	add.w	r3, r3, #80	; 0x50
    5b5a:	4618      	mov	r0, r3
    5b5c:	f04f 0100 	mov.w	r1, #0
    5b60:	f7fb fab2 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
    5b64:	68fb      	ldr	r3, [r7, #12]
    5b66:	681b      	ldr	r3, [r3, #0]
    5b68:	f103 0358 	add.w	r3, r3, #88	; 0x58
    5b6c:	4618      	mov	r0, r3
    5b6e:	f04f 0100 	mov.w	r1, #0
    5b72:	f7fb faa9 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
    5b76:	68fb      	ldr	r3, [r7, #12]
    5b78:	681b      	ldr	r3, [r3, #0]
    5b7a:	f103 0360 	add.w	r3, r3, #96	; 0x60
    5b7e:	4618      	mov	r0, r3
    5b80:	f04f 0100 	mov.w	r1, #0
    5b84:	f7fb faa0 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
    5b88:	68fb      	ldr	r3, [r7, #12]
    5b8a:	681b      	ldr	r3, [r3, #0]
    5b8c:	f103 0368 	add.w	r3, r3, #104	; 0x68
    5b90:	4618      	mov	r0, r3
    5b92:	f04f 0100 	mov.w	r1, #0
    5b96:	f7fb fa97 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
    5b9a:	68fb      	ldr	r3, [r7, #12]
    5b9c:	681b      	ldr	r3, [r3, #0]
    5b9e:	f103 0370 	add.w	r3, r3, #112	; 0x70
    5ba2:	4618      	mov	r0, r3
    5ba4:	f04f 0100 	mov.w	r1, #0
    5ba8:	f7fb fa8e 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
    5bac:	68fb      	ldr	r3, [r7, #12]
    5bae:	681b      	ldr	r3, [r3, #0]
    5bb0:	f103 0378 	add.w	r3, r3, #120	; 0x78
    5bb4:	4618      	mov	r0, r3
    5bb6:	f04f 0100 	mov.w	r1, #0
    5bba:	f7fb fa85 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
    5bbe:	68fb      	ldr	r3, [r7, #12]
    5bc0:	681b      	ldr	r3, [r3, #0]
    5bc2:	f103 0380 	add.w	r3, r3, #128	; 0x80
    5bc6:	4618      	mov	r0, r3
    5bc8:	f04f 0100 	mov.w	r1, #0
    5bcc:	f7fb fa7c 	bl	10c8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
    5bd0:	68fb      	ldr	r3, [r7, #12]
    5bd2:	681b      	ldr	r3, [r3, #0]
    5bd4:	f103 0388 	add.w	r3, r3, #136	; 0x88
    5bd8:	4618      	mov	r0, r3
    5bda:	f04f 0100 	mov.w	r1, #0
    5bde:	f7fb fa73 	bl	10c8 <HW_set_32bit_reg>
}
    5be2:	f107 0730 	add.w	r7, r7, #48	; 0x30
    5be6:	46bd      	mov	sp, r7
    5be8:	bd80      	pop	{r7, pc}
    5bea:	bf00      	nop

00005bec <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    5bec:	b580      	push	{r7, lr}
    5bee:	b092      	sub	sp, #72	; 0x48
    5bf0:	af00      	add	r7, sp, #0
    5bf2:	6078      	str	r0, [r7, #4]
    5bf4:	460b      	mov	r3, r1
    5bf6:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5bf8:	78fb      	ldrb	r3, [r7, #3]
    5bfa:	2b00      	cmp	r3, #0
    5bfc:	d117      	bne.n	5c2e <PWM_enable+0x42>
    5bfe:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5c02:	f2c0 0301 	movt	r3, #1
    5c06:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    5c0a:	469e      	mov	lr, r3
    5c0c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5c10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5c14:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5c18:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5c1c:	f8ac 3000 	strh.w	r3, [ip]
    5c20:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5c24:	4618      	mov	r0, r3
    5c26:	f04f 01d3 	mov.w	r1, #211	; 0xd3
    5c2a:	f7fb fa39 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5c2e:	78fb      	ldrb	r3, [r7, #3]
    5c30:	2b10      	cmp	r3, #16
    5c32:	d917      	bls.n	5c64 <PWM_enable+0x78>
    5c34:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5c38:	f2c0 0301 	movt	r3, #1
    5c3c:	f107 0c08 	add.w	ip, r7, #8
    5c40:	469e      	mov	lr, r3
    5c42:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5c46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5c4a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5c4e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5c52:	f8ac 3000 	strh.w	r3, [ip]
    5c56:	f107 0308 	add.w	r3, r7, #8
    5c5a:	4618      	mov	r0, r3
    5c5c:	f04f 01d4 	mov.w	r1, #212	; 0xd4
    5c60:	f7fb fa1e 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5c64:	78fb      	ldrb	r3, [r7, #3]
    5c66:	2b00      	cmp	r3, #0
    5c68:	d046      	beq.n	5cf8 <PWM_enable+0x10c>
    5c6a:	78fb      	ldrb	r3, [r7, #3]
    5c6c:	2b10      	cmp	r3, #16
    5c6e:	d843      	bhi.n	5cf8 <PWM_enable+0x10c>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    5c70:	78fa      	ldrb	r2, [r7, #3]
    5c72:	f642 43ac 	movw	r3, #11436	; 0x2cac
    5c76:	f2c0 0301 	movt	r3, #1
    5c7a:	5c9b      	ldrb	r3, [r3, r2]
    5c7c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        if ( pwm_id < PWM_9 )
    5c80:	78fb      	ldrb	r3, [r7, #3]
    5c82:	2b08      	cmp	r3, #8
    5c84:	d81c      	bhi.n	5cc0 <PWM_enable+0xd4>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    5c86:	687b      	ldr	r3, [r7, #4]
    5c88:	681b      	ldr	r3, [r3, #0]
    5c8a:	f103 0308 	add.w	r3, r3, #8
    5c8e:	4618      	mov	r0, r3
    5c90:	f7fb fa4c 	bl	112c <HW_get_8bit_reg>
    5c94:	4603      	mov	r3, r0
    5c96:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables |= pwm_id_mask;
    5c9a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    5c9e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5ca2:	ea42 0303 	orr.w	r3, r2, r3
    5ca6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5caa:	687b      	ldr	r3, [r7, #4]
    5cac:	681b      	ldr	r3, [r3, #0]
    5cae:	f103 0208 	add.w	r2, r3, #8
    5cb2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5cb6:	4610      	mov	r0, r2
    5cb8:	4619      	mov	r1, r3
    5cba:	f7fb fa35 	bl	1128 <HW_set_8bit_reg>
    5cbe:	e01b      	b.n	5cf8 <PWM_enable+0x10c>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    5cc0:	687b      	ldr	r3, [r7, #4]
    5cc2:	681b      	ldr	r3, [r3, #0]
    5cc4:	f103 030c 	add.w	r3, r3, #12
    5cc8:	4618      	mov	r0, r3
    5cca:	f7fb fa2f 	bl	112c <HW_get_8bit_reg>
    5cce:	4603      	mov	r3, r0
    5cd0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables |= pwm_id_mask;
    5cd4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    5cd8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5cdc:	ea42 0303 	orr.w	r3, r2, r3
    5ce0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5ce4:	687b      	ldr	r3, [r7, #4]
    5ce6:	681b      	ldr	r3, [r3, #0]
    5ce8:	f103 020c 	add.w	r2, r3, #12
    5cec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5cf0:	4610      	mov	r0, r2
    5cf2:	4619      	mov	r1, r3
    5cf4:	f7fb fa18 	bl	1128 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
    5cf8:	f107 0748 	add.w	r7, r7, #72	; 0x48
    5cfc:	46bd      	mov	sp, r7
    5cfe:	bd80      	pop	{r7, pc}

00005d00 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    5d00:	b580      	push	{r7, lr}
    5d02:	b092      	sub	sp, #72	; 0x48
    5d04:	af00      	add	r7, sp, #0
    5d06:	6078      	str	r0, [r7, #4]
    5d08:	460b      	mov	r3, r1
    5d0a:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5d0c:	78fb      	ldrb	r3, [r7, #3]
    5d0e:	2b00      	cmp	r3, #0
    5d10:	d117      	bne.n	5d42 <PWM_disable+0x42>
    5d12:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5d16:	f2c0 0301 	movt	r3, #1
    5d1a:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    5d1e:	469e      	mov	lr, r3
    5d20:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5d24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5d28:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5d2c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5d30:	f8ac 3000 	strh.w	r3, [ip]
    5d34:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5d38:	4618      	mov	r0, r3
    5d3a:	f240 1101 	movw	r1, #257	; 0x101
    5d3e:	f7fb f9af 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5d42:	78fb      	ldrb	r3, [r7, #3]
    5d44:	2b10      	cmp	r3, #16
    5d46:	d917      	bls.n	5d78 <PWM_disable+0x78>
    5d48:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5d4c:	f2c0 0301 	movt	r3, #1
    5d50:	f107 0c08 	add.w	ip, r7, #8
    5d54:	469e      	mov	lr, r3
    5d56:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5d5a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5d5e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5d62:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5d66:	f8ac 3000 	strh.w	r3, [ip]
    5d6a:	f107 0308 	add.w	r3, r7, #8
    5d6e:	4618      	mov	r0, r3
    5d70:	f44f 7181 	mov.w	r1, #258	; 0x102
    5d74:	f7fb f994 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5d78:	78fb      	ldrb	r3, [r7, #3]
    5d7a:	2b00      	cmp	r3, #0
    5d7c:	d04c      	beq.n	5e18 <PWM_disable+0x118>
    5d7e:	78fb      	ldrb	r3, [r7, #3]
    5d80:	2b10      	cmp	r3, #16
    5d82:	d849      	bhi.n	5e18 <PWM_disable+0x118>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    5d84:	78fa      	ldrb	r2, [r7, #3]
    5d86:	f642 43ac 	movw	r3, #11436	; 0x2cac
    5d8a:	f2c0 0301 	movt	r3, #1
    5d8e:	5c9b      	ldrb	r3, [r3, r2]
    5d90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        if ( pwm_id < PWM_9 )
    5d94:	78fb      	ldrb	r3, [r7, #3]
    5d96:	2b08      	cmp	r3, #8
    5d98:	d81f      	bhi.n	5dda <PWM_disable+0xda>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    5d9a:	687b      	ldr	r3, [r7, #4]
    5d9c:	681b      	ldr	r3, [r3, #0]
    5d9e:	f103 0308 	add.w	r3, r3, #8
    5da2:	4618      	mov	r0, r3
    5da4:	f7fb f9c2 	bl	112c <HW_get_8bit_reg>
    5da8:	4603      	mov	r3, r0
    5daa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables &= (uint8_t)~pwm_id_mask;
    5dae:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5db2:	ea6f 0303 	mvn.w	r3, r3
    5db6:	b2da      	uxtb	r2, r3
    5db8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5dbc:	ea02 0303 	and.w	r3, r2, r3
    5dc0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5dc4:	687b      	ldr	r3, [r7, #4]
    5dc6:	681b      	ldr	r3, [r3, #0]
    5dc8:	f103 0208 	add.w	r2, r3, #8
    5dcc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5dd0:	4610      	mov	r0, r2
    5dd2:	4619      	mov	r1, r3
    5dd4:	f7fb f9a8 	bl	1128 <HW_set_8bit_reg>
    5dd8:	e01e      	b.n	5e18 <PWM_disable+0x118>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    5dda:	687b      	ldr	r3, [r7, #4]
    5ddc:	681b      	ldr	r3, [r3, #0]
    5dde:	f103 030c 	add.w	r3, r3, #12
    5de2:	4618      	mov	r0, r3
    5de4:	f7fb f9a2 	bl	112c <HW_get_8bit_reg>
    5de8:	4603      	mov	r3, r0
    5dea:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables &= (uint8_t)~pwm_id_mask;
    5dee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5df2:	ea6f 0303 	mvn.w	r3, r3
    5df6:	b2da      	uxtb	r2, r3
    5df8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5dfc:	ea02 0303 	and.w	r3, r2, r3
    5e00:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5e04:	687b      	ldr	r3, [r7, #4]
    5e06:	681b      	ldr	r3, [r3, #0]
    5e08:	f103 020c 	add.w	r2, r3, #12
    5e0c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5e10:	4610      	mov	r0, r2
    5e12:	4619      	mov	r1, r3
    5e14:	f7fb f988 	bl	1128 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
    5e18:	f107 0748 	add.w	r7, r7, #72	; 0x48
    5e1c:	46bd      	mov	sp, r7
    5e1e:	bd80      	pop	{r7, pc}

00005e20 <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
    5e20:	b580      	push	{r7, lr}
    5e22:	b08a      	sub	sp, #40	; 0x28
    5e24:	af00      	add	r7, sp, #0
    5e26:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
    5e28:	687b      	ldr	r3, [r7, #4]
    5e2a:	681b      	ldr	r3, [r3, #0]
    5e2c:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5e30:	4618      	mov	r0, r3
    5e32:	f04f 0101 	mov.w	r1, #1
    5e36:	f7fb f95f 	bl	10f8 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
    5e3a:	687b      	ldr	r3, [r7, #4]
    5e3c:	681b      	ldr	r3, [r3, #0]
    5e3e:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5e42:	4618      	mov	r0, r3
    5e44:	f7fb f95a 	bl	10fc <HW_get_16bit_reg>
    5e48:	4603      	mov	r3, r0
    5e4a:	2b01      	cmp	r3, #1
    5e4c:	d017      	beq.n	5e7e <PWM_enable_synch_update+0x5e>
    5e4e:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5e52:	f2c0 0301 	movt	r3, #1
    5e56:	f107 0c08 	add.w	ip, r7, #8
    5e5a:	469e      	mov	lr, r3
    5e5c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5e60:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5e64:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5e68:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5e6c:	f8ac 3000 	strh.w	r3, [ip]
    5e70:	f107 0308 	add.w	r3, r7, #8
    5e74:	4618      	mov	r0, r3
    5e76:	f44f 7198 	mov.w	r1, #304	; 0x130
    5e7a:	f7fb f911 	bl	10a0 <HAL_assert_fail>
}
    5e7e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5e82:	46bd      	mov	sp, r7
    5e84:	bd80      	pop	{r7, pc}
    5e86:	bf00      	nop

00005e88 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
    5e88:	b580      	push	{r7, lr}
    5e8a:	b08a      	sub	sp, #40	; 0x28
    5e8c:	af00      	add	r7, sp, #0
    5e8e:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
    5e90:	687b      	ldr	r3, [r7, #4]
    5e92:	681b      	ldr	r3, [r3, #0]
    5e94:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5e98:	4618      	mov	r0, r3
    5e9a:	f04f 0100 	mov.w	r1, #0
    5e9e:	f7fb f92b 	bl	10f8 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
    5ea2:	687b      	ldr	r3, [r7, #4]
    5ea4:	681b      	ldr	r3, [r3, #0]
    5ea6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5eaa:	4618      	mov	r0, r3
    5eac:	f7fb f926 	bl	10fc <HW_get_16bit_reg>
    5eb0:	4603      	mov	r3, r0
    5eb2:	2b00      	cmp	r3, #0
    5eb4:	d017      	beq.n	5ee6 <PWM_disable_synch_update+0x5e>
    5eb6:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5eba:	f2c0 0301 	movt	r3, #1
    5ebe:	f107 0c08 	add.w	ip, r7, #8
    5ec2:	469e      	mov	lr, r3
    5ec4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5ec8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5ecc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5ed0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5ed4:	f8ac 3000 	strh.w	r3, [ip]
    5ed8:	f107 0308 	add.w	r3, r7, #8
    5edc:	4618      	mov	r0, r3
    5ede:	f44f 71a1 	mov.w	r1, #322	; 0x142
    5ee2:	f7fb f8dd 	bl	10a0 <HAL_assert_fail>
}
    5ee6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5eea:	46bd      	mov	sp, r7
    5eec:	bd80      	pop	{r7, pc}
    5eee:	bf00      	nop

00005ef0 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
    5ef0:	b580      	push	{r7, lr}
    5ef2:	b0a8      	sub	sp, #160	; 0xa0
    5ef4:	af00      	add	r7, sp, #0
    5ef6:	60f8      	str	r0, [r7, #12]
    5ef8:	460b      	mov	r3, r1
    5efa:	607a      	str	r2, [r7, #4]
    5efc:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5efe:	7afb      	ldrb	r3, [r7, #11]
    5f00:	2b00      	cmp	r3, #0
    5f02:	d117      	bne.n	5f34 <PWM_set_duty_cycle+0x44>
    5f04:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5f08:	f2c0 0301 	movt	r3, #1
    5f0c:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    5f10:	469e      	mov	lr, r3
    5f12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5f1a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5f1e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5f22:	f8ac 3000 	strh.w	r3, [ip]
    5f26:	f107 0374 	add.w	r3, r7, #116	; 0x74
    5f2a:	4618      	mov	r0, r3
    5f2c:	f44f 71a9 	mov.w	r1, #338	; 0x152
    5f30:	f7fb f8b6 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5f34:	7afb      	ldrb	r3, [r7, #11]
    5f36:	2b10      	cmp	r3, #16
    5f38:	d917      	bls.n	5f6a <PWM_set_duty_cycle+0x7a>
    5f3a:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5f3e:	f2c0 0301 	movt	r3, #1
    5f42:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    5f46:	469e      	mov	lr, r3
    5f48:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5f50:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5f54:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5f58:	f8ac 3000 	strh.w	r3, [ip]
    5f5c:	f107 0354 	add.w	r3, r7, #84	; 0x54
    5f60:	4618      	mov	r0, r3
    5f62:	f240 1153 	movw	r1, #339	; 0x153
    5f66:	f7fb f89b 	bl	10a0 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    5f6a:	68fb      	ldr	r3, [r7, #12]
    5f6c:	681b      	ldr	r3, [r3, #0]
    5f6e:	f103 0304 	add.w	r3, r3, #4
    5f72:	4618      	mov	r0, r3
    5f74:	f7fb f8aa 	bl	10cc <HW_get_32bit_reg>
    5f78:	4603      	mov	r3, r0
    5f7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_ASSERT( duty_cycle <= period );
    5f7e:	687a      	ldr	r2, [r7, #4]
    5f80:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
    5f84:	429a      	cmp	r2, r3
    5f86:	d917      	bls.n	5fb8 <PWM_set_duty_cycle+0xc8>
    5f88:	f642 53b0 	movw	r3, #11696	; 0x2db0
    5f8c:	f2c0 0301 	movt	r3, #1
    5f90:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    5f94:	469e      	mov	lr, r3
    5f96:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5f9e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5fa2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5fa6:	f8ac 3000 	strh.w	r3, [ip]
    5faa:	f107 0334 	add.w	r3, r7, #52	; 0x34
    5fae:	4618      	mov	r0, r3
    5fb0:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    5fb4:	f7fb f874 	bl	10a0 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5fb8:	7afb      	ldrb	r3, [r7, #11]
    5fba:	2b00      	cmp	r3, #0
    5fbc:	d05f      	beq.n	607e <PWM_set_duty_cycle+0x18e>
    5fbe:	7afb      	ldrb	r3, [r7, #11]
    5fc0:	2b10      	cmp	r3, #16
    5fc2:	d85c      	bhi.n	607e <PWM_set_duty_cycle+0x18e>
    {
        if ( duty_cycle == 0u )
    5fc4:	687b      	ldr	r3, [r7, #4]
    5fc6:	2b00      	cmp	r3, #0
    5fc8:	d105      	bne.n	5fd6 <PWM_set_duty_cycle+0xe6>
        {
            PWM_disable( pwm_inst, pwm_id );
    5fca:	7afb      	ldrb	r3, [r7, #11]
    5fcc:	68f8      	ldr	r0, [r7, #12]
    5fce:	4619      	mov	r1, r3
    5fd0:	f7ff fe96 	bl	5d00 <PWM_disable>
    5fd4:	e053      	b.n	607e <PWM_set_duty_cycle+0x18e>
        }
        else
        {
            HW_set_32bit_reg
    5fd6:	68fb      	ldr	r3, [r7, #12]
    5fd8:	681a      	ldr	r2, [r3, #0]
    5fda:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    5fdc:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    5fe0:	f2c0 0301 	movt	r3, #1
    5fe4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
    5fe8:	4413      	add	r3, r2
    5fea:	4618      	mov	r0, r3
    5fec:	f04f 0100 	mov.w	r1, #0
    5ff0:	f7fb f86a 	bl	10c8 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
    5ff4:	68fb      	ldr	r3, [r7, #12]
    5ff6:	681a      	ldr	r2, [r3, #0]
    5ff8:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    5ffa:	f642 5328 	movw	r3, #11560	; 0x2d28
    5ffe:	f2c0 0301 	movt	r3, #1
    6002:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
    6006:	4413      	add	r3, r2
    6008:	4618      	mov	r0, r3
    600a:	6879      	ldr	r1, [r7, #4]
    600c:	f7fb f85c 	bl	10c8 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
    6010:	7afa      	ldrb	r2, [r7, #11]
    6012:	f642 5328 	movw	r3, #11560	; 0x2d28
    6016:	f2c0 0301 	movt	r3, #1
    601a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    601e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
    6022:	68fb      	ldr	r3, [r7, #12]
    6024:	681a      	ldr	r2, [r3, #0]
    6026:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
    602a:	4413      	add	r3, r2
    602c:	4618      	mov	r0, r3
    602e:	f7fb f87d 	bl	112c <HW_get_8bit_reg>
    6032:	4603      	mov	r3, r0
    6034:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
    6038:	687b      	ldr	r3, [r7, #4]
    603a:	b2db      	uxtb	r3, r3
    603c:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
    6040:	429a      	cmp	r2, r3
    6042:	d017      	beq.n	6074 <PWM_set_duty_cycle+0x184>
    6044:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6048:	f2c0 0301 	movt	r3, #1
    604c:	f107 0c14 	add.w	ip, r7, #20
    6050:	469e      	mov	lr, r3
    6052:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6056:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    605a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    605e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6062:	f8ac 3000 	strh.w	r3, [ip]
    6066:	f107 0314 	add.w	r3, r7, #20
    606a:	4618      	mov	r0, r3
    606c:	f240 117d 	movw	r1, #381	; 0x17d
    6070:	f7fb f816 	bl	10a0 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
    6074:	7afb      	ldrb	r3, [r7, #11]
    6076:	68f8      	ldr	r0, [r7, #12]
    6078:	4619      	mov	r1, r3
    607a:	f7ff fdb7 	bl	5bec <PWM_enable>
        }
    }
}
    607e:	f107 07a0 	add.w	r7, r7, #160	; 0xa0
    6082:	46bd      	mov	sp, r7
    6084:	bd80      	pop	{r7, pc}
    6086:	bf00      	nop

00006088 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
    6088:	b580      	push	{r7, lr}
    608a:	b0ba      	sub	sp, #232	; 0xe8
    608c:	af00      	add	r7, sp, #0
    608e:	60f8      	str	r0, [r7, #12]
    6090:	607a      	str	r2, [r7, #4]
    6092:	603b      	str	r3, [r7, #0]
    6094:	460b      	mov	r3, r1
    6096:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6098:	7afb      	ldrb	r3, [r7, #11]
    609a:	2b00      	cmp	r3, #0
    609c:	d117      	bne.n	60ce <PWM_set_edges+0x46>
    609e:	f642 53b0 	movw	r3, #11696	; 0x2db0
    60a2:	f2c0 0301 	movt	r3, #1
    60a6:	f107 0cb4 	add.w	ip, r7, #180	; 0xb4
    60aa:	469e      	mov	lr, r3
    60ac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    60b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    60b4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    60b8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    60bc:	f8ac 3000 	strh.w	r3, [ip]
    60c0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
    60c4:	4618      	mov	r0, r3
    60c6:	f44f 71c9 	mov.w	r1, #402	; 0x192
    60ca:	f7fa ffe9 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    60ce:	7afb      	ldrb	r3, [r7, #11]
    60d0:	2b10      	cmp	r3, #16
    60d2:	d917      	bls.n	6104 <PWM_set_edges+0x7c>
    60d4:	f642 53b0 	movw	r3, #11696	; 0x2db0
    60d8:	f2c0 0301 	movt	r3, #1
    60dc:	f107 0c94 	add.w	ip, r7, #148	; 0x94
    60e0:	469e      	mov	lr, r3
    60e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    60e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    60ea:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    60ee:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    60f2:	f8ac 3000 	strh.w	r3, [ip]
    60f6:	f107 0394 	add.w	r3, r7, #148	; 0x94
    60fa:	4618      	mov	r0, r3
    60fc:	f240 1193 	movw	r1, #403	; 0x193
    6100:	f7fa ffce 	bl	10a0 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    6104:	68fb      	ldr	r3, [r7, #12]
    6106:	681b      	ldr	r3, [r3, #0]
    6108:	f103 0304 	add.w	r3, r3, #4
    610c:	4618      	mov	r0, r3
    610e:	f7fa ffdd 	bl	10cc <HW_get_32bit_reg>
    6112:	4603      	mov	r3, r0
    6114:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_ASSERT( pos_edge <= period );
    6118:	687a      	ldr	r2, [r7, #4]
    611a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    611e:	429a      	cmp	r2, r3
    6120:	d917      	bls.n	6152 <PWM_set_edges+0xca>
    6122:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6126:	f2c0 0301 	movt	r3, #1
    612a:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    612e:	469e      	mov	lr, r3
    6130:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6134:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6138:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    613c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6140:	f8ac 3000 	strh.w	r3, [ip]
    6144:	f107 0374 	add.w	r3, r7, #116	; 0x74
    6148:	4618      	mov	r0, r3
    614a:	f240 119d 	movw	r1, #413	; 0x19d
    614e:	f7fa ffa7 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
    6152:	683a      	ldr	r2, [r7, #0]
    6154:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    6158:	429a      	cmp	r2, r3
    615a:	d917      	bls.n	618c <PWM_set_edges+0x104>
    615c:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6160:	f2c0 0301 	movt	r3, #1
    6164:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    6168:	469e      	mov	lr, r3
    616a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    616e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6172:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6176:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    617a:	f8ac 3000 	strh.w	r3, [ip]
    617e:	f107 0354 	add.w	r3, r7, #84	; 0x54
    6182:	4618      	mov	r0, r3
    6184:	f44f 71cf 	mov.w	r1, #414	; 0x19e
    6188:	f7fa ff8a 	bl	10a0 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    618c:	7afb      	ldrb	r3, [r7, #11]
    618e:	2b00      	cmp	r3, #0
    6190:	f000 8083 	beq.w	629a <PWM_set_edges+0x212>
    6194:	7afb      	ldrb	r3, [r7, #11]
    6196:	2b10      	cmp	r3, #16
    6198:	d87f      	bhi.n	629a <PWM_set_edges+0x212>
    {
        HW_set_32bit_reg
    619a:	68fb      	ldr	r3, [r7, #12]
    619c:	681a      	ldr	r2, [r3, #0]
    619e:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    61a0:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    61a4:	f2c0 0301 	movt	r3, #1
    61a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
    61ac:	4413      	add	r3, r2
    61ae:	4618      	mov	r0, r3
    61b0:	6879      	ldr	r1, [r7, #4]
    61b2:	f7fa ff89 	bl	10c8 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
    61b6:	7afa      	ldrb	r2, [r7, #11]
    61b8:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    61bc:	f2c0 0301 	movt	r3, #1
    61c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    61c4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
    61c8:	68fb      	ldr	r3, [r7, #12]
    61ca:	681a      	ldr	r2, [r3, #0]
    61cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    61d0:	4413      	add	r3, r2
    61d2:	4618      	mov	r0, r3
    61d4:	f7fa ffaa 	bl	112c <HW_get_8bit_reg>
    61d8:	4603      	mov	r3, r0
    61da:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    61de:	687b      	ldr	r3, [r7, #4]
    61e0:	b2db      	uxtb	r3, r3
    61e2:	f897 20db 	ldrb.w	r2, [r7, #219]	; 0xdb
    61e6:	429a      	cmp	r2, r3
    61e8:	d017      	beq.n	621a <PWM_set_edges+0x192>
    61ea:	f642 53b0 	movw	r3, #11696	; 0x2db0
    61ee:	f2c0 0301 	movt	r3, #1
    61f2:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    61f6:	469e      	mov	lr, r3
    61f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6200:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6204:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6208:	f8ac 3000 	strh.w	r3, [ip]
    620c:	f107 0334 	add.w	r3, r7, #52	; 0x34
    6210:	4618      	mov	r0, r3
    6212:	f240 11b5 	movw	r1, #437	; 0x1b5
    6216:	f7fa ff43 	bl	10a0 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
    621a:	68fb      	ldr	r3, [r7, #12]
    621c:	681a      	ldr	r2, [r3, #0]
    621e:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    6220:	f642 5328 	movw	r3, #11560	; 0x2d28
    6224:	f2c0 0301 	movt	r3, #1
    6228:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
    622c:	4413      	add	r3, r2
    622e:	4618      	mov	r0, r3
    6230:	6839      	ldr	r1, [r7, #0]
    6232:	f7fa ff49 	bl	10c8 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
    6236:	7afa      	ldrb	r2, [r7, #11]
    6238:	f642 5328 	movw	r3, #11560	; 0x2d28
    623c:	f2c0 0301 	movt	r3, #1
    6240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6244:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
    6248:	68fb      	ldr	r3, [r7, #12]
    624a:	681a      	ldr	r2, [r3, #0]
    624c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6250:	4413      	add	r3, r2
    6252:	4618      	mov	r0, r3
    6254:	f7fa ff6a 	bl	112c <HW_get_8bit_reg>
    6258:	4603      	mov	r3, r0
    625a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    625e:	683b      	ldr	r3, [r7, #0]
    6260:	b2db      	uxtb	r3, r3
    6262:	f897 20e3 	ldrb.w	r2, [r7, #227]	; 0xe3
    6266:	429a      	cmp	r2, r3
    6268:	d017      	beq.n	629a <PWM_set_edges+0x212>
    626a:	f642 53b0 	movw	r3, #11696	; 0x2db0
    626e:	f2c0 0301 	movt	r3, #1
    6272:	f107 0c14 	add.w	ip, r7, #20
    6276:	469e      	mov	lr, r3
    6278:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    627c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6280:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6284:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6288:	f8ac 3000 	strh.w	r3, [ip]
    628c:	f107 0314 	add.w	r3, r7, #20
    6290:	4618      	mov	r0, r3
    6292:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
    6296:	f7fa ff03 	bl	10a0 <HAL_assert_fail>
    }
#endif
    }
}
    629a:	f107 07e8 	add.w	r7, r7, #232	; 0xe8
    629e:	46bd      	mov	sp, r7
    62a0:	bd80      	pop	{r7, pc}
    62a2:	bf00      	nop

000062a4 <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    62a4:	b580      	push	{r7, lr}
    62a6:	b098      	sub	sp, #96	; 0x60
    62a8:	af00      	add	r7, sp, #0
    62aa:	6078      	str	r0, [r7, #4]
    62ac:	460b      	mov	r3, r1
    62ae:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
    62b0:	f04f 0300 	mov.w	r3, #0
    62b4:	657b      	str	r3, [r7, #84]	; 0x54
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    62b6:	78fb      	ldrb	r3, [r7, #3]
    62b8:	2b00      	cmp	r3, #0
    62ba:	d117      	bne.n	62ec <PWM_get_duty_cycle+0x48>
    62bc:	f642 53b0 	movw	r3, #11696	; 0x2db0
    62c0:	f2c0 0301 	movt	r3, #1
    62c4:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    62c8:	469e      	mov	lr, r3
    62ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62d2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    62d6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    62da:	f8ac 3000 	strh.w	r3, [ip]
    62de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    62e2:	4618      	mov	r0, r3
    62e4:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
    62e8:	f7fa feda 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    62ec:	78fb      	ldrb	r3, [r7, #3]
    62ee:	2b10      	cmp	r3, #16
    62f0:	d917      	bls.n	6322 <PWM_get_duty_cycle+0x7e>
    62f2:	f642 53b0 	movw	r3, #11696	; 0x2db0
    62f6:	f2c0 0301 	movt	r3, #1
    62fa:	f107 0c0c 	add.w	ip, r7, #12
    62fe:	469e      	mov	lr, r3
    6300:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6304:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6308:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    630c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6310:	f8ac 3000 	strh.w	r3, [ip]
    6314:	f107 030c 	add.w	r3, r7, #12
    6318:	4618      	mov	r0, r3
    631a:	f240 11e3 	movw	r1, #483	; 0x1e3
    631e:	f7fa febf 	bl	10a0 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6322:	78fb      	ldrb	r3, [r7, #3]
    6324:	2b00      	cmp	r3, #0
    6326:	d070      	beq.n	640a <PWM_get_duty_cycle+0x166>
    6328:	78fb      	ldrb	r3, [r7, #3]
    632a:	2b10      	cmp	r3, #16
    632c:	d86d      	bhi.n	640a <PWM_get_duty_cycle+0x166>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    632e:	78fa      	ldrb	r2, [r7, #3]
    6330:	f642 43ac 	movw	r3, #11436	; 0x2cac
    6334:	f2c0 0301 	movt	r3, #1
    6338:	5c9b      	ldrb	r3, [r3, r2]
    633a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
    633e:	78fb      	ldrb	r3, [r7, #3]
    6340:	2b08      	cmp	r3, #8
    6342:	d812      	bhi.n	636a <PWM_get_duty_cycle+0xc6>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    6344:	687b      	ldr	r3, [r7, #4]
    6346:	681b      	ldr	r3, [r3, #0]
    6348:	f103 0308 	add.w	r3, r3, #8
    634c:	4618      	mov	r0, r3
    634e:	f7fa feed 	bl	112c <HW_get_8bit_reg>
    6352:	4603      	mov	r3, r0
    6354:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            pwm_enables &= pwm_id_mask;
    6358:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
    635c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    6360:	ea02 0303 	and.w	r3, r2, r3
    6364:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    6368:	e011      	b.n	638e <PWM_get_duty_cycle+0xea>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    636a:	687b      	ldr	r3, [r7, #4]
    636c:	681b      	ldr	r3, [r3, #0]
    636e:	f103 030c 	add.w	r3, r3, #12
    6372:	4618      	mov	r0, r3
    6374:	f7fa feda 	bl	112c <HW_get_8bit_reg>
    6378:	4603      	mov	r3, r0
    637a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            pwm_enables &= pwm_id_mask;
    637e:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
    6382:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    6386:	ea02 0303 	and.w	r3, r2, r3
    638a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
    638e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    6392:	2b00      	cmp	r3, #0
    6394:	d039      	beq.n	640a <PWM_get_duty_cycle+0x166>
        {
            pos_edge = HW_get_32bit_reg
    6396:	687b      	ldr	r3, [r7, #4]
    6398:	681a      	ldr	r2, [r3, #0]
    639a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
    639c:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    63a0:	f2c0 0301 	movt	r3, #1
    63a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
    63a8:	4413      	add	r3, r2
    63aa:	4618      	mov	r0, r3
    63ac:	f7fa fe8e 	bl	10cc <HW_get_32bit_reg>
    63b0:	4603      	mov	r3, r0
    63b2:	64fb      	str	r3, [r7, #76]	; 0x4c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
    63b4:	687b      	ldr	r3, [r7, #4]
    63b6:	681a      	ldr	r2, [r3, #0]
    63b8:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
    63ba:	f642 5328 	movw	r3, #11560	; 0x2d28
    63be:	f2c0 0301 	movt	r3, #1
    63c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
    63c6:	4413      	add	r3, r2
    63c8:	4618      	mov	r0, r3
    63ca:	f7fa fe7f 	bl	10cc <HW_get_32bit_reg>
    63ce:	4603      	mov	r3, r0
    63d0:	653b      	str	r3, [r7, #80]	; 0x50
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    63d2:	687b      	ldr	r3, [r7, #4]
    63d4:	681b      	ldr	r3, [r3, #0]
    63d6:	f103 0304 	add.w	r3, r3, #4
    63da:	4618      	mov	r0, r3
    63dc:	f7fa fe76 	bl	10cc <HW_get_32bit_reg>
    63e0:	4603      	mov	r3, r0
    63e2:	65bb      	str	r3, [r7, #88]	; 0x58
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
    63e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    63e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    63e8:	429a      	cmp	r2, r3
    63ea:	d805      	bhi.n	63f8 <PWM_get_duty_cycle+0x154>
            {
                duty_cycle = neg_edge - pos_edge ;
    63ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    63ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    63f0:	ebc3 0302 	rsb	r3, r3, r2
    63f4:	657b      	str	r3, [r7, #84]	; 0x54
    63f6:	e008      	b.n	640a <PWM_get_duty_cycle+0x166>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
    63f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    63fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    63fc:	ebc3 0202 	rsb	r2, r3, r2
    6400:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    6402:	4413      	add	r3, r2
    6404:	f103 0301 	add.w	r3, r3, #1
    6408:	657b      	str	r3, [r7, #84]	; 0x54
            }
        }
    }

    return(duty_cycle);
    640a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
    640c:	4618      	mov	r0, r3
    640e:	f107 0760 	add.w	r7, r7, #96	; 0x60
    6412:	46bd      	mov	sp, r7
    6414:	bd80      	pop	{r7, pc}
    6416:	bf00      	nop

00006418 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
    6418:	b580      	push	{r7, lr}
    641a:	b0b2      	sub	sp, #200	; 0xc8
    641c:	af00      	add	r7, sp, #0
    641e:	60f8      	str	r0, [r7, #12]
    6420:	607a      	str	r2, [r7, #4]
    6422:	460a      	mov	r2, r1
    6424:	72fa      	strb	r2, [r7, #11]
    6426:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
    6428:	f04f 0300 	mov.w	r3, #0
    642c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    uint32_t neg_edge = 0u;
    6430:	f04f 0300 	mov.w	r3, #0
    6434:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6438:	7afb      	ldrb	r3, [r7, #11]
    643a:	2b00      	cmp	r3, #0
    643c:	d117      	bne.n	646e <PWM_generate_aligned_wave+0x56>
    643e:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6442:	f2c0 0301 	movt	r3, #1
    6446:	f107 0c94 	add.w	ip, r7, #148	; 0x94
    644a:	469e      	mov	lr, r3
    644c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6450:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6454:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6458:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    645c:	f8ac 3000 	strh.w	r3, [ip]
    6460:	f107 0394 	add.w	r3, r7, #148	; 0x94
    6464:	4618      	mov	r0, r3
    6466:	f240 215e 	movw	r1, #606	; 0x25e
    646a:	f7fa fe19 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    646e:	7afb      	ldrb	r3, [r7, #11]
    6470:	2b10      	cmp	r3, #16
    6472:	d917      	bls.n	64a4 <PWM_generate_aligned_wave+0x8c>
    6474:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6478:	f2c0 0301 	movt	r3, #1
    647c:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    6480:	469e      	mov	lr, r3
    6482:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6486:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    648a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    648e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6492:	f8ac 3000 	strh.w	r3, [ip]
    6496:	f107 0374 	add.w	r3, r7, #116	; 0x74
    649a:	4618      	mov	r0, r3
    649c:	f240 215f 	movw	r1, #607	; 0x25f
    64a0:	f7fa fdfe 	bl	10a0 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
    64a4:	7afb      	ldrb	r3, [r7, #11]
    64a6:	2b00      	cmp	r3, #0
    64a8:	f000 8105 	beq.w	66b6 <PWM_generate_aligned_wave+0x29e>
    64ac:	7afb      	ldrb	r3, [r7, #11]
    64ae:	2b10      	cmp	r3, #16
    64b0:	f200 8101 	bhi.w	66b6 <PWM_generate_aligned_wave+0x29e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    64b4:	68fb      	ldr	r3, [r7, #12]
    64b6:	681b      	ldr	r3, [r3, #0]
    64b8:	f103 0304 	add.w	r3, r3, #4
    64bc:	4618      	mov	r0, r3
    64be:	f7fa fe05 	bl	10cc <HW_get_32bit_reg>
    64c2:	4603      	mov	r3, r0
    64c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
    64c8:	687a      	ldr	r2, [r7, #4]
    64ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    64ce:	429a      	cmp	r2, r3
    64d0:	d917      	bls.n	6502 <PWM_generate_aligned_wave+0xea>
    64d2:	f642 53b0 	movw	r3, #11696	; 0x2db0
    64d6:	f2c0 0301 	movt	r3, #1
    64da:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    64de:	469e      	mov	lr, r3
    64e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    64e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    64e8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    64ec:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    64f0:	f8ac 3000 	strh.w	r3, [ip]
    64f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
    64f8:	4618      	mov	r0, r3
    64fa:	f240 2169 	movw	r1, #617	; 0x269
    64fe:	f7fa fdcf 	bl	10a0 <HAL_assert_fail>

        if( 0u == duty_cycle)
    6502:	687b      	ldr	r3, [r7, #4]
    6504:	2b00      	cmp	r3, #0
    6506:	d105      	bne.n	6514 <PWM_generate_aligned_wave+0xfc>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
    6508:	7afb      	ldrb	r3, [r7, #11]
    650a:	68f8      	ldr	r0, [r7, #12]
    650c:	4619      	mov	r1, r3
    650e:	f7ff fbf7 	bl	5d00 <PWM_disable>
    6512:	e0d0      	b.n	66b6 <PWM_generate_aligned_wave+0x29e>
        }
        else
        {
            switch(alignment_type)
    6514:	78fb      	ldrb	r3, [r7, #3]
    6516:	2b01      	cmp	r3, #1
    6518:	d00b      	beq.n	6532 <PWM_generate_aligned_wave+0x11a>
    651a:	2b02      	cmp	r3, #2
    651c:	d035      	beq.n	658a <PWM_generate_aligned_wave+0x172>
    651e:	2b00      	cmp	r3, #0
    6520:	d140      	bne.n	65a4 <PWM_generate_aligned_wave+0x18c>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
    6522:	f04f 0300 	mov.w	r3, #0
    6526:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    neg_edge = duty_cycle;
    652a:	687b      	ldr	r3, [r7, #4]
    652c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                    break;
    6530:	e038      	b.n	65a4 <PWM_generate_aligned_wave+0x18c>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
    6532:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    6536:	687b      	ldr	r3, [r7, #4]
    6538:	ea82 0303 	eor.w	r3, r2, r3
    653c:	f003 0301 	and.w	r3, r3, #1
    6540:	b2db      	uxtb	r3, r3
    6542:	2b00      	cmp	r3, #0
    6544:	d011      	beq.n	656a <PWM_generate_aligned_wave+0x152>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
    6546:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    654a:	687b      	ldr	r3, [r7, #4]
    654c:	ebc3 0302 	rsb	r3, r3, r2
    6550:	f103 0301 	add.w	r3, r3, #1
    6554:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6558:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        neg_edge = pos_edge + duty_cycle ;
    655c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
    6560:	687b      	ldr	r3, [r7, #4]
    6562:	4413      	add	r3, r2
    6564:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
    6568:	e01c      	b.n	65a4 <PWM_generate_aligned_wave+0x18c>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
    656a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    656e:	687b      	ldr	r3, [r7, #4]
    6570:	ebc3 0302 	rsb	r3, r3, r2
    6574:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6578:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        neg_edge = pos_edge + duty_cycle ;
    657c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
    6580:	687b      	ldr	r3, [r7, #4]
    6582:	4413      	add	r3, r2
    6584:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
#endif
                    }
                    break;
    6588:	e00c      	b.n	65a4 <PWM_generate_aligned_wave+0x18c>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
    658a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    658e:	687b      	ldr	r3, [r7, #4]
    6590:	ebc3 0302 	rsb	r3, r3, r2
    6594:	f103 0301 	add.w	r3, r3, #1
    6598:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    neg_edge = 0u ;
    659c:	f04f 0300 	mov.w	r3, #0
    65a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

                default :
                    break ;
            }

            HW_set_32bit_reg
    65a4:	68fb      	ldr	r3, [r7, #12]
    65a6:	681a      	ldr	r2, [r3, #0]
    65a8:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    65aa:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    65ae:	f2c0 0301 	movt	r3, #1
    65b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
    65b6:	4413      	add	r3, r2
    65b8:	4618      	mov	r0, r3
    65ba:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
    65be:	f7fa fd83 	bl	10c8 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
    65c2:	68fb      	ldr	r3, [r7, #12]
    65c4:	681a      	ldr	r2, [r3, #0]
    65c6:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    65c8:	f642 5328 	movw	r3, #11560	; 0x2d28
    65cc:	f2c0 0301 	movt	r3, #1
    65d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
    65d4:	4413      	add	r3, r2
    65d6:	4618      	mov	r0, r3
    65d8:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
    65dc:	f7fa fd74 	bl	10c8 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
    65e0:	7afa      	ldrb	r2, [r7, #11]
    65e2:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    65e6:	f2c0 0301 	movt	r3, #1
    65ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    65ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
    65f2:	68fb      	ldr	r3, [r7, #12]
    65f4:	681a      	ldr	r2, [r3, #0]
    65f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
    65fa:	4413      	add	r3, r2
    65fc:	4618      	mov	r0, r3
    65fe:	f7fa fd95 	bl	112c <HW_get_8bit_reg>
    6602:	4603      	mov	r3, r0
    6604:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    6608:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
    660c:	b2db      	uxtb	r3, r3
    660e:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
    6612:	429a      	cmp	r2, r3
    6614:	d017      	beq.n	6646 <PWM_generate_aligned_wave+0x22e>
    6616:	f642 53b0 	movw	r3, #11696	; 0x2db0
    661a:	f2c0 0301 	movt	r3, #1
    661e:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    6622:	469e      	mov	lr, r3
    6624:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6628:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    662c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6630:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6634:	f8ac 3000 	strh.w	r3, [ip]
    6638:	f107 0334 	add.w	r3, r7, #52	; 0x34
    663c:	4618      	mov	r0, r3
    663e:	f240 21cb 	movw	r1, #715	; 0x2cb
    6642:	f7fa fd2d 	bl	10a0 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
    6646:	7afa      	ldrb	r2, [r7, #11]
    6648:	f642 5328 	movw	r3, #11560	; 0x2d28
    664c:	f2c0 0301 	movt	r3, #1
    6650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6654:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
    6658:	68fb      	ldr	r3, [r7, #12]
    665a:	681a      	ldr	r2, [r3, #0]
    665c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
    6660:	4413      	add	r3, r2
    6662:	4618      	mov	r0, r3
    6664:	f7fa fd62 	bl	112c <HW_get_8bit_reg>
    6668:	4603      	mov	r3, r0
    666a:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    666e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
    6672:	b2db      	uxtb	r3, r3
    6674:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
    6678:	429a      	cmp	r2, r3
    667a:	d017      	beq.n	66ac <PWM_generate_aligned_wave+0x294>
    667c:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6680:	f2c0 0301 	movt	r3, #1
    6684:	f107 0c14 	add.w	ip, r7, #20
    6688:	469e      	mov	lr, r3
    668a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    668e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6692:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6696:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    669a:	f8ac 3000 	strh.w	r3, [ip]
    669e:	f107 0314 	add.w	r3, r7, #20
    66a2:	4618      	mov	r0, r3
    66a4:	f240 21cf 	movw	r1, #719	; 0x2cf
    66a8:	f7fa fcfa 	bl	10a0 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
    66ac:	7afb      	ldrb	r3, [r7, #11]
    66ae:	68f8      	ldr	r0, [r7, #12]
    66b0:	4619      	mov	r1, r3
    66b2:	f7ff fa9b 	bl	5bec <PWM_enable>
        }
    }
}
    66b6:	f107 07c8 	add.w	r7, r7, #200	; 0xc8
    66ba:	46bd      	mov	sp, r7
    66bc:	bd80      	pop	{r7, pc}
    66be:	bf00      	nop

000066c0 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    66c0:	b580      	push	{r7, lr}
    66c2:	b09c      	sub	sp, #112	; 0x70
    66c4:	af00      	add	r7, sp, #0
    66c6:	6078      	str	r0, [r7, #4]
    66c8:	460b      	mov	r3, r1
    66ca:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    66cc:	78fb      	ldrb	r3, [r7, #3]
    66ce:	2b00      	cmp	r3, #0
    66d0:	d117      	bne.n	6702 <PWM_enable_stretch_pulse+0x42>
    66d2:	f642 53b0 	movw	r3, #11696	; 0x2db0
    66d6:	f2c0 0301 	movt	r3, #1
    66da:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    66de:	469e      	mov	lr, r3
    66e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66e8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    66ec:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    66f0:	f8ac 3000 	strh.w	r3, [ip]
    66f4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    66f8:	4618      	mov	r0, r3
    66fa:	f240 21e5 	movw	r1, #741	; 0x2e5
    66fe:	f7fa fccf 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    6702:	78fb      	ldrb	r3, [r7, #3]
    6704:	2b10      	cmp	r3, #16
    6706:	d917      	bls.n	6738 <PWM_enable_stretch_pulse+0x78>
    6708:	f642 53b0 	movw	r3, #11696	; 0x2db0
    670c:	f2c0 0301 	movt	r3, #1
    6710:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6714:	469e      	mov	lr, r3
    6716:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    671a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    671e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6722:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6726:	f8ac 3000 	strh.w	r3, [ip]
    672a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    672e:	4618      	mov	r0, r3
    6730:	f240 21e6 	movw	r1, #742	; 0x2e6
    6734:	f7fa fcb4 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6738:	78fb      	ldrb	r3, [r7, #3]
    673a:	2b00      	cmp	r3, #0
    673c:	d04f      	beq.n	67de <PWM_enable_stretch_pulse+0x11e>
    673e:	78fb      	ldrb	r3, [r7, #3]
    6740:	2b10      	cmp	r3, #16
    6742:	d84c      	bhi.n	67de <PWM_enable_stretch_pulse+0x11e>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    6744:	78fa      	ldrb	r2, [r7, #3]
    6746:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    674a:	f2c0 0301 	movt	r3, #1
    674e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6752:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    6756:	687b      	ldr	r3, [r7, #4]
    6758:	681b      	ldr	r3, [r3, #0]
    675a:	f103 0390 	add.w	r3, r3, #144	; 0x90
    675e:	4618      	mov	r0, r3
    6760:	f7fa fccc 	bl	10fc <HW_get_16bit_reg>
    6764:	4603      	mov	r3, r0
    6766:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        stretch_value |= pwm_id_mask;
    676a:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    676e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6772:	ea42 0303 	orr.w	r3, r2, r3
    6776:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        HAL_set_16bit_reg
    677a:	687b      	ldr	r3, [r7, #4]
    677c:	681b      	ldr	r3, [r3, #0]
    677e:	f103 0290 	add.w	r2, r3, #144	; 0x90
    6782:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6786:	4610      	mov	r0, r2
    6788:	4619      	mov	r1, r3
    678a:	f7fa fcb5 	bl	10f8 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    678e:	687b      	ldr	r3, [r7, #4]
    6790:	681b      	ldr	r3, [r3, #0]
    6792:	f103 0390 	add.w	r3, r3, #144	; 0x90
    6796:	4618      	mov	r0, r3
    6798:	f7fa fcb0 	bl	10fc <HW_get_16bit_reg>
    679c:	4603      	mov	r3, r0
    679e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( pwm_stretch == stretch_value )
    67a2:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    67a6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    67aa:	429a      	cmp	r2, r3
    67ac:	d017      	beq.n	67de <PWM_enable_stretch_pulse+0x11e>
    67ae:	f642 53b0 	movw	r3, #11696	; 0x2db0
    67b2:	f2c0 0301 	movt	r3, #1
    67b6:	f107 0c0c 	add.w	ip, r7, #12
    67ba:	469e      	mov	lr, r3
    67bc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    67c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    67c4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    67c8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    67cc:	f8ac 3000 	strh.w	r3, [ip]
    67d0:	f107 030c 	add.w	r3, r7, #12
    67d4:	4618      	mov	r0, r3
    67d6:	f240 21fe 	movw	r1, #766	; 0x2fe
    67da:	f7fa fc61 	bl	10a0 <HAL_assert_fail>
    }
#endif
    }
}
    67de:	f107 0770 	add.w	r7, r7, #112	; 0x70
    67e2:	46bd      	mov	sp, r7
    67e4:	bd80      	pop	{r7, pc}
    67e6:	bf00      	nop

000067e8 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    67e8:	b580      	push	{r7, lr}
    67ea:	b09c      	sub	sp, #112	; 0x70
    67ec:	af00      	add	r7, sp, #0
    67ee:	6078      	str	r0, [r7, #4]
    67f0:	460b      	mov	r3, r1
    67f2:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    67f4:	78fb      	ldrb	r3, [r7, #3]
    67f6:	2b00      	cmp	r3, #0
    67f8:	d117      	bne.n	682a <PWM_disable_stretch_pulse+0x42>
    67fa:	f642 53b0 	movw	r3, #11696	; 0x2db0
    67fe:	f2c0 0301 	movt	r3, #1
    6802:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6806:	469e      	mov	lr, r3
    6808:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    680c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6810:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6814:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6818:	f8ac 3000 	strh.w	r3, [ip]
    681c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6820:	4618      	mov	r0, r3
    6822:	f240 3112 	movw	r1, #786	; 0x312
    6826:	f7fa fc3b 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    682a:	78fb      	ldrb	r3, [r7, #3]
    682c:	2b10      	cmp	r3, #16
    682e:	d917      	bls.n	6860 <PWM_disable_stretch_pulse+0x78>
    6830:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6834:	f2c0 0301 	movt	r3, #1
    6838:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    683c:	469e      	mov	lr, r3
    683e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6842:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6846:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    684a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    684e:	f8ac 3000 	strh.w	r3, [ip]
    6852:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6856:	4618      	mov	r0, r3
    6858:	f240 3113 	movw	r1, #787	; 0x313
    685c:	f7fa fc20 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6860:	78fb      	ldrb	r3, [r7, #3]
    6862:	2b00      	cmp	r3, #0
    6864:	d052      	beq.n	690c <PWM_disable_stretch_pulse+0x124>
    6866:	78fb      	ldrb	r3, [r7, #3]
    6868:	2b10      	cmp	r3, #16
    686a:	d84f      	bhi.n	690c <PWM_disable_stretch_pulse+0x124>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    686c:	78fa      	ldrb	r2, [r7, #3]
    686e:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    6872:	f2c0 0301 	movt	r3, #1
    6876:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    687a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    687e:	687b      	ldr	r3, [r7, #4]
    6880:	681b      	ldr	r3, [r3, #0]
    6882:	f103 0390 	add.w	r3, r3, #144	; 0x90
    6886:	4618      	mov	r0, r3
    6888:	f7fa fc38 	bl	10fc <HW_get_16bit_reg>
    688c:	4603      	mov	r3, r0
    688e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        stretch_value &= (uint16_t)~pwm_id_mask;
    6892:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6896:	ea6f 0303 	mvn.w	r3, r3
    689a:	b29a      	uxth	r2, r3
    689c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    68a0:	ea02 0303 	and.w	r3, r2, r3
    68a4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        HAL_set_16bit_reg
    68a8:	687b      	ldr	r3, [r7, #4]
    68aa:	681b      	ldr	r3, [r3, #0]
    68ac:	f103 0290 	add.w	r2, r3, #144	; 0x90
    68b0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    68b4:	4610      	mov	r0, r2
    68b6:	4619      	mov	r1, r3
    68b8:	f7fa fc1e 	bl	10f8 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    68bc:	687b      	ldr	r3, [r7, #4]
    68be:	681b      	ldr	r3, [r3, #0]
    68c0:	f103 0390 	add.w	r3, r3, #144	; 0x90
    68c4:	4618      	mov	r0, r3
    68c6:	f7fa fc19 	bl	10fc <HW_get_16bit_reg>
    68ca:	4603      	mov	r3, r0
    68cc:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( pwm_stretch == stretch_value )
    68d0:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    68d4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    68d8:	429a      	cmp	r2, r3
    68da:	d017      	beq.n	690c <PWM_disable_stretch_pulse+0x124>
    68dc:	f642 53b0 	movw	r3, #11696	; 0x2db0
    68e0:	f2c0 0301 	movt	r3, #1
    68e4:	f107 0c0c 	add.w	ip, r7, #12
    68e8:	469e      	mov	lr, r3
    68ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    68ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    68f2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    68f6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    68fa:	f8ac 3000 	strh.w	r3, [ip]
    68fe:	f107 030c 	add.w	r3, r7, #12
    6902:	4618      	mov	r0, r3
    6904:	f240 312b 	movw	r1, #811	; 0x32b
    6908:	f7fa fbca 	bl	10a0 <HAL_assert_fail>
    }
#endif
    }
}
    690c:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6910:	46bd      	mov	sp, r7
    6912:	bd80      	pop	{r7, pc}

00006914 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    6914:	b580      	push	{r7, lr}
    6916:	b08a      	sub	sp, #40	; 0x28
    6918:	af00      	add	r7, sp, #0
    691a:	6078      	str	r0, [r7, #4]
    691c:	460b      	mov	r3, r1
    691e:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    6920:	687b      	ldr	r3, [r7, #4]
    6922:	681b      	ldr	r3, [r3, #0]
    6924:	f103 0294 	add.w	r2, r3, #148	; 0x94
    6928:	78fb      	ldrb	r3, [r7, #3]
    692a:	4610      	mov	r0, r2
    692c:	4619      	mov	r1, r3
    692e:	f7fa fbe3 	bl	10f8 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    6932:	687b      	ldr	r3, [r7, #4]
    6934:	681b      	ldr	r3, [r3, #0]
    6936:	f103 0394 	add.w	r3, r3, #148	; 0x94
    693a:	4618      	mov	r0, r3
    693c:	f7fa fbde 	bl	10fc <HW_get_16bit_reg>
    6940:	4603      	mov	r3, r0
    6942:	84fb      	strh	r3, [r7, #38]	; 0x26
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    6944:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6946:	b2db      	uxtb	r3, r3
    6948:	78fa      	ldrb	r2, [r7, #3]
    694a:	429a      	cmp	r2, r3
    694c:	d017      	beq.n	697e <PWM_tach_init+0x6a>
    694e:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6952:	f2c0 0301 	movt	r3, #1
    6956:	f107 0c08 	add.w	ip, r7, #8
    695a:	469e      	mov	lr, r3
    695c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6960:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6964:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6968:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    696c:	f8ac 3000 	strh.w	r3, [ip]
    6970:	f107 0308 	add.w	r3, r7, #8
    6974:	4618      	mov	r0, r3
    6976:	f240 314a 	movw	r1, #842	; 0x34a
    697a:	f7fa fb91 	bl	10a0 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    697e:	687b      	ldr	r3, [r7, #4]
    6980:	681b      	ldr	r3, [r3, #0]
    6982:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6986:	4618      	mov	r0, r3
    6988:	f04f 0100 	mov.w	r1, #0
    698c:	f7fa fbb4 	bl	10f8 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    6990:	687b      	ldr	r3, [r7, #4]
    6992:	681b      	ldr	r3, [r3, #0]
    6994:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6998:	4618      	mov	r0, r3
    699a:	f04f 0100 	mov.w	r1, #0
    699e:	f7fa fbab 	bl	10f8 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    69a2:	687b      	ldr	r3, [r7, #4]
    69a4:	681b      	ldr	r3, [r3, #0]
    69a6:	f103 0398 	add.w	r3, r3, #152	; 0x98
    69aa:	4618      	mov	r0, r3
    69ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
    69b0:	f7fa fba2 	bl	10f8 <HW_set_16bit_reg>

}
    69b4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    69b8:	46bd      	mov	sp, r7
    69ba:	bd80      	pop	{r7, pc}

000069bc <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    69bc:	b580      	push	{r7, lr}
    69be:	b09c      	sub	sp, #112	; 0x70
    69c0:	af00      	add	r7, sp, #0
    69c2:	6078      	str	r0, [r7, #4]
    69c4:	4613      	mov	r3, r2
    69c6:	460a      	mov	r2, r1
    69c8:	70fa      	strb	r2, [r7, #3]
    69ca:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    69cc:	78fb      	ldrb	r3, [r7, #3]
    69ce:	2b00      	cmp	r3, #0
    69d0:	d117      	bne.n	6a02 <PWM_tach_set_mode+0x46>
    69d2:	f642 53b0 	movw	r3, #11696	; 0x2db0
    69d6:	f2c0 0301 	movt	r3, #1
    69da:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    69de:	469e      	mov	lr, r3
    69e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    69e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    69e8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    69ec:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    69f0:	f8ac 3000 	strh.w	r3, [ip]
    69f4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    69f8:	4618      	mov	r0, r3
    69fa:	f240 3169 	movw	r1, #873	; 0x369
    69fe:	f7fa fb4f 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6a02:	78fb      	ldrb	r3, [r7, #3]
    6a04:	2b10      	cmp	r3, #16
    6a06:	d917      	bls.n	6a38 <PWM_tach_set_mode+0x7c>
    6a08:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6a0c:	f2c0 0301 	movt	r3, #1
    6a10:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6a14:	469e      	mov	lr, r3
    6a16:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6a1e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6a22:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6a26:	f8ac 3000 	strh.w	r3, [ip]
    6a2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6a2e:	4618      	mov	r0, r3
    6a30:	f240 316a 	movw	r1, #874	; 0x36a
    6a34:	f7fa fb34 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6a38:	78fb      	ldrb	r3, [r7, #3]
    6a3a:	2b00      	cmp	r3, #0
    6a3c:	d05e      	beq.n	6afc <PWM_tach_set_mode+0x140>
    6a3e:	78fb      	ldrb	r3, [r7, #3]
    6a40:	2b10      	cmp	r3, #16
    6a42:	d85b      	bhi.n	6afc <PWM_tach_set_mode+0x140>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6a44:	78fa      	ldrb	r2, [r7, #3]
    6a46:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    6a4a:	f2c0 0301 	movt	r3, #1
    6a4e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6a52:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    6a56:	687b      	ldr	r3, [r7, #4]
    6a58:	681b      	ldr	r3, [r3, #0]
    6a5a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6a5e:	4618      	mov	r0, r3
    6a60:	f7fa fb4c 	bl	10fc <HW_get_16bit_reg>
    6a64:	4603      	mov	r3, r0
    6a66:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        if (pwm_tachmode)
    6a6a:	883b      	ldrh	r3, [r7, #0]
    6a6c:	2b00      	cmp	r3, #0
    6a6e:	d008      	beq.n	6a82 <PWM_tach_set_mode+0xc6>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    6a70:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6a74:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6a78:	ea42 0303 	orr.w	r3, r2, r3
    6a7c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
    6a80:	e00a      	b.n	6a98 <PWM_tach_set_mode+0xdc>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    6a82:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6a86:	ea6f 0303 	mvn.w	r3, r3
    6a8a:	b29a      	uxth	r2, r3
    6a8c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6a90:	ea02 0303 	and.w	r3, r2, r3
    6a94:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    6a98:	687b      	ldr	r3, [r7, #4]
    6a9a:	681b      	ldr	r3, [r3, #0]
    6a9c:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    6aa0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6aa4:	4610      	mov	r0, r2
    6aa6:	4619      	mov	r1, r3
    6aa8:	f7fa fb26 	bl	10f8 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    6aac:	687b      	ldr	r3, [r7, #4]
    6aae:	681b      	ldr	r3, [r3, #0]
    6ab0:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6ab4:	4618      	mov	r0, r3
    6ab6:	f7fa fb21 	bl	10fc <HW_get_16bit_reg>
    6aba:	4603      	mov	r3, r0
    6abc:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    6ac0:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    6ac4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6ac8:	429a      	cmp	r2, r3
    6aca:	d017      	beq.n	6afc <PWM_tach_set_mode+0x140>
    6acc:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6ad0:	f2c0 0301 	movt	r3, #1
    6ad4:	f107 0c0c 	add.w	ip, r7, #12
    6ad8:	469e      	mov	lr, r3
    6ada:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6ade:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ae2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6ae6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6aea:	f8ac 3000 	strh.w	r3, [ip]
    6aee:	f107 030c 	add.w	r3, r7, #12
    6af2:	4618      	mov	r0, r3
    6af4:	f44f 7161 	mov.w	r1, #900	; 0x384
    6af8:	f7fa fad2 	bl	10a0 <HAL_assert_fail>
    }
#endif
    }
}
    6afc:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6b00:	46bd      	mov	sp, r7
    6b02:	bd80      	pop	{r7, pc}

00006b04 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6b04:	b580      	push	{r7, lr}
    6b06:	b092      	sub	sp, #72	; 0x48
    6b08:	af00      	add	r7, sp, #0
    6b0a:	6078      	str	r0, [r7, #4]
    6b0c:	460b      	mov	r3, r1
    6b0e:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    6b10:	f04f 0300 	mov.w	r3, #0
    6b14:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6b18:	78fb      	ldrb	r3, [r7, #3]
    6b1a:	2b00      	cmp	r3, #0
    6b1c:	d117      	bne.n	6b4e <PWM_tach_read_value+0x4a>
    6b1e:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6b22:	f2c0 0301 	movt	r3, #1
    6b26:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    6b2a:	469e      	mov	lr, r3
    6b2c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6b30:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6b34:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6b38:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6b3c:	f8ac 3000 	strh.w	r3, [ip]
    6b40:	f107 0328 	add.w	r3, r7, #40	; 0x28
    6b44:	4618      	mov	r0, r3
    6b46:	f44f 7166 	mov.w	r1, #920	; 0x398
    6b4a:	f7fa faa9 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6b4e:	78fb      	ldrb	r3, [r7, #3]
    6b50:	2b10      	cmp	r3, #16
    6b52:	d917      	bls.n	6b84 <PWM_tach_read_value+0x80>
    6b54:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6b58:	f2c0 0301 	movt	r3, #1
    6b5c:	f107 0c08 	add.w	ip, r7, #8
    6b60:	469e      	mov	lr, r3
    6b62:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6b66:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6b6a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6b6e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6b72:	f8ac 3000 	strh.w	r3, [ip]
    6b76:	f107 0308 	add.w	r3, r7, #8
    6b7a:	4618      	mov	r0, r3
    6b7c:	f240 3199 	movw	r1, #921	; 0x399
    6b80:	f7fa fa8e 	bl	10a0 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6b84:	78fb      	ldrb	r3, [r7, #3]
    6b86:	2b00      	cmp	r3, #0
    6b88:	d012      	beq.n	6bb0 <PWM_tach_read_value+0xac>
    6b8a:	78fb      	ldrb	r3, [r7, #3]
    6b8c:	2b10      	cmp	r3, #16
    6b8e:	d80f      	bhi.n	6bb0 <PWM_tach_read_value+0xac>
    {
        tach_value = HW_get_16bit_reg
    6b90:	687b      	ldr	r3, [r7, #4]
    6b92:	681a      	ldr	r2, [r3, #0]
    6b94:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    6b96:	f642 536c 	movw	r3, #11628	; 0x2d6c
    6b9a:	f2c0 0301 	movt	r3, #1
    6b9e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    6ba2:	4413      	add	r3, r2
    6ba4:	4618      	mov	r0, r3
    6ba6:	f7fa faa9 	bl	10fc <HW_get_16bit_reg>
    6baa:	4603      	mov	r3, r0
    6bac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    6bb0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
}
    6bb4:	4618      	mov	r0, r3
    6bb6:	f107 0748 	add.w	r7, r7, #72	; 0x48
    6bba:	46bd      	mov	sp, r7
    6bbc:	bd80      	pop	{r7, pc}
    6bbe:	bf00      	nop

00006bc0 <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6bc0:	b580      	push	{r7, lr}
    6bc2:	b092      	sub	sp, #72	; 0x48
    6bc4:	af00      	add	r7, sp, #0
    6bc6:	6078      	str	r0, [r7, #4]
    6bc8:	460b      	mov	r3, r1
    6bca:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6bcc:	78fb      	ldrb	r3, [r7, #3]
    6bce:	2b00      	cmp	r3, #0
    6bd0:	d117      	bne.n	6c02 <PWM_tach_clear_status+0x42>
    6bd2:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6bd6:	f2c0 0301 	movt	r3, #1
    6bda:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    6bde:	469e      	mov	lr, r3
    6be0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6be4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6be8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6bec:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6bf0:	f8ac 3000 	strh.w	r3, [ip]
    6bf4:	f107 0328 	add.w	r3, r7, #40	; 0x28
    6bf8:	4618      	mov	r0, r3
    6bfa:	f240 31b3 	movw	r1, #947	; 0x3b3
    6bfe:	f7fa fa4f 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6c02:	78fb      	ldrb	r3, [r7, #3]
    6c04:	2b10      	cmp	r3, #16
    6c06:	d917      	bls.n	6c38 <PWM_tach_clear_status+0x78>
    6c08:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6c0c:	f2c0 0301 	movt	r3, #1
    6c10:	f107 0c08 	add.w	ip, r7, #8
    6c14:	469e      	mov	lr, r3
    6c16:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6c1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6c1e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6c22:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6c26:	f8ac 3000 	strh.w	r3, [ip]
    6c2a:	f107 0308 	add.w	r3, r7, #8
    6c2e:	4618      	mov	r0, r3
    6c30:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    6c34:	f7fa fa34 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6c38:	78fb      	ldrb	r3, [r7, #3]
    6c3a:	2b00      	cmp	r3, #0
    6c3c:	d015      	beq.n	6c6a <PWM_tach_clear_status+0xaa>
    6c3e:	78fb      	ldrb	r3, [r7, #3]
    6c40:	2b10      	cmp	r3, #16
    6c42:	d812      	bhi.n	6c6a <PWM_tach_clear_status+0xaa>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6c44:	78fa      	ldrb	r2, [r7, #3]
    6c46:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    6c4a:	f2c0 0301 	movt	r3, #1
    6c4e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6c52:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    6c56:	687b      	ldr	r3, [r7, #4]
    6c58:	681b      	ldr	r3, [r3, #0]
    6c5a:	f103 0298 	add.w	r2, r3, #152	; 0x98
    6c5e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    6c62:	4610      	mov	r0, r2
    6c64:	4619      	mov	r1, r3
    6c66:	f7fa fa47 	bl	10f8 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    6c6a:	f107 0748 	add.w	r7, r7, #72	; 0x48
    6c6e:	46bd      	mov	sp, r7
    6c70:	bd80      	pop	{r7, pc}
    6c72:	bf00      	nop

00006c74 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6c74:	b580      	push	{r7, lr}
    6c76:	b094      	sub	sp, #80	; 0x50
    6c78:	af00      	add	r7, sp, #0
    6c7a:	6078      	str	r0, [r7, #4]
    6c7c:	460b      	mov	r3, r1
    6c7e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    6c80:	f04f 0300 	mov.w	r3, #0
    6c84:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6c88:	78fb      	ldrb	r3, [r7, #3]
    6c8a:	2b00      	cmp	r3, #0
    6c8c:	d117      	bne.n	6cbe <PWM_tach_read_status+0x4a>
    6c8e:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6c92:	f2c0 0301 	movt	r3, #1
    6c96:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6c9a:	469e      	mov	lr, r3
    6c9c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6ca0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ca4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6ca8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6cac:	f8ac 3000 	strh.w	r3, [ip]
    6cb0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6cb4:	4618      	mov	r0, r3
    6cb6:	f240 31d3 	movw	r1, #979	; 0x3d3
    6cba:	f7fa f9f1 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6cbe:	78fb      	ldrb	r3, [r7, #3]
    6cc0:	2b10      	cmp	r3, #16
    6cc2:	d917      	bls.n	6cf4 <PWM_tach_read_status+0x80>
    6cc4:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6cc8:	f2c0 0301 	movt	r3, #1
    6ccc:	f107 0c0c 	add.w	ip, r7, #12
    6cd0:	469e      	mov	lr, r3
    6cd2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6cd6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6cda:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6cde:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6ce2:	f8ac 3000 	strh.w	r3, [ip]
    6ce6:	f107 030c 	add.w	r3, r7, #12
    6cea:	4618      	mov	r0, r3
    6cec:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    6cf0:	f7fa f9d6 	bl	10a0 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6cf4:	78fb      	ldrb	r3, [r7, #3]
    6cf6:	2b00      	cmp	r3, #0
    6cf8:	d01d      	beq.n	6d36 <PWM_tach_read_status+0xc2>
    6cfa:	78fb      	ldrb	r3, [r7, #3]
    6cfc:	2b10      	cmp	r3, #16
    6cfe:	d81a      	bhi.n	6d36 <PWM_tach_read_status+0xc2>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6d00:	78fa      	ldrb	r2, [r7, #3]
    6d02:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    6d06:	f2c0 0301 	movt	r3, #1
    6d0a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6d0e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    6d12:	687b      	ldr	r3, [r7, #4]
    6d14:	681b      	ldr	r3, [r3, #0]
    6d16:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6d1a:	4618      	mov	r0, r3
    6d1c:	f7fa f9ee 	bl	10fc <HW_get_16bit_reg>
    6d20:	4603      	mov	r3, r0
    6d22:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    6d26:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
    6d2a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
    6d2e:	ea02 0303 	and.w	r3, r2, r3
    6d32:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
    }
    return ( pwm_tach_status );
    6d36:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
}
    6d3a:	4618      	mov	r0, r3
    6d3c:	f107 0750 	add.w	r7, r7, #80	; 0x50
    6d40:	46bd      	mov	sp, r7
    6d42:	bd80      	pop	{r7, pc}

00006d44 <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    6d44:	b580      	push	{r7, lr}
    6d46:	b084      	sub	sp, #16
    6d48:	af00      	add	r7, sp, #0
    6d4a:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    6d4c:	687b      	ldr	r3, [r7, #4]
    6d4e:	681b      	ldr	r3, [r3, #0]
    6d50:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6d54:	4618      	mov	r0, r3
    6d56:	f7fa f9d1 	bl	10fc <HW_get_16bit_reg>
    6d5a:	4603      	mov	r3, r0
    6d5c:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    6d5e:	687b      	ldr	r3, [r7, #4]
    6d60:	681b      	ldr	r3, [r3, #0]
    6d62:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6d66:	4618      	mov	r0, r3
    6d68:	f7fa f9c8 	bl	10fc <HW_get_16bit_reg>
    6d6c:	4603      	mov	r3, r0
    6d6e:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    6d70:	893a      	ldrh	r2, [r7, #8]
    6d72:	897b      	ldrh	r3, [r7, #10]
    6d74:	ea02 0303 	and.w	r3, r2, r3
    6d78:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    6d7a:	893b      	ldrh	r3, [r7, #8]
    6d7c:	2b00      	cmp	r3, #0
    6d7e:	d103      	bne.n	6d88 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    6d80:	f04f 0300 	mov.w	r3, #0
    6d84:	737b      	strb	r3, [r7, #13]
    6d86:	e034      	b.n	6df2 <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    6d88:	f04f 0301 	mov.w	r3, #1
    6d8c:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    6d8e:	893b      	ldrh	r3, [r7, #8]
    6d90:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6d94:	2b00      	cmp	r3, #0
    6d96:	d107      	bne.n	6da8 <PWM_tach_get_irq_source+0x64>
    6d98:	89fb      	ldrh	r3, [r7, #14]
    6d9a:	f103 0308 	add.w	r3, r3, #8
    6d9e:	81fb      	strh	r3, [r7, #14]
    6da0:	893b      	ldrh	r3, [r7, #8]
    6da2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6da6:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    6da8:	893b      	ldrh	r3, [r7, #8]
    6daa:	f003 030f 	and.w	r3, r3, #15
    6dae:	2b00      	cmp	r3, #0
    6db0:	d107      	bne.n	6dc2 <PWM_tach_get_irq_source+0x7e>
    6db2:	89fb      	ldrh	r3, [r7, #14]
    6db4:	f103 0304 	add.w	r3, r3, #4
    6db8:	81fb      	strh	r3, [r7, #14]
    6dba:	893b      	ldrh	r3, [r7, #8]
    6dbc:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6dc0:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    6dc2:	893b      	ldrh	r3, [r7, #8]
    6dc4:	f003 0303 	and.w	r3, r3, #3
    6dc8:	2b00      	cmp	r3, #0
    6dca:	d107      	bne.n	6ddc <PWM_tach_get_irq_source+0x98>
    6dcc:	89fb      	ldrh	r3, [r7, #14]
    6dce:	f103 0302 	add.w	r3, r3, #2
    6dd2:	81fb      	strh	r3, [r7, #14]
    6dd4:	893b      	ldrh	r3, [r7, #8]
    6dd6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6dda:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    6ddc:	893b      	ldrh	r3, [r7, #8]
    6dde:	f003 0301 	and.w	r3, r3, #1
    6de2:	2b00      	cmp	r3, #0
    6de4:	d103      	bne.n	6dee <PWM_tach_get_irq_source+0xaa>
    6de6:	89fb      	ldrh	r3, [r7, #14]
    6de8:	f103 0301 	add.w	r3, r3, #1
    6dec:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    6dee:	89fb      	ldrh	r3, [r7, #14]
    6df0:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    6df2:	7b7b      	ldrb	r3, [r7, #13]
}
    6df4:	4618      	mov	r0, r3
    6df6:	f107 0710 	add.w	r7, r7, #16
    6dfa:	46bd      	mov	sp, r7
    6dfc:	bd80      	pop	{r7, pc}
    6dfe:	bf00      	nop

00006e00 <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    6e00:	b580      	push	{r7, lr}
    6e02:	b09c      	sub	sp, #112	; 0x70
    6e04:	af00      	add	r7, sp, #0
    6e06:	6078      	str	r0, [r7, #4]
    6e08:	460b      	mov	r3, r1
    6e0a:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6e0c:	78fb      	ldrb	r3, [r7, #3]
    6e0e:	2b00      	cmp	r3, #0
    6e10:	d117      	bne.n	6e42 <PWM_tach_enable_irq+0x42>
    6e12:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6e16:	f2c0 0301 	movt	r3, #1
    6e1a:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6e1e:	469e      	mov	lr, r3
    6e20:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6e24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6e28:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6e2c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6e30:	f8ac 3000 	strh.w	r3, [ip]
    6e34:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6e38:	4618      	mov	r0, r3
    6e3a:	f44f 6182 	mov.w	r1, #1040	; 0x410
    6e3e:	f7fa f92f 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6e42:	78fb      	ldrb	r3, [r7, #3]
    6e44:	2b10      	cmp	r3, #16
    6e46:	d917      	bls.n	6e78 <PWM_tach_enable_irq+0x78>
    6e48:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6e4c:	f2c0 0301 	movt	r3, #1
    6e50:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6e54:	469e      	mov	lr, r3
    6e56:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6e5a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6e5e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6e62:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6e66:	f8ac 3000 	strh.w	r3, [ip]
    6e6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6e6e:	4618      	mov	r0, r3
    6e70:	f240 4111 	movw	r1, #1041	; 0x411
    6e74:	f7fa f914 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6e78:	78fb      	ldrb	r3, [r7, #3]
    6e7a:	2b00      	cmp	r3, #0
    6e7c:	d04f      	beq.n	6f1e <PWM_tach_enable_irq+0x11e>
    6e7e:	78fb      	ldrb	r3, [r7, #3]
    6e80:	2b10      	cmp	r3, #16
    6e82:	d84c      	bhi.n	6f1e <PWM_tach_enable_irq+0x11e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6e84:	78fa      	ldrb	r2, [r7, #3]
    6e86:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    6e8a:	f2c0 0301 	movt	r3, #1
    6e8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6e92:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    6e96:	687b      	ldr	r3, [r7, #4]
    6e98:	681b      	ldr	r3, [r3, #0]
    6e9a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6e9e:	4618      	mov	r0, r3
    6ea0:	f7fa f92c 	bl	10fc <HW_get_16bit_reg>
    6ea4:	4603      	mov	r3, r0
    6ea6:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        pwm_tach_irq |= pwm_tach_id_mask;
    6eaa:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6eae:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6eb2:	ea42 0303 	orr.w	r3, r2, r3
    6eb6:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        HAL_set_16bit_reg
    6eba:	687b      	ldr	r3, [r7, #4]
    6ebc:	681b      	ldr	r3, [r3, #0]
    6ebe:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    6ec2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6ec6:	4610      	mov	r0, r2
    6ec8:	4619      	mov	r1, r3
    6eca:	f7fa f915 	bl	10f8 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    6ece:	687b      	ldr	r3, [r7, #4]
    6ed0:	681b      	ldr	r3, [r3, #0]
    6ed2:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6ed6:	4618      	mov	r0, r3
    6ed8:	f7fa f910 	bl	10fc <HW_get_16bit_reg>
    6edc:	4603      	mov	r3, r0
    6ede:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    6ee2:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    6ee6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6eea:	429a      	cmp	r2, r3
    6eec:	d017      	beq.n	6f1e <PWM_tach_enable_irq+0x11e>
    6eee:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6ef2:	f2c0 0301 	movt	r3, #1
    6ef6:	f107 0c0c 	add.w	ip, r7, #12
    6efa:	469e      	mov	lr, r3
    6efc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6f00:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6f04:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6f08:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6f0c:	f8ac 3000 	strh.w	r3, [ip]
    6f10:	f107 030c 	add.w	r3, r7, #12
    6f14:	4618      	mov	r0, r3
    6f16:	f240 4127 	movw	r1, #1063	; 0x427
    6f1a:	f7fa f8c1 	bl	10a0 <HAL_assert_fail>
    }
#endif
    }
}
    6f1e:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6f22:	46bd      	mov	sp, r7
    6f24:	bd80      	pop	{r7, pc}
    6f26:	bf00      	nop

00006f28 <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    6f28:	b580      	push	{r7, lr}
    6f2a:	b09c      	sub	sp, #112	; 0x70
    6f2c:	af00      	add	r7, sp, #0
    6f2e:	6078      	str	r0, [r7, #4]
    6f30:	460b      	mov	r3, r1
    6f32:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6f34:	78fb      	ldrb	r3, [r7, #3]
    6f36:	2b00      	cmp	r3, #0
    6f38:	d117      	bne.n	6f6a <PWM_tach_disable_irq+0x42>
    6f3a:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6f3e:	f2c0 0301 	movt	r3, #1
    6f42:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6f46:	469e      	mov	lr, r3
    6f48:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6f4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6f50:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6f54:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6f58:	f8ac 3000 	strh.w	r3, [ip]
    6f5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6f60:	4618      	mov	r0, r3
    6f62:	f240 413b 	movw	r1, #1083	; 0x43b
    6f66:	f7fa f89b 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6f6a:	78fb      	ldrb	r3, [r7, #3]
    6f6c:	2b10      	cmp	r3, #16
    6f6e:	d917      	bls.n	6fa0 <PWM_tach_disable_irq+0x78>
    6f70:	f642 53b0 	movw	r3, #11696	; 0x2db0
    6f74:	f2c0 0301 	movt	r3, #1
    6f78:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6f7c:	469e      	mov	lr, r3
    6f7e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6f82:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6f86:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6f8a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6f8e:	f8ac 3000 	strh.w	r3, [ip]
    6f92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6f96:	4618      	mov	r0, r3
    6f98:	f240 413c 	movw	r1, #1084	; 0x43c
    6f9c:	f7fa f880 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6fa0:	78fb      	ldrb	r3, [r7, #3]
    6fa2:	2b00      	cmp	r3, #0
    6fa4:	d052      	beq.n	704c <PWM_tach_disable_irq+0x124>
    6fa6:	78fb      	ldrb	r3, [r7, #3]
    6fa8:	2b10      	cmp	r3, #16
    6faa:	d84f      	bhi.n	704c <PWM_tach_disable_irq+0x124>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6fac:	78fa      	ldrb	r2, [r7, #3]
    6fae:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    6fb2:	f2c0 0301 	movt	r3, #1
    6fb6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6fba:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    6fbe:	687b      	ldr	r3, [r7, #4]
    6fc0:	681b      	ldr	r3, [r3, #0]
    6fc2:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6fc6:	4618      	mov	r0, r3
    6fc8:	f7fa f898 	bl	10fc <HW_get_16bit_reg>
    6fcc:	4603      	mov	r3, r0
    6fce:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    6fd2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6fd6:	ea6f 0303 	mvn.w	r3, r3
    6fda:	b29a      	uxth	r2, r3
    6fdc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6fe0:	ea02 0303 	and.w	r3, r2, r3
    6fe4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        HAL_set_16bit_reg
    6fe8:	687b      	ldr	r3, [r7, #4]
    6fea:	681b      	ldr	r3, [r3, #0]
    6fec:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    6ff0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6ff4:	4610      	mov	r0, r2
    6ff6:	4619      	mov	r1, r3
    6ff8:	f7fa f87e 	bl	10f8 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    6ffc:	687b      	ldr	r3, [r7, #4]
    6ffe:	681b      	ldr	r3, [r3, #0]
    7000:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    7004:	4618      	mov	r0, r3
    7006:	f7fa f879 	bl	10fc <HW_get_16bit_reg>
    700a:	4603      	mov	r3, r0
    700c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    7010:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    7014:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    7018:	429a      	cmp	r2, r3
    701a:	d017      	beq.n	704c <PWM_tach_disable_irq+0x124>
    701c:	f642 53b0 	movw	r3, #11696	; 0x2db0
    7020:	f2c0 0301 	movt	r3, #1
    7024:	f107 0c0c 	add.w	ip, r7, #12
    7028:	469e      	mov	lr, r3
    702a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    702e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    7032:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    7036:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    703a:	f8ac 3000 	strh.w	r3, [ip]
    703e:	f107 030c 	add.w	r3, r7, #12
    7042:	4618      	mov	r0, r3
    7044:	f240 4152 	movw	r1, #1106	; 0x452
    7048:	f7fa f82a 	bl	10a0 <HAL_assert_fail>
    }
#endif
    }
}
    704c:	f107 0770 	add.w	r7, r7, #112	; 0x70
    7050:	46bd      	mov	sp, r7
    7052:	bd80      	pop	{r7, pc}

00007054 <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    7054:	b580      	push	{r7, lr}
    7056:	b092      	sub	sp, #72	; 0x48
    7058:	af00      	add	r7, sp, #0
    705a:	6078      	str	r0, [r7, #4]
    705c:	460b      	mov	r3, r1
    705e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    7060:	78fb      	ldrb	r3, [r7, #3]
    7062:	2b00      	cmp	r3, #0
    7064:	d117      	bne.n	7096 <PWM_tach_clear_irq+0x42>
    7066:	f642 53b0 	movw	r3, #11696	; 0x2db0
    706a:	f2c0 0301 	movt	r3, #1
    706e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    7072:	469e      	mov	lr, r3
    7074:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7078:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    707c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    7080:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7084:	f8ac 3000 	strh.w	r3, [ip]
    7088:	f107 0328 	add.w	r3, r7, #40	; 0x28
    708c:	4618      	mov	r0, r3
    708e:	f240 4166 	movw	r1, #1126	; 0x466
    7092:	f7fa f805 	bl	10a0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    7096:	78fb      	ldrb	r3, [r7, #3]
    7098:	2b10      	cmp	r3, #16
    709a:	d917      	bls.n	70cc <PWM_tach_clear_irq+0x78>
    709c:	f642 53b0 	movw	r3, #11696	; 0x2db0
    70a0:	f2c0 0301 	movt	r3, #1
    70a4:	f107 0c08 	add.w	ip, r7, #8
    70a8:	469e      	mov	lr, r3
    70aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    70ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    70b2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    70b6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    70ba:	f8ac 3000 	strh.w	r3, [ip]
    70be:	f107 0308 	add.w	r3, r7, #8
    70c2:	4618      	mov	r0, r3
    70c4:	f240 4167 	movw	r1, #1127	; 0x467
    70c8:	f7f9 ffea 	bl	10a0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    70cc:	78fb      	ldrb	r3, [r7, #3]
    70ce:	2b00      	cmp	r3, #0
    70d0:	d015      	beq.n	70fe <PWM_tach_clear_irq+0xaa>
    70d2:	78fb      	ldrb	r3, [r7, #3]
    70d4:	2b10      	cmp	r3, #16
    70d6:	d812      	bhi.n	70fe <PWM_tach_clear_irq+0xaa>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    70d8:	78fa      	ldrb	r2, [r7, #3]
    70da:	f642 43c0 	movw	r3, #11456	; 0x2cc0
    70de:	f2c0 0301 	movt	r3, #1
    70e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    70e6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    70ea:	687b      	ldr	r3, [r7, #4]
    70ec:	681b      	ldr	r3, [r3, #0]
    70ee:	f103 0298 	add.w	r2, r3, #152	; 0x98
    70f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    70f6:	4610      	mov	r0, r2
    70f8:	4619      	mov	r1, r3
    70fa:	f7f9 fffd 	bl	10f8 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    70fe:	f107 0748 	add.w	r7, r7, #72	; 0x48
    7102:	46bd      	mov	sp, r7
    7104:	bd80      	pop	{r7, pc}
    7106:	bf00      	nop

00007108 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    7108:	4668      	mov	r0, sp
    710a:	f020 0107 	bic.w	r1, r0, #7
    710e:	468d      	mov	sp, r1
    7110:	b481      	push	{r0, r7}
    7112:	b082      	sub	sp, #8
    7114:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    7116:	f242 0300 	movw	r3, #8192	; 0x2000
    711a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    711e:	f242 0200 	movw	r2, #8192	; 0x2000
    7122:	f2ce 0204 	movt	r2, #57348	; 0xe004
    7126:	6d12      	ldr	r2, [r2, #80]	; 0x50
    7128:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    712c:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    712e:	f242 0300 	movw	r3, #8192	; 0x2000
    7132:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7136:	f242 0200 	movw	r2, #8192	; 0x2000
    713a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    713e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    7140:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    7144:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    7148:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    714a:	f242 0300 	movw	r3, #8192	; 0x2000
    714e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7152:	f242 0200 	movw	r2, #8192	; 0x2000
    7156:	f2ce 0204 	movt	r2, #57348	; 0xe004
    715a:	6d12      	ldr	r2, [r2, #80]	; 0x50
    715c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    7160:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    7164:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    7166:	f04f 0364 	mov.w	r3, #100	; 0x64
    716a:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    716c:	f242 0300 	movw	r3, #8192	; 0x2000
    7170:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    7176:	f003 0303 	and.w	r3, r3, #3
    717a:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    717c:	687b      	ldr	r3, [r7, #4]
    717e:	2b03      	cmp	r3, #3
    7180:	d104      	bne.n	718c <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    7182:	683b      	ldr	r3, [r7, #0]
    7184:	f103 33ff 	add.w	r3, r3, #4294967295
    7188:	603b      	str	r3, [r7, #0]
    718a:	e002      	b.n	7192 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    718c:	f04f 0364 	mov.w	r3, #100	; 0x64
    7190:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    7192:	683b      	ldr	r3, [r7, #0]
    7194:	2b00      	cmp	r3, #0
    7196:	d1e9      	bne.n	716c <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    7198:	f64e 5300 	movw	r3, #60672	; 0xed00
    719c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    71a0:	f240 0204 	movw	r2, #4
    71a4:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    71a8:	60da      	str	r2, [r3, #12]
}
    71aa:	f107 0708 	add.w	r7, r7, #8
    71ae:	46bd      	mov	sp, r7
    71b0:	bc81      	pop	{r0, r7}
    71b2:	4685      	mov	sp, r0
    71b4:	4770      	bx	lr
    71b6:	bf00      	nop

000071b8 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    71b8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    71bc:	f3ef 8409 	mrs	r4, PSP
    71c0:	4620      	mov	r0, r4
    71c2:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    71c4:	4623      	mov	r3, r4
}
    71c6:	4618      	mov	r0, r3

000071c8 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    71c8:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    71ca:	f383 8809 	msr	PSP, r3
    71ce:	4770      	bx	lr

000071d0 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    71d0:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    71d4:	f3ef 8408 	mrs	r4, MSP
    71d8:	4620      	mov	r0, r4
    71da:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    71dc:	4623      	mov	r3, r4
}
    71de:	4618      	mov	r0, r3

000071e0 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    71e0:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    71e2:	f383 8808 	msr	MSP, r3
    71e6:	4770      	bx	lr

000071e8 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    71e8:	b480      	push	{r7}
    71ea:	b083      	sub	sp, #12
    71ec:	af00      	add	r7, sp, #0
  uint32_t result=0;
    71ee:	f04f 0300 	mov.w	r3, #0
    71f2:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    71f4:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    71f8:	607b      	str	r3, [r7, #4]
  return(result);
    71fa:	687b      	ldr	r3, [r7, #4]
}
    71fc:	4618      	mov	r0, r3
    71fe:	f107 070c 	add.w	r7, r7, #12
    7202:	46bd      	mov	sp, r7
    7204:	bc80      	pop	{r7}
    7206:	4770      	bx	lr

00007208 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    7208:	b480      	push	{r7}
    720a:	b083      	sub	sp, #12
    720c:	af00      	add	r7, sp, #0
    720e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    7210:	687b      	ldr	r3, [r7, #4]
    7212:	f383 8811 	msr	BASEPRI, r3
}
    7216:	f107 070c 	add.w	r7, r7, #12
    721a:	46bd      	mov	sp, r7
    721c:	bc80      	pop	{r7}
    721e:	4770      	bx	lr

00007220 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    7220:	b480      	push	{r7}
    7222:	b083      	sub	sp, #12
    7224:	af00      	add	r7, sp, #0
  uint32_t result=0;
    7226:	f04f 0300 	mov.w	r3, #0
    722a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    722c:	f3ef 8310 	mrs	r3, PRIMASK
    7230:	607b      	str	r3, [r7, #4]
  return(result);
    7232:	687b      	ldr	r3, [r7, #4]
}
    7234:	4618      	mov	r0, r3
    7236:	f107 070c 	add.w	r7, r7, #12
    723a:	46bd      	mov	sp, r7
    723c:	bc80      	pop	{r7}
    723e:	4770      	bx	lr

00007240 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    7240:	b480      	push	{r7}
    7242:	b083      	sub	sp, #12
    7244:	af00      	add	r7, sp, #0
    7246:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    7248:	687b      	ldr	r3, [r7, #4]
    724a:	f383 8810 	msr	PRIMASK, r3
}
    724e:	f107 070c 	add.w	r7, r7, #12
    7252:	46bd      	mov	sp, r7
    7254:	bc80      	pop	{r7}
    7256:	4770      	bx	lr

00007258 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    7258:	b480      	push	{r7}
    725a:	b083      	sub	sp, #12
    725c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    725e:	f04f 0300 	mov.w	r3, #0
    7262:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    7264:	f3ef 8313 	mrs	r3, FAULTMASK
    7268:	607b      	str	r3, [r7, #4]
  return(result);
    726a:	687b      	ldr	r3, [r7, #4]
}
    726c:	4618      	mov	r0, r3
    726e:	f107 070c 	add.w	r7, r7, #12
    7272:	46bd      	mov	sp, r7
    7274:	bc80      	pop	{r7}
    7276:	4770      	bx	lr

00007278 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    7278:	b480      	push	{r7}
    727a:	b083      	sub	sp, #12
    727c:	af00      	add	r7, sp, #0
    727e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    7280:	687b      	ldr	r3, [r7, #4]
    7282:	f383 8813 	msr	FAULTMASK, r3
}
    7286:	f107 070c 	add.w	r7, r7, #12
    728a:	46bd      	mov	sp, r7
    728c:	bc80      	pop	{r7}
    728e:	4770      	bx	lr

00007290 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    7290:	b480      	push	{r7}
    7292:	b083      	sub	sp, #12
    7294:	af00      	add	r7, sp, #0
  uint32_t result=0;
    7296:	f04f 0300 	mov.w	r3, #0
    729a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    729c:	f3ef 8314 	mrs	r3, CONTROL
    72a0:	607b      	str	r3, [r7, #4]
  return(result);
    72a2:	687b      	ldr	r3, [r7, #4]
}
    72a4:	4618      	mov	r0, r3
    72a6:	f107 070c 	add.w	r7, r7, #12
    72aa:	46bd      	mov	sp, r7
    72ac:	bc80      	pop	{r7}
    72ae:	4770      	bx	lr

000072b0 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    72b0:	b480      	push	{r7}
    72b2:	b083      	sub	sp, #12
    72b4:	af00      	add	r7, sp, #0
    72b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    72b8:	687b      	ldr	r3, [r7, #4]
    72ba:	f383 8814 	msr	CONTROL, r3
}
    72be:	f107 070c 	add.w	r7, r7, #12
    72c2:	46bd      	mov	sp, r7
    72c4:	bc80      	pop	{r7}
    72c6:	4770      	bx	lr

000072c8 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    72c8:	b480      	push	{r7}
    72ca:	b085      	sub	sp, #20
    72cc:	af00      	add	r7, sp, #0
    72ce:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    72d0:	f04f 0300 	mov.w	r3, #0
    72d4:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    72d6:	687b      	ldr	r3, [r7, #4]
    72d8:	ba1b      	rev	r3, r3
    72da:	60fb      	str	r3, [r7, #12]
  return(result);
    72dc:	68fb      	ldr	r3, [r7, #12]
}
    72de:	4618      	mov	r0, r3
    72e0:	f107 0714 	add.w	r7, r7, #20
    72e4:	46bd      	mov	sp, r7
    72e6:	bc80      	pop	{r7}
    72e8:	4770      	bx	lr
    72ea:	bf00      	nop

000072ec <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    72ec:	b480      	push	{r7}
    72ee:	b085      	sub	sp, #20
    72f0:	af00      	add	r7, sp, #0
    72f2:	4603      	mov	r3, r0
    72f4:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    72f6:	f04f 0300 	mov.w	r3, #0
    72fa:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    72fc:	88fb      	ldrh	r3, [r7, #6]
    72fe:	ba5b      	rev16	r3, r3
    7300:	60fb      	str	r3, [r7, #12]
  return(result);
    7302:	68fb      	ldr	r3, [r7, #12]
}
    7304:	4618      	mov	r0, r3
    7306:	f107 0714 	add.w	r7, r7, #20
    730a:	46bd      	mov	sp, r7
    730c:	bc80      	pop	{r7}
    730e:	4770      	bx	lr

00007310 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    7310:	b480      	push	{r7}
    7312:	b085      	sub	sp, #20
    7314:	af00      	add	r7, sp, #0
    7316:	4603      	mov	r3, r0
    7318:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    731a:	f04f 0300 	mov.w	r3, #0
    731e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    7320:	88fb      	ldrh	r3, [r7, #6]
    7322:	badb      	revsh	r3, r3
    7324:	60fb      	str	r3, [r7, #12]
  return(result);
    7326:	68fb      	ldr	r3, [r7, #12]
}
    7328:	4618      	mov	r0, r3
    732a:	f107 0714 	add.w	r7, r7, #20
    732e:	46bd      	mov	sp, r7
    7330:	bc80      	pop	{r7}
    7332:	4770      	bx	lr

00007334 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    7334:	b480      	push	{r7}
    7336:	b085      	sub	sp, #20
    7338:	af00      	add	r7, sp, #0
    733a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    733c:	f04f 0300 	mov.w	r3, #0
    7340:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    7342:	687b      	ldr	r3, [r7, #4]
    7344:	fa93 f3a3 	rbit	r3, r3
    7348:	60fb      	str	r3, [r7, #12]
   return(result);
    734a:	68fb      	ldr	r3, [r7, #12]
}
    734c:	4618      	mov	r0, r3
    734e:	f107 0714 	add.w	r7, r7, #20
    7352:	46bd      	mov	sp, r7
    7354:	bc80      	pop	{r7}
    7356:	4770      	bx	lr

00007358 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    7358:	b480      	push	{r7}
    735a:	b085      	sub	sp, #20
    735c:	af00      	add	r7, sp, #0
    735e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    7360:	f04f 0300 	mov.w	r3, #0
    7364:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    7366:	687b      	ldr	r3, [r7, #4]
    7368:	e8d3 3f4f 	ldrexb	r3, [r3]
    736c:	73fb      	strb	r3, [r7, #15]
   return(result);
    736e:	7bfb      	ldrb	r3, [r7, #15]
}
    7370:	4618      	mov	r0, r3
    7372:	f107 0714 	add.w	r7, r7, #20
    7376:	46bd      	mov	sp, r7
    7378:	bc80      	pop	{r7}
    737a:	4770      	bx	lr

0000737c <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    737c:	b480      	push	{r7}
    737e:	b085      	sub	sp, #20
    7380:	af00      	add	r7, sp, #0
    7382:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    7384:	f04f 0300 	mov.w	r3, #0
    7388:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    738a:	687b      	ldr	r3, [r7, #4]
    738c:	e8d3 3f5f 	ldrexh	r3, [r3]
    7390:	81fb      	strh	r3, [r7, #14]
   return(result);
    7392:	89fb      	ldrh	r3, [r7, #14]
}
    7394:	4618      	mov	r0, r3
    7396:	f107 0714 	add.w	r7, r7, #20
    739a:	46bd      	mov	sp, r7
    739c:	bc80      	pop	{r7}
    739e:	4770      	bx	lr

000073a0 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    73a0:	b480      	push	{r7}
    73a2:	b085      	sub	sp, #20
    73a4:	af00      	add	r7, sp, #0
    73a6:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    73a8:	f04f 0300 	mov.w	r3, #0
    73ac:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    73ae:	687b      	ldr	r3, [r7, #4]
    73b0:	e853 3f00 	ldrex	r3, [r3]
    73b4:	60fb      	str	r3, [r7, #12]
   return(result);
    73b6:	68fb      	ldr	r3, [r7, #12]
}
    73b8:	4618      	mov	r0, r3
    73ba:	f107 0714 	add.w	r7, r7, #20
    73be:	46bd      	mov	sp, r7
    73c0:	bc80      	pop	{r7}
    73c2:	4770      	bx	lr

000073c4 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    73c4:	b480      	push	{r7}
    73c6:	b085      	sub	sp, #20
    73c8:	af00      	add	r7, sp, #0
    73ca:	4603      	mov	r3, r0
    73cc:	6039      	str	r1, [r7, #0]
    73ce:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    73d0:	f04f 0300 	mov.w	r3, #0
    73d4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    73d6:	683b      	ldr	r3, [r7, #0]
    73d8:	79fa      	ldrb	r2, [r7, #7]
    73da:	e8c3 2f43 	strexb	r3, r2, [r3]
    73de:	60fb      	str	r3, [r7, #12]
   return(result);
    73e0:	68fb      	ldr	r3, [r7, #12]
}
    73e2:	4618      	mov	r0, r3
    73e4:	f107 0714 	add.w	r7, r7, #20
    73e8:	46bd      	mov	sp, r7
    73ea:	bc80      	pop	{r7}
    73ec:	4770      	bx	lr
    73ee:	bf00      	nop

000073f0 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    73f0:	b480      	push	{r7}
    73f2:	b085      	sub	sp, #20
    73f4:	af00      	add	r7, sp, #0
    73f6:	4603      	mov	r3, r0
    73f8:	6039      	str	r1, [r7, #0]
    73fa:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    73fc:	f04f 0300 	mov.w	r3, #0
    7400:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    7402:	683b      	ldr	r3, [r7, #0]
    7404:	88fa      	ldrh	r2, [r7, #6]
    7406:	e8c3 2f53 	strexh	r3, r2, [r3]
    740a:	60fb      	str	r3, [r7, #12]
   return(result);
    740c:	68fb      	ldr	r3, [r7, #12]
}
    740e:	4618      	mov	r0, r3
    7410:	f107 0714 	add.w	r7, r7, #20
    7414:	46bd      	mov	sp, r7
    7416:	bc80      	pop	{r7}
    7418:	4770      	bx	lr
    741a:	bf00      	nop

0000741c <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    741c:	b480      	push	{r7}
    741e:	b085      	sub	sp, #20
    7420:	af00      	add	r7, sp, #0
    7422:	6078      	str	r0, [r7, #4]
    7424:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    7426:	f04f 0300 	mov.w	r3, #0
    742a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    742c:	683b      	ldr	r3, [r7, #0]
    742e:	687a      	ldr	r2, [r7, #4]
    7430:	e843 2300 	strex	r3, r2, [r3]
    7434:	60fb      	str	r3, [r7, #12]
   return(result);
    7436:	68fb      	ldr	r3, [r7, #12]
}
    7438:	4618      	mov	r0, r3
    743a:	f107 0714 	add.w	r7, r7, #20
    743e:	46bd      	mov	sp, r7
    7440:	bc80      	pop	{r7}
    7442:	4770      	bx	lr

00007444 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    7444:	b480      	push	{r7}
    7446:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    7448:	46bd      	mov	sp, r7
    744a:	bc80      	pop	{r7}
    744c:	4770      	bx	lr
    744e:	bf00      	nop

00007450 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    7450:	b580      	push	{r7, lr}
    7452:	b08a      	sub	sp, #40	; 0x28
    7454:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    7456:	f642 53d0 	movw	r3, #11728	; 0x2dd0
    745a:	f2c0 0301 	movt	r3, #1
    745e:	46bc      	mov	ip, r7
    7460:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    7462:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    7466:	f242 0300 	movw	r3, #8192	; 0x2000
    746a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    746e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7470:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7474:	f003 0303 	and.w	r3, r3, #3
    7478:	ea4f 0383 	mov.w	r3, r3, lsl #2
    747c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    7480:	4413      	add	r3, r2
    7482:	f853 3c28 	ldr.w	r3, [r3, #-40]
    7486:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    7488:	f242 0300 	movw	r3, #8192	; 0x2000
    748c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7490:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7492:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7496:	f003 0303 	and.w	r3, r3, #3
    749a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    749e:	f107 0228 	add.w	r2, r7, #40	; 0x28
    74a2:	4413      	add	r3, r2
    74a4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    74a8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    74aa:	f242 0300 	movw	r3, #8192	; 0x2000
    74ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
    74b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    74b4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    74b8:	f003 0303 	and.w	r3, r3, #3
    74bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74c0:	f107 0228 	add.w	r2, r7, #40	; 0x28
    74c4:	4413      	add	r3, r2
    74c6:	f853 3c28 	ldr.w	r3, [r3, #-40]
    74ca:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    74cc:	f242 0300 	movw	r3, #8192	; 0x2000
    74d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    74d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    74d6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    74da:	f003 031f 	and.w	r3, r3, #31
    74de:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    74e0:	f242 0300 	movw	r3, #8192	; 0x2000
    74e4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    74e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    74ea:	ea4f 3353 	mov.w	r3, r3, lsr #13
    74ee:	f003 0301 	and.w	r3, r3, #1
    74f2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    74f4:	6a3b      	ldr	r3, [r7, #32]
    74f6:	f103 0301 	add.w	r3, r3, #1
    74fa:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    74fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    74fe:	2b00      	cmp	r3, #0
    7500:	d003      	beq.n	750a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    7502:	69fb      	ldr	r3, [r7, #28]
    7504:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7508:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    750a:	f000 f849 	bl	75a0 <GetSystemClock>
    750e:	4602      	mov	r2, r0
    7510:	f240 0354 	movw	r3, #84	; 0x54
    7514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7518:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    751a:	f240 0354 	movw	r3, #84	; 0x54
    751e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7522:	681a      	ldr	r2, [r3, #0]
    7524:	693b      	ldr	r3, [r7, #16]
    7526:	fbb2 f2f3 	udiv	r2, r2, r3
    752a:	f240 0358 	movw	r3, #88	; 0x58
    752e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7532:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    7534:	f240 0354 	movw	r3, #84	; 0x54
    7538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    753c:	681a      	ldr	r2, [r3, #0]
    753e:	697b      	ldr	r3, [r7, #20]
    7540:	fbb2 f2f3 	udiv	r2, r2, r3
    7544:	f240 035c 	movw	r3, #92	; 0x5c
    7548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    754c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    754e:	f240 0354 	movw	r3, #84	; 0x54
    7552:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7556:	681a      	ldr	r2, [r3, #0]
    7558:	69bb      	ldr	r3, [r7, #24]
    755a:	fbb2 f2f3 	udiv	r2, r2, r3
    755e:	f240 0360 	movw	r3, #96	; 0x60
    7562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7566:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    7568:	f240 0354 	movw	r3, #84	; 0x54
    756c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7570:	681a      	ldr	r2, [r3, #0]
    7572:	69fb      	ldr	r3, [r7, #28]
    7574:	fbb2 f2f3 	udiv	r2, r2, r3
    7578:	f240 0364 	movw	r3, #100	; 0x64
    757c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7580:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    7582:	f240 0354 	movw	r3, #84	; 0x54
    7586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    758a:	681a      	ldr	r2, [r3, #0]
    758c:	f240 0350 	movw	r3, #80	; 0x50
    7590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7594:	601a      	str	r2, [r3, #0]
}
    7596:	f107 0728 	add.w	r7, r7, #40	; 0x28
    759a:	46bd      	mov	sp, r7
    759c:	bd80      	pop	{r7, pc}
    759e:	bf00      	nop

000075a0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    75a0:	b480      	push	{r7}
    75a2:	b08b      	sub	sp, #44	; 0x2c
    75a4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    75a6:	f04f 0300 	mov.w	r3, #0
    75aa:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    75ac:	f640 031c 	movw	r3, #2076	; 0x81c
    75b0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    75b4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    75b6:	f240 2330 	movw	r3, #560	; 0x230
    75ba:	f2c6 0308 	movt	r3, #24584	; 0x6008
    75be:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    75c0:	68fb      	ldr	r3, [r7, #12]
    75c2:	681b      	ldr	r3, [r3, #0]
    75c4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    75c8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    75ca:	693a      	ldr	r2, [r7, #16]
    75cc:	f241 13cf 	movw	r3, #4559	; 0x11cf
    75d0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    75d4:	429a      	cmp	r2, r3
    75d6:	d108      	bne.n	75ea <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    75d8:	f64e 732c 	movw	r3, #61228	; 0xef2c
    75dc:	f2c6 0301 	movt	r3, #24577	; 0x6001
    75e0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    75e2:	697b      	ldr	r3, [r7, #20]
    75e4:	681b      	ldr	r3, [r3, #0]
    75e6:	607b      	str	r3, [r7, #4]
    75e8:	e03d      	b.n	7666 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    75ea:	68bb      	ldr	r3, [r7, #8]
    75ec:	681a      	ldr	r2, [r3, #0]
    75ee:	f244 3341 	movw	r3, #17217	; 0x4341
    75f2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    75f6:	429a      	cmp	r2, r3
    75f8:	d135      	bne.n	7666 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    75fa:	f640 0340 	movw	r3, #2112	; 0x840
    75fe:	f2c6 0308 	movt	r3, #24584	; 0x6008
    7602:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    7604:	69bb      	ldr	r3, [r7, #24]
    7606:	681b      	ldr	r3, [r3, #0]
    7608:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    760a:	69fb      	ldr	r3, [r7, #28]
    760c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    7610:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    7612:	69fa      	ldr	r2, [r7, #28]
    7614:	f240 3300 	movw	r3, #768	; 0x300
    7618:	f2c0 0301 	movt	r3, #1
    761c:	429a      	cmp	r2, r3
    761e:	d922      	bls.n	7666 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    7620:	69fa      	ldr	r2, [r7, #28]
    7622:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7626:	f2c0 0301 	movt	r3, #1
    762a:	429a      	cmp	r2, r3
    762c:	d808      	bhi.n	7640 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    762e:	f241 632c 	movw	r3, #5676	; 0x162c
    7632:	f2c6 0308 	movt	r3, #24584	; 0x6008
    7636:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    7638:	6a3b      	ldr	r3, [r7, #32]
    763a:	681b      	ldr	r3, [r3, #0]
    763c:	607b      	str	r3, [r7, #4]
    763e:	e012      	b.n	7666 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    7640:	69fa      	ldr	r2, [r7, #28]
    7642:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7646:	f2c0 0302 	movt	r3, #2
    764a:	429a      	cmp	r2, r3
    764c:	d808      	bhi.n	7660 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    764e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    7652:	f2c6 0308 	movt	r3, #24584	; 0x6008
    7656:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    7658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    765a:	681b      	ldr	r3, [r3, #0]
    765c:	607b      	str	r3, [r7, #4]
    765e:	e002      	b.n	7666 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    7660:	f04f 0300 	mov.w	r3, #0
    7664:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    7666:	687b      	ldr	r3, [r7, #4]
    7668:	2b00      	cmp	r3, #0
    766a:	d105      	bne.n	7678 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    766c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    766e:	f647 0340 	movw	r3, #30784	; 0x7840
    7672:	f2c0 137d 	movt	r3, #381	; 0x17d
    7676:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    7678:	687b      	ldr	r3, [r7, #4]
}
    767a:	4618      	mov	r0, r3
    767c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7680:	46bd      	mov	sp, r7
    7682:	bc80      	pop	{r7}
    7684:	4770      	bx	lr
    7686:	bf00      	nop

00007688 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    7688:	b480      	push	{r7}
    768a:	b083      	sub	sp, #12
    768c:	af00      	add	r7, sp, #0
    768e:	6078      	str	r0, [r7, #4]
    return -1;
    7690:	f04f 33ff 	mov.w	r3, #4294967295
}
    7694:	4618      	mov	r0, r3
    7696:	f107 070c 	add.w	r7, r7, #12
    769a:	46bd      	mov	sp, r7
    769c:	bc80      	pop	{r7}
    769e:	4770      	bx	lr

000076a0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    76a0:	b580      	push	{r7, lr}
    76a2:	b084      	sub	sp, #16
    76a4:	af00      	add	r7, sp, #0
    76a6:	60f8      	str	r0, [r7, #12]
    76a8:	60b9      	str	r1, [r7, #8]
    76aa:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    76ac:	f000 fd48 	bl	8140 <__errno>
    76b0:	4603      	mov	r3, r0
    76b2:	f04f 020c 	mov.w	r2, #12
    76b6:	601a      	str	r2, [r3, #0]
    return -1;
    76b8:	f04f 33ff 	mov.w	r3, #4294967295
}
    76bc:	4618      	mov	r0, r3
    76be:	f107 0710 	add.w	r7, r7, #16
    76c2:	46bd      	mov	sp, r7
    76c4:	bd80      	pop	{r7, pc}
    76c6:	bf00      	nop

000076c8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    76c8:	b480      	push	{r7}
    76ca:	b083      	sub	sp, #12
    76cc:	af00      	add	r7, sp, #0
    76ce:	6078      	str	r0, [r7, #4]
    76d0:	e7fe      	b.n	76d0 <_exit+0x8>
    76d2:	bf00      	nop

000076d4 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    76d4:	b580      	push	{r7, lr}
    76d6:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    76d8:	f000 fd32 	bl	8140 <__errno>
    76dc:	4603      	mov	r3, r0
    76de:	f04f 020b 	mov.w	r2, #11
    76e2:	601a      	str	r2, [r3, #0]
    return -1;
    76e4:	f04f 33ff 	mov.w	r3, #4294967295
}
    76e8:	4618      	mov	r0, r3
    76ea:	bd80      	pop	{r7, pc}

000076ec <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    76ec:	b480      	push	{r7}
    76ee:	b083      	sub	sp, #12
    76f0:	af00      	add	r7, sp, #0
    76f2:	6078      	str	r0, [r7, #4]
    76f4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    76f6:	683b      	ldr	r3, [r7, #0]
    76f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    76fc:	605a      	str	r2, [r3, #4]
    return 0;
    76fe:	f04f 0300 	mov.w	r3, #0
}
    7702:	4618      	mov	r0, r3
    7704:	f107 070c 	add.w	r7, r7, #12
    7708:	46bd      	mov	sp, r7
    770a:	bc80      	pop	{r7}
    770c:	4770      	bx	lr
    770e:	bf00      	nop

00007710 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    7710:	b480      	push	{r7}
    7712:	af00      	add	r7, sp, #0
    return 1;
    7714:	f04f 0301 	mov.w	r3, #1
}
    7718:	4618      	mov	r0, r3
    771a:	46bd      	mov	sp, r7
    771c:	bc80      	pop	{r7}
    771e:	4770      	bx	lr

00007720 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    7720:	b480      	push	{r7}
    7722:	b083      	sub	sp, #12
    7724:	af00      	add	r7, sp, #0
    7726:	6078      	str	r0, [r7, #4]
    return 1;
    7728:	f04f 0301 	mov.w	r3, #1
}
    772c:	4618      	mov	r0, r3
    772e:	f107 070c 	add.w	r7, r7, #12
    7732:	46bd      	mov	sp, r7
    7734:	bc80      	pop	{r7}
    7736:	4770      	bx	lr

00007738 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    7738:	b580      	push	{r7, lr}
    773a:	b082      	sub	sp, #8
    773c:	af00      	add	r7, sp, #0
    773e:	6078      	str	r0, [r7, #4]
    7740:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    7742:	f000 fcfd 	bl	8140 <__errno>
    7746:	4603      	mov	r3, r0
    7748:	f04f 0216 	mov.w	r2, #22
    774c:	601a      	str	r2, [r3, #0]
    return -1;
    774e:	f04f 33ff 	mov.w	r3, #4294967295
}
    7752:	4618      	mov	r0, r3
    7754:	f107 0708 	add.w	r7, r7, #8
    7758:	46bd      	mov	sp, r7
    775a:	bd80      	pop	{r7, pc}

0000775c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    775c:	b580      	push	{r7, lr}
    775e:	b082      	sub	sp, #8
    7760:	af00      	add	r7, sp, #0
    7762:	6078      	str	r0, [r7, #4]
    7764:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    7766:	f000 fceb 	bl	8140 <__errno>
    776a:	4603      	mov	r3, r0
    776c:	f04f 021f 	mov.w	r2, #31
    7770:	601a      	str	r2, [r3, #0]
    return -1;
    7772:	f04f 33ff 	mov.w	r3, #4294967295
}
    7776:	4618      	mov	r0, r3
    7778:	f107 0708 	add.w	r7, r7, #8
    777c:	46bd      	mov	sp, r7
    777e:	bd80      	pop	{r7, pc}

00007780 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    7780:	b480      	push	{r7}
    7782:	b085      	sub	sp, #20
    7784:	af00      	add	r7, sp, #0
    7786:	60f8      	str	r0, [r7, #12]
    7788:	60b9      	str	r1, [r7, #8]
    778a:	607a      	str	r2, [r7, #4]
    return 0;
    778c:	f04f 0300 	mov.w	r3, #0
}
    7790:	4618      	mov	r0, r3
    7792:	f107 0714 	add.w	r7, r7, #20
    7796:	46bd      	mov	sp, r7
    7798:	bc80      	pop	{r7}
    779a:	4770      	bx	lr

0000779c <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    779c:	b480      	push	{r7}
    779e:	b085      	sub	sp, #20
    77a0:	af00      	add	r7, sp, #0
    77a2:	60f8      	str	r0, [r7, #12]
    77a4:	60b9      	str	r1, [r7, #8]
    77a6:	607a      	str	r2, [r7, #4]
    return -1;
    77a8:	f04f 33ff 	mov.w	r3, #4294967295
}
    77ac:	4618      	mov	r0, r3
    77ae:	f107 0714 	add.w	r7, r7, #20
    77b2:	46bd      	mov	sp, r7
    77b4:	bc80      	pop	{r7}
    77b6:	4770      	bx	lr

000077b8 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    77b8:	b480      	push	{r7}
    77ba:	b085      	sub	sp, #20
    77bc:	af00      	add	r7, sp, #0
    77be:	60f8      	str	r0, [r7, #12]
    77c0:	60b9      	str	r1, [r7, #8]
    77c2:	607a      	str	r2, [r7, #4]
    return 0;
    77c4:	f04f 0300 	mov.w	r3, #0
}
    77c8:	4618      	mov	r0, r3
    77ca:	f107 0714 	add.w	r7, r7, #20
    77ce:	46bd      	mov	sp, r7
    77d0:	bc80      	pop	{r7}
    77d2:	4770      	bx	lr

000077d4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    77d4:	b580      	push	{r7, lr}
    77d6:	b084      	sub	sp, #16
    77d8:	af00      	add	r7, sp, #0
    77da:	60f8      	str	r0, [r7, #12]
    77dc:	60b9      	str	r1, [r7, #8]
    77de:	607a      	str	r2, [r7, #4]
    77e0:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    77e2:	f240 53c4 	movw	r3, #1476	; 0x5c4
    77e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77ea:	681b      	ldr	r3, [r3, #0]
    77ec:	2b00      	cmp	r3, #0
    77ee:	d110      	bne.n	7812 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    77f0:	f240 6064 	movw	r0, #1636	; 0x664
    77f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    77f8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    77fc:	f04f 0203 	mov.w	r2, #3
    7800:	f7f9 fd02 	bl	1208 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    7804:	f240 53c4 	movw	r3, #1476	; 0x5c4
    7808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    780c:	f04f 0201 	mov.w	r2, #1
    7810:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    7812:	683b      	ldr	r3, [r7, #0]
    7814:	f240 6064 	movw	r0, #1636	; 0x664
    7818:	f2c2 0000 	movt	r0, #8192	; 0x2000
    781c:	6879      	ldr	r1, [r7, #4]
    781e:	461a      	mov	r2, r3
    7820:	f7f9 fdf4 	bl	140c <MSS_UART_polled_tx>
    
    return len;
    7824:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    7826:	4618      	mov	r0, r3
    7828:	f107 0710 	add.w	r7, r7, #16
    782c:	46bd      	mov	sp, r7
    782e:	bd80      	pop	{r7, pc}

00007830 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    7830:	b580      	push	{r7, lr}
    7832:	b084      	sub	sp, #16
    7834:	af00      	add	r7, sp, #0
    7836:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    7838:	f240 53cc 	movw	r3, #1484	; 0x5cc
    783c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7840:	681b      	ldr	r3, [r3, #0]
    7842:	2b00      	cmp	r3, #0
    7844:	d108      	bne.n	7858 <_sbrk+0x28>
    {
      heap_end = &_end;
    7846:	f240 53cc 	movw	r3, #1484	; 0x5cc
    784a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    784e:	f240 7290 	movw	r2, #1936	; 0x790
    7852:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7856:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    7858:	f240 53cc 	movw	r3, #1484	; 0x5cc
    785c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7860:	681b      	ldr	r3, [r3, #0]
    7862:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    7864:	f3ef 8308 	mrs	r3, MSP
    7868:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    786a:	f240 53cc 	movw	r3, #1484	; 0x5cc
    786e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7872:	681a      	ldr	r2, [r3, #0]
    7874:	687b      	ldr	r3, [r7, #4]
    7876:	441a      	add	r2, r3
    7878:	68fb      	ldr	r3, [r7, #12]
    787a:	429a      	cmp	r2, r3
    787c:	d90f      	bls.n	789e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    787e:	f04f 0000 	mov.w	r0, #0
    7882:	f04f 0101 	mov.w	r1, #1
    7886:	f642 52e0 	movw	r2, #11744	; 0x2de0
    788a:	f2c0 0201 	movt	r2, #1
    788e:	f04f 0319 	mov.w	r3, #25
    7892:	f7ff ff9f 	bl	77d4 <_write_r>
      _exit (1);
    7896:	f04f 0001 	mov.w	r0, #1
    789a:	f7ff ff15 	bl	76c8 <_exit>
    }
  
    heap_end += incr;
    789e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    78a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78a6:	681a      	ldr	r2, [r3, #0]
    78a8:	687b      	ldr	r3, [r7, #4]
    78aa:	441a      	add	r2, r3
    78ac:	f240 53cc 	movw	r3, #1484	; 0x5cc
    78b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78b4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    78b6:	68bb      	ldr	r3, [r7, #8]
}
    78b8:	4618      	mov	r0, r3
    78ba:	f107 0710 	add.w	r7, r7, #16
    78be:	46bd      	mov	sp, r7
    78c0:	bd80      	pop	{r7, pc}
    78c2:	bf00      	nop

000078c4 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    78c4:	b480      	push	{r7}
    78c6:	b083      	sub	sp, #12
    78c8:	af00      	add	r7, sp, #0
    78ca:	6078      	str	r0, [r7, #4]
    78cc:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    78ce:	683b      	ldr	r3, [r7, #0]
    78d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    78d4:	605a      	str	r2, [r3, #4]
    return 0;
    78d6:	f04f 0300 	mov.w	r3, #0
}
    78da:	4618      	mov	r0, r3
    78dc:	f107 070c 	add.w	r7, r7, #12
    78e0:	46bd      	mov	sp, r7
    78e2:	bc80      	pop	{r7}
    78e4:	4770      	bx	lr
    78e6:	bf00      	nop

000078e8 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    78e8:	b480      	push	{r7}
    78ea:	b083      	sub	sp, #12
    78ec:	af00      	add	r7, sp, #0
    78ee:	6078      	str	r0, [r7, #4]
    return -1;
    78f0:	f04f 33ff 	mov.w	r3, #4294967295
}
    78f4:	4618      	mov	r0, r3
    78f6:	f107 070c 	add.w	r7, r7, #12
    78fa:	46bd      	mov	sp, r7
    78fc:	bc80      	pop	{r7}
    78fe:	4770      	bx	lr

00007900 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    7900:	b580      	push	{r7, lr}
    7902:	b082      	sub	sp, #8
    7904:	af00      	add	r7, sp, #0
    7906:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    7908:	f000 fc1a 	bl	8140 <__errno>
    790c:	4603      	mov	r3, r0
    790e:	f04f 0202 	mov.w	r2, #2
    7912:	601a      	str	r2, [r3, #0]
    return -1;
    7914:	f04f 33ff 	mov.w	r3, #4294967295
}
    7918:	4618      	mov	r0, r3
    791a:	f107 0708 	add.w	r7, r7, #8
    791e:	46bd      	mov	sp, r7
    7920:	bd80      	pop	{r7, pc}
    7922:	bf00      	nop

00007924 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    7924:	b580      	push	{r7, lr}
    7926:	b082      	sub	sp, #8
    7928:	af00      	add	r7, sp, #0
    792a:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    792c:	f000 fc08 	bl	8140 <__errno>
    7930:	4603      	mov	r3, r0
    7932:	f04f 020a 	mov.w	r2, #10
    7936:	601a      	str	r2, [r3, #0]
    return -1;
    7938:	f04f 33ff 	mov.w	r3, #4294967295
}
    793c:	4618      	mov	r0, r3
    793e:	f107 0708 	add.w	r7, r7, #8
    7942:	46bd      	mov	sp, r7
    7944:	bd80      	pop	{r7, pc}
    7946:	bf00      	nop

00007948 <__aeabi_drsub>:
    7948:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    794c:	e002      	b.n	7954 <__adddf3>
    794e:	bf00      	nop

00007950 <__aeabi_dsub>:
    7950:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00007954 <__adddf3>:
    7954:	b530      	push	{r4, r5, lr}
    7956:	ea4f 0441 	mov.w	r4, r1, lsl #1
    795a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    795e:	ea94 0f05 	teq	r4, r5
    7962:	bf08      	it	eq
    7964:	ea90 0f02 	teqeq	r0, r2
    7968:	bf1f      	itttt	ne
    796a:	ea54 0c00 	orrsne.w	ip, r4, r0
    796e:	ea55 0c02 	orrsne.w	ip, r5, r2
    7972:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    7976:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    797a:	f000 80e2 	beq.w	7b42 <__adddf3+0x1ee>
    797e:	ea4f 5454 	mov.w	r4, r4, lsr #21
    7982:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    7986:	bfb8      	it	lt
    7988:	426d      	neglt	r5, r5
    798a:	dd0c      	ble.n	79a6 <__adddf3+0x52>
    798c:	442c      	add	r4, r5
    798e:	ea80 0202 	eor.w	r2, r0, r2
    7992:	ea81 0303 	eor.w	r3, r1, r3
    7996:	ea82 0000 	eor.w	r0, r2, r0
    799a:	ea83 0101 	eor.w	r1, r3, r1
    799e:	ea80 0202 	eor.w	r2, r0, r2
    79a2:	ea81 0303 	eor.w	r3, r1, r3
    79a6:	2d36      	cmp	r5, #54	; 0x36
    79a8:	bf88      	it	hi
    79aa:	bd30      	pophi	{r4, r5, pc}
    79ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    79b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    79b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    79b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    79bc:	d002      	beq.n	79c4 <__adddf3+0x70>
    79be:	4240      	negs	r0, r0
    79c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    79c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    79c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
    79cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    79d0:	d002      	beq.n	79d8 <__adddf3+0x84>
    79d2:	4252      	negs	r2, r2
    79d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    79d8:	ea94 0f05 	teq	r4, r5
    79dc:	f000 80a7 	beq.w	7b2e <__adddf3+0x1da>
    79e0:	f1a4 0401 	sub.w	r4, r4, #1
    79e4:	f1d5 0e20 	rsbs	lr, r5, #32
    79e8:	db0d      	blt.n	7a06 <__adddf3+0xb2>
    79ea:	fa02 fc0e 	lsl.w	ip, r2, lr
    79ee:	fa22 f205 	lsr.w	r2, r2, r5
    79f2:	1880      	adds	r0, r0, r2
    79f4:	f141 0100 	adc.w	r1, r1, #0
    79f8:	fa03 f20e 	lsl.w	r2, r3, lr
    79fc:	1880      	adds	r0, r0, r2
    79fe:	fa43 f305 	asr.w	r3, r3, r5
    7a02:	4159      	adcs	r1, r3
    7a04:	e00e      	b.n	7a24 <__adddf3+0xd0>
    7a06:	f1a5 0520 	sub.w	r5, r5, #32
    7a0a:	f10e 0e20 	add.w	lr, lr, #32
    7a0e:	2a01      	cmp	r2, #1
    7a10:	fa03 fc0e 	lsl.w	ip, r3, lr
    7a14:	bf28      	it	cs
    7a16:	f04c 0c02 	orrcs.w	ip, ip, #2
    7a1a:	fa43 f305 	asr.w	r3, r3, r5
    7a1e:	18c0      	adds	r0, r0, r3
    7a20:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    7a24:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7a28:	d507      	bpl.n	7a3a <__adddf3+0xe6>
    7a2a:	f04f 0e00 	mov.w	lr, #0
    7a2e:	f1dc 0c00 	rsbs	ip, ip, #0
    7a32:	eb7e 0000 	sbcs.w	r0, lr, r0
    7a36:	eb6e 0101 	sbc.w	r1, lr, r1
    7a3a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    7a3e:	d31b      	bcc.n	7a78 <__adddf3+0x124>
    7a40:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    7a44:	d30c      	bcc.n	7a60 <__adddf3+0x10c>
    7a46:	0849      	lsrs	r1, r1, #1
    7a48:	ea5f 0030 	movs.w	r0, r0, rrx
    7a4c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7a50:	f104 0401 	add.w	r4, r4, #1
    7a54:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7a58:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    7a5c:	f080 809a 	bcs.w	7b94 <__adddf3+0x240>
    7a60:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    7a64:	bf08      	it	eq
    7a66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7a6a:	f150 0000 	adcs.w	r0, r0, #0
    7a6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7a72:	ea41 0105 	orr.w	r1, r1, r5
    7a76:	bd30      	pop	{r4, r5, pc}
    7a78:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    7a7c:	4140      	adcs	r0, r0
    7a7e:	eb41 0101 	adc.w	r1, r1, r1
    7a82:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7a86:	f1a4 0401 	sub.w	r4, r4, #1
    7a8a:	d1e9      	bne.n	7a60 <__adddf3+0x10c>
    7a8c:	f091 0f00 	teq	r1, #0
    7a90:	bf04      	itt	eq
    7a92:	4601      	moveq	r1, r0
    7a94:	2000      	moveq	r0, #0
    7a96:	fab1 f381 	clz	r3, r1
    7a9a:	bf08      	it	eq
    7a9c:	3320      	addeq	r3, #32
    7a9e:	f1a3 030b 	sub.w	r3, r3, #11
    7aa2:	f1b3 0220 	subs.w	r2, r3, #32
    7aa6:	da0c      	bge.n	7ac2 <__adddf3+0x16e>
    7aa8:	320c      	adds	r2, #12
    7aaa:	dd08      	ble.n	7abe <__adddf3+0x16a>
    7aac:	f102 0c14 	add.w	ip, r2, #20
    7ab0:	f1c2 020c 	rsb	r2, r2, #12
    7ab4:	fa01 f00c 	lsl.w	r0, r1, ip
    7ab8:	fa21 f102 	lsr.w	r1, r1, r2
    7abc:	e00c      	b.n	7ad8 <__adddf3+0x184>
    7abe:	f102 0214 	add.w	r2, r2, #20
    7ac2:	bfd8      	it	le
    7ac4:	f1c2 0c20 	rsble	ip, r2, #32
    7ac8:	fa01 f102 	lsl.w	r1, r1, r2
    7acc:	fa20 fc0c 	lsr.w	ip, r0, ip
    7ad0:	bfdc      	itt	le
    7ad2:	ea41 010c 	orrle.w	r1, r1, ip
    7ad6:	4090      	lslle	r0, r2
    7ad8:	1ae4      	subs	r4, r4, r3
    7ada:	bfa2      	ittt	ge
    7adc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7ae0:	4329      	orrge	r1, r5
    7ae2:	bd30      	popge	{r4, r5, pc}
    7ae4:	ea6f 0404 	mvn.w	r4, r4
    7ae8:	3c1f      	subs	r4, #31
    7aea:	da1c      	bge.n	7b26 <__adddf3+0x1d2>
    7aec:	340c      	adds	r4, #12
    7aee:	dc0e      	bgt.n	7b0e <__adddf3+0x1ba>
    7af0:	f104 0414 	add.w	r4, r4, #20
    7af4:	f1c4 0220 	rsb	r2, r4, #32
    7af8:	fa20 f004 	lsr.w	r0, r0, r4
    7afc:	fa01 f302 	lsl.w	r3, r1, r2
    7b00:	ea40 0003 	orr.w	r0, r0, r3
    7b04:	fa21 f304 	lsr.w	r3, r1, r4
    7b08:	ea45 0103 	orr.w	r1, r5, r3
    7b0c:	bd30      	pop	{r4, r5, pc}
    7b0e:	f1c4 040c 	rsb	r4, r4, #12
    7b12:	f1c4 0220 	rsb	r2, r4, #32
    7b16:	fa20 f002 	lsr.w	r0, r0, r2
    7b1a:	fa01 f304 	lsl.w	r3, r1, r4
    7b1e:	ea40 0003 	orr.w	r0, r0, r3
    7b22:	4629      	mov	r1, r5
    7b24:	bd30      	pop	{r4, r5, pc}
    7b26:	fa21 f004 	lsr.w	r0, r1, r4
    7b2a:	4629      	mov	r1, r5
    7b2c:	bd30      	pop	{r4, r5, pc}
    7b2e:	f094 0f00 	teq	r4, #0
    7b32:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    7b36:	bf06      	itte	eq
    7b38:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    7b3c:	3401      	addeq	r4, #1
    7b3e:	3d01      	subne	r5, #1
    7b40:	e74e      	b.n	79e0 <__adddf3+0x8c>
    7b42:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7b46:	bf18      	it	ne
    7b48:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7b4c:	d029      	beq.n	7ba2 <__adddf3+0x24e>
    7b4e:	ea94 0f05 	teq	r4, r5
    7b52:	bf08      	it	eq
    7b54:	ea90 0f02 	teqeq	r0, r2
    7b58:	d005      	beq.n	7b66 <__adddf3+0x212>
    7b5a:	ea54 0c00 	orrs.w	ip, r4, r0
    7b5e:	bf04      	itt	eq
    7b60:	4619      	moveq	r1, r3
    7b62:	4610      	moveq	r0, r2
    7b64:	bd30      	pop	{r4, r5, pc}
    7b66:	ea91 0f03 	teq	r1, r3
    7b6a:	bf1e      	ittt	ne
    7b6c:	2100      	movne	r1, #0
    7b6e:	2000      	movne	r0, #0
    7b70:	bd30      	popne	{r4, r5, pc}
    7b72:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    7b76:	d105      	bne.n	7b84 <__adddf3+0x230>
    7b78:	0040      	lsls	r0, r0, #1
    7b7a:	4149      	adcs	r1, r1
    7b7c:	bf28      	it	cs
    7b7e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    7b82:	bd30      	pop	{r4, r5, pc}
    7b84:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    7b88:	bf3c      	itt	cc
    7b8a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    7b8e:	bd30      	popcc	{r4, r5, pc}
    7b90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7b94:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    7b98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7b9c:	f04f 0000 	mov.w	r0, #0
    7ba0:	bd30      	pop	{r4, r5, pc}
    7ba2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7ba6:	bf1a      	itte	ne
    7ba8:	4619      	movne	r1, r3
    7baa:	4610      	movne	r0, r2
    7bac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    7bb0:	bf1c      	itt	ne
    7bb2:	460b      	movne	r3, r1
    7bb4:	4602      	movne	r2, r0
    7bb6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    7bba:	bf06      	itte	eq
    7bbc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7bc0:	ea91 0f03 	teqeq	r1, r3
    7bc4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7bc8:	bd30      	pop	{r4, r5, pc}
    7bca:	bf00      	nop

00007bcc <__aeabi_ui2d>:
    7bcc:	f090 0f00 	teq	r0, #0
    7bd0:	bf04      	itt	eq
    7bd2:	2100      	moveq	r1, #0
    7bd4:	4770      	bxeq	lr
    7bd6:	b530      	push	{r4, r5, lr}
    7bd8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7bdc:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7be0:	f04f 0500 	mov.w	r5, #0
    7be4:	f04f 0100 	mov.w	r1, #0
    7be8:	e750      	b.n	7a8c <__adddf3+0x138>
    7bea:	bf00      	nop

00007bec <__aeabi_i2d>:
    7bec:	f090 0f00 	teq	r0, #0
    7bf0:	bf04      	itt	eq
    7bf2:	2100      	moveq	r1, #0
    7bf4:	4770      	bxeq	lr
    7bf6:	b530      	push	{r4, r5, lr}
    7bf8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7bfc:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7c00:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    7c04:	bf48      	it	mi
    7c06:	4240      	negmi	r0, r0
    7c08:	f04f 0100 	mov.w	r1, #0
    7c0c:	e73e      	b.n	7a8c <__adddf3+0x138>
    7c0e:	bf00      	nop

00007c10 <__aeabi_f2d>:
    7c10:	0042      	lsls	r2, r0, #1
    7c12:	ea4f 01e2 	mov.w	r1, r2, asr #3
    7c16:	ea4f 0131 	mov.w	r1, r1, rrx
    7c1a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    7c1e:	bf1f      	itttt	ne
    7c20:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    7c24:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7c28:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    7c2c:	4770      	bxne	lr
    7c2e:	f092 0f00 	teq	r2, #0
    7c32:	bf14      	ite	ne
    7c34:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7c38:	4770      	bxeq	lr
    7c3a:	b530      	push	{r4, r5, lr}
    7c3c:	f44f 7460 	mov.w	r4, #896	; 0x380
    7c40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7c44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7c48:	e720      	b.n	7a8c <__adddf3+0x138>
    7c4a:	bf00      	nop

00007c4c <__aeabi_ul2d>:
    7c4c:	ea50 0201 	orrs.w	r2, r0, r1
    7c50:	bf08      	it	eq
    7c52:	4770      	bxeq	lr
    7c54:	b530      	push	{r4, r5, lr}
    7c56:	f04f 0500 	mov.w	r5, #0
    7c5a:	e00a      	b.n	7c72 <__aeabi_l2d+0x16>

00007c5c <__aeabi_l2d>:
    7c5c:	ea50 0201 	orrs.w	r2, r0, r1
    7c60:	bf08      	it	eq
    7c62:	4770      	bxeq	lr
    7c64:	b530      	push	{r4, r5, lr}
    7c66:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    7c6a:	d502      	bpl.n	7c72 <__aeabi_l2d+0x16>
    7c6c:	4240      	negs	r0, r0
    7c6e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7c72:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7c76:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7c7a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    7c7e:	f43f aedc 	beq.w	7a3a <__adddf3+0xe6>
    7c82:	f04f 0203 	mov.w	r2, #3
    7c86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7c8a:	bf18      	it	ne
    7c8c:	3203      	addne	r2, #3
    7c8e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7c92:	bf18      	it	ne
    7c94:	3203      	addne	r2, #3
    7c96:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    7c9a:	f1c2 0320 	rsb	r3, r2, #32
    7c9e:	fa00 fc03 	lsl.w	ip, r0, r3
    7ca2:	fa20 f002 	lsr.w	r0, r0, r2
    7ca6:	fa01 fe03 	lsl.w	lr, r1, r3
    7caa:	ea40 000e 	orr.w	r0, r0, lr
    7cae:	fa21 f102 	lsr.w	r1, r1, r2
    7cb2:	4414      	add	r4, r2
    7cb4:	e6c1      	b.n	7a3a <__adddf3+0xe6>
    7cb6:	bf00      	nop

00007cb8 <__aeabi_dmul>:
    7cb8:	b570      	push	{r4, r5, r6, lr}
    7cba:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7cbe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7cc2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7cc6:	bf1d      	ittte	ne
    7cc8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7ccc:	ea94 0f0c 	teqne	r4, ip
    7cd0:	ea95 0f0c 	teqne	r5, ip
    7cd4:	f000 f8de 	bleq	7e94 <__aeabi_dmul+0x1dc>
    7cd8:	442c      	add	r4, r5
    7cda:	ea81 0603 	eor.w	r6, r1, r3
    7cde:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7ce2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7ce6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    7cea:	bf18      	it	ne
    7cec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7cf0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7cf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7cf8:	d038      	beq.n	7d6c <__aeabi_dmul+0xb4>
    7cfa:	fba0 ce02 	umull	ip, lr, r0, r2
    7cfe:	f04f 0500 	mov.w	r5, #0
    7d02:	fbe1 e502 	umlal	lr, r5, r1, r2
    7d06:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    7d0a:	fbe0 e503 	umlal	lr, r5, r0, r3
    7d0e:	f04f 0600 	mov.w	r6, #0
    7d12:	fbe1 5603 	umlal	r5, r6, r1, r3
    7d16:	f09c 0f00 	teq	ip, #0
    7d1a:	bf18      	it	ne
    7d1c:	f04e 0e01 	orrne.w	lr, lr, #1
    7d20:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    7d24:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7d28:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    7d2c:	d204      	bcs.n	7d38 <__aeabi_dmul+0x80>
    7d2e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    7d32:	416d      	adcs	r5, r5
    7d34:	eb46 0606 	adc.w	r6, r6, r6
    7d38:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    7d3c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    7d40:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    7d44:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    7d48:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    7d4c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7d50:	bf88      	it	hi
    7d52:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7d56:	d81e      	bhi.n	7d96 <__aeabi_dmul+0xde>
    7d58:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    7d5c:	bf08      	it	eq
    7d5e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    7d62:	f150 0000 	adcs.w	r0, r0, #0
    7d66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7d6a:	bd70      	pop	{r4, r5, r6, pc}
    7d6c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    7d70:	ea46 0101 	orr.w	r1, r6, r1
    7d74:	ea40 0002 	orr.w	r0, r0, r2
    7d78:	ea81 0103 	eor.w	r1, r1, r3
    7d7c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    7d80:	bfc2      	ittt	gt
    7d82:	ebd4 050c 	rsbsgt	r5, r4, ip
    7d86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    7d8a:	bd70      	popgt	{r4, r5, r6, pc}
    7d8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7d90:	f04f 0e00 	mov.w	lr, #0
    7d94:	3c01      	subs	r4, #1
    7d96:	f300 80ab 	bgt.w	7ef0 <__aeabi_dmul+0x238>
    7d9a:	f114 0f36 	cmn.w	r4, #54	; 0x36
    7d9e:	bfde      	ittt	le
    7da0:	2000      	movle	r0, #0
    7da2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    7da6:	bd70      	pople	{r4, r5, r6, pc}
    7da8:	f1c4 0400 	rsb	r4, r4, #0
    7dac:	3c20      	subs	r4, #32
    7dae:	da35      	bge.n	7e1c <__aeabi_dmul+0x164>
    7db0:	340c      	adds	r4, #12
    7db2:	dc1b      	bgt.n	7dec <__aeabi_dmul+0x134>
    7db4:	f104 0414 	add.w	r4, r4, #20
    7db8:	f1c4 0520 	rsb	r5, r4, #32
    7dbc:	fa00 f305 	lsl.w	r3, r0, r5
    7dc0:	fa20 f004 	lsr.w	r0, r0, r4
    7dc4:	fa01 f205 	lsl.w	r2, r1, r5
    7dc8:	ea40 0002 	orr.w	r0, r0, r2
    7dcc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    7dd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7dd4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7dd8:	fa21 f604 	lsr.w	r6, r1, r4
    7ddc:	eb42 0106 	adc.w	r1, r2, r6
    7de0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7de4:	bf08      	it	eq
    7de6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7dea:	bd70      	pop	{r4, r5, r6, pc}
    7dec:	f1c4 040c 	rsb	r4, r4, #12
    7df0:	f1c4 0520 	rsb	r5, r4, #32
    7df4:	fa00 f304 	lsl.w	r3, r0, r4
    7df8:	fa20 f005 	lsr.w	r0, r0, r5
    7dfc:	fa01 f204 	lsl.w	r2, r1, r4
    7e00:	ea40 0002 	orr.w	r0, r0, r2
    7e04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7e08:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7e0c:	f141 0100 	adc.w	r1, r1, #0
    7e10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7e14:	bf08      	it	eq
    7e16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7e1a:	bd70      	pop	{r4, r5, r6, pc}
    7e1c:	f1c4 0520 	rsb	r5, r4, #32
    7e20:	fa00 f205 	lsl.w	r2, r0, r5
    7e24:	ea4e 0e02 	orr.w	lr, lr, r2
    7e28:	fa20 f304 	lsr.w	r3, r0, r4
    7e2c:	fa01 f205 	lsl.w	r2, r1, r5
    7e30:	ea43 0302 	orr.w	r3, r3, r2
    7e34:	fa21 f004 	lsr.w	r0, r1, r4
    7e38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7e3c:	fa21 f204 	lsr.w	r2, r1, r4
    7e40:	ea20 0002 	bic.w	r0, r0, r2
    7e44:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    7e48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7e4c:	bf08      	it	eq
    7e4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7e52:	bd70      	pop	{r4, r5, r6, pc}
    7e54:	f094 0f00 	teq	r4, #0
    7e58:	d10f      	bne.n	7e7a <__aeabi_dmul+0x1c2>
    7e5a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    7e5e:	0040      	lsls	r0, r0, #1
    7e60:	eb41 0101 	adc.w	r1, r1, r1
    7e64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7e68:	bf08      	it	eq
    7e6a:	3c01      	subeq	r4, #1
    7e6c:	d0f7      	beq.n	7e5e <__aeabi_dmul+0x1a6>
    7e6e:	ea41 0106 	orr.w	r1, r1, r6
    7e72:	f095 0f00 	teq	r5, #0
    7e76:	bf18      	it	ne
    7e78:	4770      	bxne	lr
    7e7a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    7e7e:	0052      	lsls	r2, r2, #1
    7e80:	eb43 0303 	adc.w	r3, r3, r3
    7e84:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    7e88:	bf08      	it	eq
    7e8a:	3d01      	subeq	r5, #1
    7e8c:	d0f7      	beq.n	7e7e <__aeabi_dmul+0x1c6>
    7e8e:	ea43 0306 	orr.w	r3, r3, r6
    7e92:	4770      	bx	lr
    7e94:	ea94 0f0c 	teq	r4, ip
    7e98:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    7e9c:	bf18      	it	ne
    7e9e:	ea95 0f0c 	teqne	r5, ip
    7ea2:	d00c      	beq.n	7ebe <__aeabi_dmul+0x206>
    7ea4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7ea8:	bf18      	it	ne
    7eaa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7eae:	d1d1      	bne.n	7e54 <__aeabi_dmul+0x19c>
    7eb0:	ea81 0103 	eor.w	r1, r1, r3
    7eb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7eb8:	f04f 0000 	mov.w	r0, #0
    7ebc:	bd70      	pop	{r4, r5, r6, pc}
    7ebe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7ec2:	bf06      	itte	eq
    7ec4:	4610      	moveq	r0, r2
    7ec6:	4619      	moveq	r1, r3
    7ec8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7ecc:	d019      	beq.n	7f02 <__aeabi_dmul+0x24a>
    7ece:	ea94 0f0c 	teq	r4, ip
    7ed2:	d102      	bne.n	7eda <__aeabi_dmul+0x222>
    7ed4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    7ed8:	d113      	bne.n	7f02 <__aeabi_dmul+0x24a>
    7eda:	ea95 0f0c 	teq	r5, ip
    7ede:	d105      	bne.n	7eec <__aeabi_dmul+0x234>
    7ee0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    7ee4:	bf1c      	itt	ne
    7ee6:	4610      	movne	r0, r2
    7ee8:	4619      	movne	r1, r3
    7eea:	d10a      	bne.n	7f02 <__aeabi_dmul+0x24a>
    7eec:	ea81 0103 	eor.w	r1, r1, r3
    7ef0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7ef4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7ef8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7efc:	f04f 0000 	mov.w	r0, #0
    7f00:	bd70      	pop	{r4, r5, r6, pc}
    7f02:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7f06:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    7f0a:	bd70      	pop	{r4, r5, r6, pc}

00007f0c <__aeabi_ddiv>:
    7f0c:	b570      	push	{r4, r5, r6, lr}
    7f0e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7f12:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7f16:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7f1a:	bf1d      	ittte	ne
    7f1c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7f20:	ea94 0f0c 	teqne	r4, ip
    7f24:	ea95 0f0c 	teqne	r5, ip
    7f28:	f000 f8a7 	bleq	807a <__aeabi_ddiv+0x16e>
    7f2c:	eba4 0405 	sub.w	r4, r4, r5
    7f30:	ea81 0e03 	eor.w	lr, r1, r3
    7f34:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7f38:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7f3c:	f000 8088 	beq.w	8050 <__aeabi_ddiv+0x144>
    7f40:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7f44:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    7f48:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    7f4c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    7f50:	ea4f 2202 	mov.w	r2, r2, lsl #8
    7f54:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    7f58:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    7f5c:	ea4f 2600 	mov.w	r6, r0, lsl #8
    7f60:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    7f64:	429d      	cmp	r5, r3
    7f66:	bf08      	it	eq
    7f68:	4296      	cmpeq	r6, r2
    7f6a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    7f6e:	f504 7440 	add.w	r4, r4, #768	; 0x300
    7f72:	d202      	bcs.n	7f7a <__aeabi_ddiv+0x6e>
    7f74:	085b      	lsrs	r3, r3, #1
    7f76:	ea4f 0232 	mov.w	r2, r2, rrx
    7f7a:	1ab6      	subs	r6, r6, r2
    7f7c:	eb65 0503 	sbc.w	r5, r5, r3
    7f80:	085b      	lsrs	r3, r3, #1
    7f82:	ea4f 0232 	mov.w	r2, r2, rrx
    7f86:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    7f8a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    7f8e:	ebb6 0e02 	subs.w	lr, r6, r2
    7f92:	eb75 0e03 	sbcs.w	lr, r5, r3
    7f96:	bf22      	ittt	cs
    7f98:	1ab6      	subcs	r6, r6, r2
    7f9a:	4675      	movcs	r5, lr
    7f9c:	ea40 000c 	orrcs.w	r0, r0, ip
    7fa0:	085b      	lsrs	r3, r3, #1
    7fa2:	ea4f 0232 	mov.w	r2, r2, rrx
    7fa6:	ebb6 0e02 	subs.w	lr, r6, r2
    7faa:	eb75 0e03 	sbcs.w	lr, r5, r3
    7fae:	bf22      	ittt	cs
    7fb0:	1ab6      	subcs	r6, r6, r2
    7fb2:	4675      	movcs	r5, lr
    7fb4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    7fb8:	085b      	lsrs	r3, r3, #1
    7fba:	ea4f 0232 	mov.w	r2, r2, rrx
    7fbe:	ebb6 0e02 	subs.w	lr, r6, r2
    7fc2:	eb75 0e03 	sbcs.w	lr, r5, r3
    7fc6:	bf22      	ittt	cs
    7fc8:	1ab6      	subcs	r6, r6, r2
    7fca:	4675      	movcs	r5, lr
    7fcc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    7fd0:	085b      	lsrs	r3, r3, #1
    7fd2:	ea4f 0232 	mov.w	r2, r2, rrx
    7fd6:	ebb6 0e02 	subs.w	lr, r6, r2
    7fda:	eb75 0e03 	sbcs.w	lr, r5, r3
    7fde:	bf22      	ittt	cs
    7fe0:	1ab6      	subcs	r6, r6, r2
    7fe2:	4675      	movcs	r5, lr
    7fe4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    7fe8:	ea55 0e06 	orrs.w	lr, r5, r6
    7fec:	d018      	beq.n	8020 <__aeabi_ddiv+0x114>
    7fee:	ea4f 1505 	mov.w	r5, r5, lsl #4
    7ff2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    7ff6:	ea4f 1606 	mov.w	r6, r6, lsl #4
    7ffa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7ffe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    8002:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    8006:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    800a:	d1c0      	bne.n	7f8e <__aeabi_ddiv+0x82>
    800c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8010:	d10b      	bne.n	802a <__aeabi_ddiv+0x11e>
    8012:	ea41 0100 	orr.w	r1, r1, r0
    8016:	f04f 0000 	mov.w	r0, #0
    801a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    801e:	e7b6      	b.n	7f8e <__aeabi_ddiv+0x82>
    8020:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8024:	bf04      	itt	eq
    8026:	4301      	orreq	r1, r0
    8028:	2000      	moveq	r0, #0
    802a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    802e:	bf88      	it	hi
    8030:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    8034:	f63f aeaf 	bhi.w	7d96 <__aeabi_dmul+0xde>
    8038:	ebb5 0c03 	subs.w	ip, r5, r3
    803c:	bf04      	itt	eq
    803e:	ebb6 0c02 	subseq.w	ip, r6, r2
    8042:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    8046:	f150 0000 	adcs.w	r0, r0, #0
    804a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    804e:	bd70      	pop	{r4, r5, r6, pc}
    8050:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    8054:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8058:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    805c:	bfc2      	ittt	gt
    805e:	ebd4 050c 	rsbsgt	r5, r4, ip
    8062:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    8066:	bd70      	popgt	{r4, r5, r6, pc}
    8068:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    806c:	f04f 0e00 	mov.w	lr, #0
    8070:	3c01      	subs	r4, #1
    8072:	e690      	b.n	7d96 <__aeabi_dmul+0xde>
    8074:	ea45 0e06 	orr.w	lr, r5, r6
    8078:	e68d      	b.n	7d96 <__aeabi_dmul+0xde>
    807a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    807e:	ea94 0f0c 	teq	r4, ip
    8082:	bf08      	it	eq
    8084:	ea95 0f0c 	teqeq	r5, ip
    8088:	f43f af3b 	beq.w	7f02 <__aeabi_dmul+0x24a>
    808c:	ea94 0f0c 	teq	r4, ip
    8090:	d10a      	bne.n	80a8 <__aeabi_ddiv+0x19c>
    8092:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    8096:	f47f af34 	bne.w	7f02 <__aeabi_dmul+0x24a>
    809a:	ea95 0f0c 	teq	r5, ip
    809e:	f47f af25 	bne.w	7eec <__aeabi_dmul+0x234>
    80a2:	4610      	mov	r0, r2
    80a4:	4619      	mov	r1, r3
    80a6:	e72c      	b.n	7f02 <__aeabi_dmul+0x24a>
    80a8:	ea95 0f0c 	teq	r5, ip
    80ac:	d106      	bne.n	80bc <__aeabi_ddiv+0x1b0>
    80ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    80b2:	f43f aefd 	beq.w	7eb0 <__aeabi_dmul+0x1f8>
    80b6:	4610      	mov	r0, r2
    80b8:	4619      	mov	r1, r3
    80ba:	e722      	b.n	7f02 <__aeabi_dmul+0x24a>
    80bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    80c0:	bf18      	it	ne
    80c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    80c6:	f47f aec5 	bne.w	7e54 <__aeabi_dmul+0x19c>
    80ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    80ce:	f47f af0d 	bne.w	7eec <__aeabi_dmul+0x234>
    80d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    80d6:	f47f aeeb 	bne.w	7eb0 <__aeabi_dmul+0x1f8>
    80da:	e712      	b.n	7f02 <__aeabi_dmul+0x24a>

000080dc <__aeabi_d2iz>:
    80dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
    80e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    80e4:	d215      	bcs.n	8112 <__aeabi_d2iz+0x36>
    80e6:	d511      	bpl.n	810c <__aeabi_d2iz+0x30>
    80e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    80ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    80f0:	d912      	bls.n	8118 <__aeabi_d2iz+0x3c>
    80f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    80f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    80fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    80fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    8102:	fa23 f002 	lsr.w	r0, r3, r2
    8106:	bf18      	it	ne
    8108:	4240      	negne	r0, r0
    810a:	4770      	bx	lr
    810c:	f04f 0000 	mov.w	r0, #0
    8110:	4770      	bx	lr
    8112:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    8116:	d105      	bne.n	8124 <__aeabi_d2iz+0x48>
    8118:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    811c:	bf08      	it	eq
    811e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    8122:	4770      	bx	lr
    8124:	f04f 0000 	mov.w	r0, #0
    8128:	4770      	bx	lr
    812a:	bf00      	nop

0000812c <bzero>:
    812c:	460b      	mov	r3, r1
    812e:	b129      	cbz	r1, 813c <bzero+0x10>
    8130:	2200      	movs	r2, #0
    8132:	4611      	mov	r1, r2
    8134:	5481      	strb	r1, [r0, r2]
    8136:	3201      	adds	r2, #1
    8138:	429a      	cmp	r2, r3
    813a:	d1fb      	bne.n	8134 <bzero+0x8>
    813c:	4770      	bx	lr
    813e:	bf00      	nop

00008140 <__errno>:
    8140:	f240 036c 	movw	r3, #108	; 0x6c
    8144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8148:	6818      	ldr	r0, [r3, #0]
    814a:	4770      	bx	lr

0000814c <__libc_init_array>:
    814c:	b570      	push	{r4, r5, r6, lr}
    814e:	f243 2604 	movw	r6, #12804	; 0x3204
    8152:	f243 2504 	movw	r5, #12804	; 0x3204
    8156:	f2c0 0601 	movt	r6, #1
    815a:	f2c0 0501 	movt	r5, #1
    815e:	1b76      	subs	r6, r6, r5
    8160:	10b6      	asrs	r6, r6, #2
    8162:	d006      	beq.n	8172 <__libc_init_array+0x26>
    8164:	2400      	movs	r4, #0
    8166:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    816a:	3401      	adds	r4, #1
    816c:	4798      	blx	r3
    816e:	42a6      	cmp	r6, r4
    8170:	d8f9      	bhi.n	8166 <__libc_init_array+0x1a>
    8172:	f243 2504 	movw	r5, #12804	; 0x3204
    8176:	f243 2608 	movw	r6, #12808	; 0x3208
    817a:	f2c0 0501 	movt	r5, #1
    817e:	f2c0 0601 	movt	r6, #1
    8182:	1b76      	subs	r6, r6, r5
    8184:	f00b f832 	bl	131ec <_init>
    8188:	10b6      	asrs	r6, r6, #2
    818a:	d006      	beq.n	819a <__libc_init_array+0x4e>
    818c:	2400      	movs	r4, #0
    818e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    8192:	3401      	adds	r4, #1
    8194:	4798      	blx	r3
    8196:	42a6      	cmp	r6, r4
    8198:	d8f9      	bhi.n	818e <__libc_init_array+0x42>
    819a:	bd70      	pop	{r4, r5, r6, pc}

0000819c <printf>:
    819c:	b40f      	push	{r0, r1, r2, r3}
    819e:	f240 036c 	movw	r3, #108	; 0x6c
    81a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    81a6:	b510      	push	{r4, lr}
    81a8:	681c      	ldr	r4, [r3, #0]
    81aa:	b082      	sub	sp, #8
    81ac:	b124      	cbz	r4, 81b8 <printf+0x1c>
    81ae:	69a3      	ldr	r3, [r4, #24]
    81b0:	b913      	cbnz	r3, 81b8 <printf+0x1c>
    81b2:	4620      	mov	r0, r4
    81b4:	f005 fbec 	bl	d990 <__sinit>
    81b8:	4620      	mov	r0, r4
    81ba:	ac05      	add	r4, sp, #20
    81bc:	9a04      	ldr	r2, [sp, #16]
    81be:	4623      	mov	r3, r4
    81c0:	6881      	ldr	r1, [r0, #8]
    81c2:	9401      	str	r4, [sp, #4]
    81c4:	f002 fd82 	bl	accc <_vfprintf_r>
    81c8:	b002      	add	sp, #8
    81ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    81ce:	b004      	add	sp, #16
    81d0:	4770      	bx	lr
    81d2:	bf00      	nop

000081d4 <_printf_r>:
    81d4:	b40e      	push	{r1, r2, r3}
    81d6:	b510      	push	{r4, lr}
    81d8:	4604      	mov	r4, r0
    81da:	b083      	sub	sp, #12
    81dc:	b118      	cbz	r0, 81e6 <_printf_r+0x12>
    81de:	6983      	ldr	r3, [r0, #24]
    81e0:	b90b      	cbnz	r3, 81e6 <_printf_r+0x12>
    81e2:	f005 fbd5 	bl	d990 <__sinit>
    81e6:	4620      	mov	r0, r4
    81e8:	ac06      	add	r4, sp, #24
    81ea:	9a05      	ldr	r2, [sp, #20]
    81ec:	4623      	mov	r3, r4
    81ee:	6881      	ldr	r1, [r0, #8]
    81f0:	9401      	str	r4, [sp, #4]
    81f2:	f002 fd6b 	bl	accc <_vfprintf_r>
    81f6:	b003      	add	sp, #12
    81f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    81fc:	b003      	add	sp, #12
    81fe:	4770      	bx	lr

00008200 <sprintf>:
    8200:	b40e      	push	{r1, r2, r3}
    8202:	f240 036c 	movw	r3, #108	; 0x6c
    8206:	b530      	push	{r4, r5, lr}
    8208:	b09c      	sub	sp, #112	; 0x70
    820a:	ac1f      	add	r4, sp, #124	; 0x7c
    820c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8210:	4605      	mov	r5, r0
    8212:	a901      	add	r1, sp, #4
    8214:	f854 2b04 	ldr.w	r2, [r4], #4
    8218:	f04f 3cff 	mov.w	ip, #4294967295
    821c:	6818      	ldr	r0, [r3, #0]
    821e:	f44f 7302 	mov.w	r3, #520	; 0x208
    8222:	f8ad 3010 	strh.w	r3, [sp, #16]
    8226:	4623      	mov	r3, r4
    8228:	9505      	str	r5, [sp, #20]
    822a:	9501      	str	r5, [sp, #4]
    822c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    8230:	f8ad c012 	strh.w	ip, [sp, #18]
    8234:	9506      	str	r5, [sp, #24]
    8236:	9503      	str	r5, [sp, #12]
    8238:	941b      	str	r4, [sp, #108]	; 0x6c
    823a:	f000 f999 	bl	8570 <_svfprintf_r>
    823e:	9b01      	ldr	r3, [sp, #4]
    8240:	2200      	movs	r2, #0
    8242:	701a      	strb	r2, [r3, #0]
    8244:	b01c      	add	sp, #112	; 0x70
    8246:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    824a:	b003      	add	sp, #12
    824c:	4770      	bx	lr
    824e:	bf00      	nop

00008250 <_sprintf_r>:
    8250:	b40c      	push	{r2, r3}
    8252:	460b      	mov	r3, r1
    8254:	b510      	push	{r4, lr}
    8256:	b09c      	sub	sp, #112	; 0x70
    8258:	ac1e      	add	r4, sp, #120	; 0x78
    825a:	a901      	add	r1, sp, #4
    825c:	9305      	str	r3, [sp, #20]
    825e:	f44f 7c02 	mov.w	ip, #520	; 0x208
    8262:	f854 2b04 	ldr.w	r2, [r4], #4
    8266:	9301      	str	r3, [sp, #4]
    8268:	f04f 33ff 	mov.w	r3, #4294967295
    826c:	f8ad 3012 	strh.w	r3, [sp, #18]
    8270:	4623      	mov	r3, r4
    8272:	941b      	str	r4, [sp, #108]	; 0x6c
    8274:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    8278:	f8ad c010 	strh.w	ip, [sp, #16]
    827c:	9406      	str	r4, [sp, #24]
    827e:	9403      	str	r4, [sp, #12]
    8280:	f000 f976 	bl	8570 <_svfprintf_r>
    8284:	9b01      	ldr	r3, [sp, #4]
    8286:	2200      	movs	r2, #0
    8288:	701a      	strb	r2, [r3, #0]
    828a:	b01c      	add	sp, #112	; 0x70
    828c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8290:	b002      	add	sp, #8
    8292:	4770      	bx	lr

00008294 <eofread>:
    8294:	2000      	movs	r0, #0
    8296:	4770      	bx	lr

00008298 <_sscanf_r>:
    8298:	b40c      	push	{r2, r3}
    829a:	f44f 7301 	mov.w	r3, #516	; 0x204
    829e:	b5f0      	push	{r4, r5, r6, r7, lr}
    82a0:	b09d      	sub	sp, #116	; 0x74
    82a2:	ac22      	add	r4, sp, #136	; 0x88
    82a4:	4605      	mov	r5, r0
    82a6:	4608      	mov	r0, r1
    82a8:	f8ad 3010 	strh.w	r3, [sp, #16]
    82ac:	f854 7b04 	ldr.w	r7, [r4], #4
    82b0:	9101      	str	r1, [sp, #4]
    82b2:	9105      	str	r1, [sp, #20]
    82b4:	f000 f84a 	bl	834c <strlen>
    82b8:	463a      	mov	r2, r7
    82ba:	4623      	mov	r3, r4
    82bc:	a901      	add	r1, sp, #4
    82be:	f04f 3cff 	mov.w	ip, #4294967295
    82c2:	941b      	str	r4, [sp, #108]	; 0x6c
    82c4:	f8ad c012 	strh.w	ip, [sp, #18]
    82c8:	4606      	mov	r6, r0
    82ca:	4628      	mov	r0, r5
    82cc:	f248 2595 	movw	r5, #33429	; 0x8295
    82d0:	9606      	str	r6, [sp, #24]
    82d2:	f2c0 0500 	movt	r5, #0
    82d6:	9602      	str	r6, [sp, #8]
    82d8:	950a      	str	r5, [sp, #40]	; 0x28
    82da:	2500      	movs	r5, #0
    82dc:	9513      	str	r5, [sp, #76]	; 0x4c
    82de:	950e      	str	r5, [sp, #56]	; 0x38
    82e0:	f001 fbf2 	bl	9ac8 <__ssvfscanf_r>
    82e4:	b01d      	add	sp, #116	; 0x74
    82e6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    82ea:	b002      	add	sp, #8
    82ec:	4770      	bx	lr
    82ee:	bf00      	nop

000082f0 <sscanf>:
    82f0:	b40e      	push	{r1, r2, r3}
    82f2:	f44f 7301 	mov.w	r3, #516	; 0x204
    82f6:	b570      	push	{r4, r5, r6, lr}
    82f8:	b09d      	sub	sp, #116	; 0x74
    82fa:	ac21      	add	r4, sp, #132	; 0x84
    82fc:	f8ad 3010 	strh.w	r3, [sp, #16]
    8300:	f854 5b04 	ldr.w	r5, [r4], #4
    8304:	9005      	str	r0, [sp, #20]
    8306:	9001      	str	r0, [sp, #4]
    8308:	f000 f820 	bl	834c <strlen>
    830c:	f240 016c 	movw	r1, #108	; 0x6c
    8310:	462a      	mov	r2, r5
    8312:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8316:	4623      	mov	r3, r4
    8318:	f248 2595 	movw	r5, #33429	; 0x8295
    831c:	f04f 3cff 	mov.w	ip, #4294967295
    8320:	f2c0 0500 	movt	r5, #0
    8324:	f8ad c012 	strh.w	ip, [sp, #18]
    8328:	950a      	str	r5, [sp, #40]	; 0x28
    832a:	2500      	movs	r5, #0
    832c:	941b      	str	r4, [sp, #108]	; 0x6c
    832e:	9513      	str	r5, [sp, #76]	; 0x4c
    8330:	950e      	str	r5, [sp, #56]	; 0x38
    8332:	4606      	mov	r6, r0
    8334:	6808      	ldr	r0, [r1, #0]
    8336:	a901      	add	r1, sp, #4
    8338:	9606      	str	r6, [sp, #24]
    833a:	9602      	str	r6, [sp, #8]
    833c:	f001 fbc4 	bl	9ac8 <__ssvfscanf_r>
    8340:	b01d      	add	sp, #116	; 0x74
    8342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8346:	b003      	add	sp, #12
    8348:	4770      	bx	lr
    834a:	bf00      	nop

0000834c <strlen>:
    834c:	f020 0103 	bic.w	r1, r0, #3
    8350:	f010 0003 	ands.w	r0, r0, #3
    8354:	f1c0 0000 	rsb	r0, r0, #0
    8358:	f851 3b04 	ldr.w	r3, [r1], #4
    835c:	f100 0c04 	add.w	ip, r0, #4
    8360:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    8364:	f06f 0200 	mvn.w	r2, #0
    8368:	bf1c      	itt	ne
    836a:	fa22 f20c 	lsrne.w	r2, r2, ip
    836e:	4313      	orrne	r3, r2
    8370:	f04f 0c01 	mov.w	ip, #1
    8374:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    8378:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    837c:	eba3 020c 	sub.w	r2, r3, ip
    8380:	ea22 0203 	bic.w	r2, r2, r3
    8384:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    8388:	bf04      	itt	eq
    838a:	f851 3b04 	ldreq.w	r3, [r1], #4
    838e:	3004      	addeq	r0, #4
    8390:	d0f4      	beq.n	837c <strlen+0x30>
    8392:	f013 0fff 	tst.w	r3, #255	; 0xff
    8396:	bf1f      	itttt	ne
    8398:	3001      	addne	r0, #1
    839a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    839e:	3001      	addne	r0, #1
    83a0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    83a4:	bf18      	it	ne
    83a6:	3001      	addne	r0, #1
    83a8:	4770      	bx	lr
    83aa:	bf00      	nop

000083ac <strncmp>:
    83ac:	b430      	push	{r4, r5}
    83ae:	4613      	mov	r3, r2
    83b0:	2a00      	cmp	r2, #0
    83b2:	d043      	beq.n	843c <strncmp+0x90>
    83b4:	ea41 0200 	orr.w	r2, r1, r0
    83b8:	f012 0f03 	tst.w	r2, #3
    83bc:	d125      	bne.n	840a <strncmp+0x5e>
    83be:	2b03      	cmp	r3, #3
    83c0:	4604      	mov	r4, r0
    83c2:	460d      	mov	r5, r1
    83c4:	d93d      	bls.n	8442 <strncmp+0x96>
    83c6:	6802      	ldr	r2, [r0, #0]
    83c8:	6809      	ldr	r1, [r1, #0]
    83ca:	428a      	cmp	r2, r1
    83cc:	d139      	bne.n	8442 <strncmp+0x96>
    83ce:	3b04      	subs	r3, #4
    83d0:	d034      	beq.n	843c <strncmp+0x90>
    83d2:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    83d6:	ea21 0202 	bic.w	r2, r1, r2
    83da:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    83de:	d00d      	beq.n	83fc <strncmp+0x50>
    83e0:	e02c      	b.n	843c <strncmp+0x90>
    83e2:	6822      	ldr	r2, [r4, #0]
    83e4:	6829      	ldr	r1, [r5, #0]
    83e6:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    83ea:	428a      	cmp	r2, r1
    83ec:	ea20 0002 	bic.w	r0, r0, r2
    83f0:	d127      	bne.n	8442 <strncmp+0x96>
    83f2:	3b04      	subs	r3, #4
    83f4:	d022      	beq.n	843c <strncmp+0x90>
    83f6:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    83fa:	d11f      	bne.n	843c <strncmp+0x90>
    83fc:	3404      	adds	r4, #4
    83fe:	3504      	adds	r5, #4
    8400:	2b03      	cmp	r3, #3
    8402:	d8ee      	bhi.n	83e2 <strncmp+0x36>
    8404:	4620      	mov	r0, r4
    8406:	4629      	mov	r1, r5
    8408:	b1f3      	cbz	r3, 8448 <strncmp+0x9c>
    840a:	7804      	ldrb	r4, [r0, #0]
    840c:	3b01      	subs	r3, #1
    840e:	f891 c000 	ldrb.w	ip, [r1]
    8412:	4564      	cmp	r4, ip
    8414:	d10f      	bne.n	8436 <strncmp+0x8a>
    8416:	b18b      	cbz	r3, 843c <strncmp+0x90>
    8418:	b184      	cbz	r4, 843c <strncmp+0x90>
    841a:	3b01      	subs	r3, #1
    841c:	2200      	movs	r2, #0
    841e:	e002      	b.n	8426 <strncmp+0x7a>
    8420:	b163      	cbz	r3, 843c <strncmp+0x90>
    8422:	b15c      	cbz	r4, 843c <strncmp+0x90>
    8424:	3b01      	subs	r3, #1
    8426:	1884      	adds	r4, r0, r2
    8428:	188d      	adds	r5, r1, r2
    842a:	3201      	adds	r2, #1
    842c:	7864      	ldrb	r4, [r4, #1]
    842e:	f895 c001 	ldrb.w	ip, [r5, #1]
    8432:	4564      	cmp	r4, ip
    8434:	d0f4      	beq.n	8420 <strncmp+0x74>
    8436:	ebcc 0004 	rsb	r0, ip, r4
    843a:	e000      	b.n	843e <strncmp+0x92>
    843c:	2000      	movs	r0, #0
    843e:	bc30      	pop	{r4, r5}
    8440:	4770      	bx	lr
    8442:	4620      	mov	r0, r4
    8444:	4629      	mov	r1, r5
    8446:	e7e0      	b.n	840a <strncmp+0x5e>
    8448:	7824      	ldrb	r4, [r4, #0]
    844a:	f895 c000 	ldrb.w	ip, [r5]
    844e:	ebcc 0004 	rsb	r0, ip, r4
    8452:	e7f4      	b.n	843e <strncmp+0x92>

00008454 <__sprint_r>:
    8454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8458:	b085      	sub	sp, #20
    845a:	4692      	mov	sl, r2
    845c:	460c      	mov	r4, r1
    845e:	9003      	str	r0, [sp, #12]
    8460:	6890      	ldr	r0, [r2, #8]
    8462:	6817      	ldr	r7, [r2, #0]
    8464:	2800      	cmp	r0, #0
    8466:	f000 8081 	beq.w	856c <__sprint_r+0x118>
    846a:	f04f 0900 	mov.w	r9, #0
    846e:	680b      	ldr	r3, [r1, #0]
    8470:	464d      	mov	r5, r9
    8472:	2d00      	cmp	r5, #0
    8474:	d054      	beq.n	8520 <__sprint_r+0xcc>
    8476:	68a6      	ldr	r6, [r4, #8]
    8478:	42b5      	cmp	r5, r6
    847a:	46b0      	mov	r8, r6
    847c:	bf3e      	ittt	cc
    847e:	4618      	movcc	r0, r3
    8480:	462e      	movcc	r6, r5
    8482:	46a8      	movcc	r8, r5
    8484:	d33c      	bcc.n	8500 <__sprint_r+0xac>
    8486:	89a0      	ldrh	r0, [r4, #12]
    8488:	f410 6f90 	tst.w	r0, #1152	; 0x480
    848c:	bf08      	it	eq
    848e:	4618      	moveq	r0, r3
    8490:	d036      	beq.n	8500 <__sprint_r+0xac>
    8492:	6962      	ldr	r2, [r4, #20]
    8494:	6921      	ldr	r1, [r4, #16]
    8496:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    849a:	1a5b      	subs	r3, r3, r1
    849c:	f103 0c01 	add.w	ip, r3, #1
    84a0:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    84a4:	44ac      	add	ip, r5
    84a6:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    84aa:	45e3      	cmp	fp, ip
    84ac:	465a      	mov	r2, fp
    84ae:	bf3c      	itt	cc
    84b0:	46e3      	movcc	fp, ip
    84b2:	465a      	movcc	r2, fp
    84b4:	f410 6f80 	tst.w	r0, #1024	; 0x400
    84b8:	d037      	beq.n	852a <__sprint_r+0xd6>
    84ba:	4611      	mov	r1, r2
    84bc:	9803      	ldr	r0, [sp, #12]
    84be:	9301      	str	r3, [sp, #4]
    84c0:	f005 fe7a 	bl	e1b8 <_malloc_r>
    84c4:	9b01      	ldr	r3, [sp, #4]
    84c6:	2800      	cmp	r0, #0
    84c8:	d03b      	beq.n	8542 <__sprint_r+0xee>
    84ca:	461a      	mov	r2, r3
    84cc:	6921      	ldr	r1, [r4, #16]
    84ce:	9301      	str	r3, [sp, #4]
    84d0:	9002      	str	r0, [sp, #8]
    84d2:	f006 f9c7 	bl	e864 <memcpy>
    84d6:	89a2      	ldrh	r2, [r4, #12]
    84d8:	9b01      	ldr	r3, [sp, #4]
    84da:	f8dd c008 	ldr.w	ip, [sp, #8]
    84de:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    84e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    84e6:	81a2      	strh	r2, [r4, #12]
    84e8:	462e      	mov	r6, r5
    84ea:	46a8      	mov	r8, r5
    84ec:	ebc3 020b 	rsb	r2, r3, fp
    84f0:	eb0c 0003 	add.w	r0, ip, r3
    84f4:	60a2      	str	r2, [r4, #8]
    84f6:	f8c4 c010 	str.w	ip, [r4, #16]
    84fa:	6020      	str	r0, [r4, #0]
    84fc:	f8c4 b014 	str.w	fp, [r4, #20]
    8500:	4642      	mov	r2, r8
    8502:	4649      	mov	r1, r9
    8504:	f006 fa76 	bl	e9f4 <memmove>
    8508:	68a2      	ldr	r2, [r4, #8]
    850a:	6823      	ldr	r3, [r4, #0]
    850c:	1b96      	subs	r6, r2, r6
    850e:	60a6      	str	r6, [r4, #8]
    8510:	f8da 2008 	ldr.w	r2, [sl, #8]
    8514:	4443      	add	r3, r8
    8516:	6023      	str	r3, [r4, #0]
    8518:	1b55      	subs	r5, r2, r5
    851a:	f8ca 5008 	str.w	r5, [sl, #8]
    851e:	b1fd      	cbz	r5, 8560 <__sprint_r+0x10c>
    8520:	f8d7 9000 	ldr.w	r9, [r7]
    8524:	687d      	ldr	r5, [r7, #4]
    8526:	3708      	adds	r7, #8
    8528:	e7a3      	b.n	8472 <__sprint_r+0x1e>
    852a:	9803      	ldr	r0, [sp, #12]
    852c:	9301      	str	r3, [sp, #4]
    852e:	f006 ffd7 	bl	f4e0 <_realloc_r>
    8532:	9b01      	ldr	r3, [sp, #4]
    8534:	4684      	mov	ip, r0
    8536:	2800      	cmp	r0, #0
    8538:	d1d6      	bne.n	84e8 <__sprint_r+0x94>
    853a:	9803      	ldr	r0, [sp, #12]
    853c:	6921      	ldr	r1, [r4, #16]
    853e:	f005 faab 	bl	da98 <_free_r>
    8542:	9a03      	ldr	r2, [sp, #12]
    8544:	230c      	movs	r3, #12
    8546:	f04f 30ff 	mov.w	r0, #4294967295
    854a:	6013      	str	r3, [r2, #0]
    854c:	2300      	movs	r3, #0
    854e:	89a2      	ldrh	r2, [r4, #12]
    8550:	f8ca 3004 	str.w	r3, [sl, #4]
    8554:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    8558:	f8ca 3008 	str.w	r3, [sl, #8]
    855c:	81a2      	strh	r2, [r4, #12]
    855e:	e002      	b.n	8566 <__sprint_r+0x112>
    8560:	4628      	mov	r0, r5
    8562:	f8ca 5004 	str.w	r5, [sl, #4]
    8566:	b005      	add	sp, #20
    8568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    856c:	6050      	str	r0, [r2, #4]
    856e:	e7fa      	b.n	8566 <__sprint_r+0x112>

00008570 <_svfprintf_r>:
    8570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8574:	b0c5      	sub	sp, #276	; 0x114
    8576:	460e      	mov	r6, r1
    8578:	469a      	mov	sl, r3
    857a:	4615      	mov	r5, r2
    857c:	9009      	str	r0, [sp, #36]	; 0x24
    857e:	f005 fd69 	bl	e054 <_localeconv_r>
    8582:	89b3      	ldrh	r3, [r6, #12]
    8584:	f013 0f80 	tst.w	r3, #128	; 0x80
    8588:	6800      	ldr	r0, [r0, #0]
    858a:	901b      	str	r0, [sp, #108]	; 0x6c
    858c:	d003      	beq.n	8596 <_svfprintf_r+0x26>
    858e:	6933      	ldr	r3, [r6, #16]
    8590:	2b00      	cmp	r3, #0
    8592:	f001 808c 	beq.w	96ae <_svfprintf_r+0x113e>
    8596:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    859a:	46b3      	mov	fp, r6
    859c:	464c      	mov	r4, r9
    859e:	2200      	movs	r2, #0
    85a0:	9210      	str	r2, [sp, #64]	; 0x40
    85a2:	2300      	movs	r3, #0
    85a4:	9218      	str	r2, [sp, #96]	; 0x60
    85a6:	9217      	str	r2, [sp, #92]	; 0x5c
    85a8:	921a      	str	r2, [sp, #104]	; 0x68
    85aa:	920d      	str	r2, [sp, #52]	; 0x34
    85ac:	aa2d      	add	r2, sp, #180	; 0xb4
    85ae:	9319      	str	r3, [sp, #100]	; 0x64
    85b0:	3228      	adds	r2, #40	; 0x28
    85b2:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    85b6:	9216      	str	r2, [sp, #88]	; 0x58
    85b8:	9307      	str	r3, [sp, #28]
    85ba:	2300      	movs	r3, #0
    85bc:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    85c0:	9338      	str	r3, [sp, #224]	; 0xe0
    85c2:	9339      	str	r3, [sp, #228]	; 0xe4
    85c4:	782b      	ldrb	r3, [r5, #0]
    85c6:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    85ca:	bf18      	it	ne
    85cc:	2201      	movne	r2, #1
    85ce:	2b00      	cmp	r3, #0
    85d0:	bf0c      	ite	eq
    85d2:	2200      	moveq	r2, #0
    85d4:	f002 0201 	andne.w	r2, r2, #1
    85d8:	b302      	cbz	r2, 861c <_svfprintf_r+0xac>
    85da:	462e      	mov	r6, r5
    85dc:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    85e0:	1e1a      	subs	r2, r3, #0
    85e2:	bf18      	it	ne
    85e4:	2201      	movne	r2, #1
    85e6:	2b25      	cmp	r3, #37	; 0x25
    85e8:	bf0c      	ite	eq
    85ea:	2200      	moveq	r2, #0
    85ec:	f002 0201 	andne.w	r2, r2, #1
    85f0:	2a00      	cmp	r2, #0
    85f2:	d1f3      	bne.n	85dc <_svfprintf_r+0x6c>
    85f4:	1b77      	subs	r7, r6, r5
    85f6:	bf08      	it	eq
    85f8:	4635      	moveq	r5, r6
    85fa:	d00f      	beq.n	861c <_svfprintf_r+0xac>
    85fc:	6067      	str	r7, [r4, #4]
    85fe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8600:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8602:	3301      	adds	r3, #1
    8604:	6025      	str	r5, [r4, #0]
    8606:	19d2      	adds	r2, r2, r7
    8608:	2b07      	cmp	r3, #7
    860a:	9239      	str	r2, [sp, #228]	; 0xe4
    860c:	9338      	str	r3, [sp, #224]	; 0xe0
    860e:	dc79      	bgt.n	8704 <_svfprintf_r+0x194>
    8610:	3408      	adds	r4, #8
    8612:	980d      	ldr	r0, [sp, #52]	; 0x34
    8614:	4635      	mov	r5, r6
    8616:	19c0      	adds	r0, r0, r7
    8618:	900d      	str	r0, [sp, #52]	; 0x34
    861a:	7833      	ldrb	r3, [r6, #0]
    861c:	2b00      	cmp	r3, #0
    861e:	f000 8737 	beq.w	9490 <_svfprintf_r+0xf20>
    8622:	2100      	movs	r1, #0
    8624:	f04f 0200 	mov.w	r2, #0
    8628:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    862c:	1c6b      	adds	r3, r5, #1
    862e:	910c      	str	r1, [sp, #48]	; 0x30
    8630:	f04f 38ff 	mov.w	r8, #4294967295
    8634:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    8638:	468a      	mov	sl, r1
    863a:	786a      	ldrb	r2, [r5, #1]
    863c:	202b      	movs	r0, #43	; 0x2b
    863e:	f04f 0c20 	mov.w	ip, #32
    8642:	1c5d      	adds	r5, r3, #1
    8644:	f1a2 0320 	sub.w	r3, r2, #32
    8648:	2b58      	cmp	r3, #88	; 0x58
    864a:	f200 8219 	bhi.w	8a80 <_svfprintf_r+0x510>
    864e:	e8df f013 	tbh	[pc, r3, lsl #1]
    8652:	0229      	.short	0x0229
    8654:	02170217 	.word	0x02170217
    8658:	02170235 	.word	0x02170235
    865c:	02170217 	.word	0x02170217
    8660:	02170217 	.word	0x02170217
    8664:	023c0217 	.word	0x023c0217
    8668:	02170248 	.word	0x02170248
    866c:	02cf02c8 	.word	0x02cf02c8
    8670:	02ef0217 	.word	0x02ef0217
    8674:	02f602f6 	.word	0x02f602f6
    8678:	02f602f6 	.word	0x02f602f6
    867c:	02f602f6 	.word	0x02f602f6
    8680:	02f602f6 	.word	0x02f602f6
    8684:	021702f6 	.word	0x021702f6
    8688:	02170217 	.word	0x02170217
    868c:	02170217 	.word	0x02170217
    8690:	02170217 	.word	0x02170217
    8694:	02170217 	.word	0x02170217
    8698:	024f0217 	.word	0x024f0217
    869c:	02170288 	.word	0x02170288
    86a0:	02170288 	.word	0x02170288
    86a4:	02170217 	.word	0x02170217
    86a8:	02c10217 	.word	0x02c10217
    86ac:	02170217 	.word	0x02170217
    86b0:	021703ee 	.word	0x021703ee
    86b4:	02170217 	.word	0x02170217
    86b8:	02170217 	.word	0x02170217
    86bc:	02170393 	.word	0x02170393
    86c0:	03ad0217 	.word	0x03ad0217
    86c4:	02170217 	.word	0x02170217
    86c8:	02170217 	.word	0x02170217
    86cc:	02170217 	.word	0x02170217
    86d0:	02170217 	.word	0x02170217
    86d4:	02170217 	.word	0x02170217
    86d8:	03d803c7 	.word	0x03d803c7
    86dc:	02880288 	.word	0x02880288
    86e0:	030b0288 	.word	0x030b0288
    86e4:	021703d8 	.word	0x021703d8
    86e8:	030f0217 	.word	0x030f0217
    86ec:	03190217 	.word	0x03190217
    86f0:	033e0329 	.word	0x033e0329
    86f4:	0217038c 	.word	0x0217038c
    86f8:	02170359 	.word	0x02170359
    86fc:	02170384 	.word	0x02170384
    8700:	00ea0217 	.word	0x00ea0217
    8704:	9809      	ldr	r0, [sp, #36]	; 0x24
    8706:	4659      	mov	r1, fp
    8708:	aa37      	add	r2, sp, #220	; 0xdc
    870a:	f7ff fea3 	bl	8454 <__sprint_r>
    870e:	2800      	cmp	r0, #0
    8710:	d17c      	bne.n	880c <_svfprintf_r+0x29c>
    8712:	464c      	mov	r4, r9
    8714:	e77d      	b.n	8612 <_svfprintf_r+0xa2>
    8716:	9918      	ldr	r1, [sp, #96]	; 0x60
    8718:	2901      	cmp	r1, #1
    871a:	f340 8452 	ble.w	8fc2 <_svfprintf_r+0xa52>
    871e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8720:	2301      	movs	r3, #1
    8722:	6063      	str	r3, [r4, #4]
    8724:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8726:	6022      	str	r2, [r4, #0]
    8728:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    872a:	3301      	adds	r3, #1
    872c:	9338      	str	r3, [sp, #224]	; 0xe0
    872e:	3201      	adds	r2, #1
    8730:	2b07      	cmp	r3, #7
    8732:	9239      	str	r2, [sp, #228]	; 0xe4
    8734:	f300 8596 	bgt.w	9264 <_svfprintf_r+0xcf4>
    8738:	3408      	adds	r4, #8
    873a:	2301      	movs	r3, #1
    873c:	6063      	str	r3, [r4, #4]
    873e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8740:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8742:	3301      	adds	r3, #1
    8744:	981b      	ldr	r0, [sp, #108]	; 0x6c
    8746:	3201      	adds	r2, #1
    8748:	2b07      	cmp	r3, #7
    874a:	9239      	str	r2, [sp, #228]	; 0xe4
    874c:	6020      	str	r0, [r4, #0]
    874e:	9338      	str	r3, [sp, #224]	; 0xe0
    8750:	f300 857d 	bgt.w	924e <_svfprintf_r+0xcde>
    8754:	3408      	adds	r4, #8
    8756:	9810      	ldr	r0, [sp, #64]	; 0x40
    8758:	2200      	movs	r2, #0
    875a:	2300      	movs	r3, #0
    875c:	9919      	ldr	r1, [sp, #100]	; 0x64
    875e:	f009 fc5b 	bl	12018 <__aeabi_dcmpeq>
    8762:	2800      	cmp	r0, #0
    8764:	f040 8503 	bne.w	916e <_svfprintf_r+0xbfe>
    8768:	9918      	ldr	r1, [sp, #96]	; 0x60
    876a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    876c:	1e4a      	subs	r2, r1, #1
    876e:	6062      	str	r2, [r4, #4]
    8770:	1c59      	adds	r1, r3, #1
    8772:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8774:	6021      	str	r1, [r4, #0]
    8776:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8778:	3301      	adds	r3, #1
    877a:	9338      	str	r3, [sp, #224]	; 0xe0
    877c:	188a      	adds	r2, r1, r2
    877e:	2b07      	cmp	r3, #7
    8780:	9239      	str	r2, [sp, #228]	; 0xe4
    8782:	f300 842f 	bgt.w	8fe4 <_svfprintf_r+0xa74>
    8786:	3408      	adds	r4, #8
    8788:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    878a:	981a      	ldr	r0, [sp, #104]	; 0x68
    878c:	6062      	str	r2, [r4, #4]
    878e:	aa3e      	add	r2, sp, #248	; 0xf8
    8790:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8792:	6022      	str	r2, [r4, #0]
    8794:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8796:	3301      	adds	r3, #1
    8798:	9338      	str	r3, [sp, #224]	; 0xe0
    879a:	1812      	adds	r2, r2, r0
    879c:	2b07      	cmp	r3, #7
    879e:	9239      	str	r2, [sp, #228]	; 0xe4
    87a0:	f300 814f 	bgt.w	8a42 <_svfprintf_r+0x4d2>
    87a4:	f104 0308 	add.w	r3, r4, #8
    87a8:	f01a 0f04 	tst.w	sl, #4
    87ac:	f000 8156 	beq.w	8a5c <_svfprintf_r+0x4ec>
    87b0:	990c      	ldr	r1, [sp, #48]	; 0x30
    87b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    87b4:	1a8e      	subs	r6, r1, r2
    87b6:	2e00      	cmp	r6, #0
    87b8:	f340 8150 	ble.w	8a5c <_svfprintf_r+0x4ec>
    87bc:	2e10      	cmp	r6, #16
    87be:	f642 6704 	movw	r7, #11780	; 0x2e04
    87c2:	bfd8      	it	le
    87c4:	f2c0 0701 	movtle	r7, #1
    87c8:	f340 83de 	ble.w	8f88 <_svfprintf_r+0xa18>
    87cc:	2410      	movs	r4, #16
    87ce:	f2c0 0701 	movt	r7, #1
    87d2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    87d6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    87da:	e003      	b.n	87e4 <_svfprintf_r+0x274>
    87dc:	3e10      	subs	r6, #16
    87de:	2e10      	cmp	r6, #16
    87e0:	f340 83d2 	ble.w	8f88 <_svfprintf_r+0xa18>
    87e4:	605c      	str	r4, [r3, #4]
    87e6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    87e8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    87ea:	3201      	adds	r2, #1
    87ec:	601f      	str	r7, [r3, #0]
    87ee:	3110      	adds	r1, #16
    87f0:	2a07      	cmp	r2, #7
    87f2:	9139      	str	r1, [sp, #228]	; 0xe4
    87f4:	f103 0308 	add.w	r3, r3, #8
    87f8:	9238      	str	r2, [sp, #224]	; 0xe0
    87fa:	ddef      	ble.n	87dc <_svfprintf_r+0x26c>
    87fc:	4650      	mov	r0, sl
    87fe:	4659      	mov	r1, fp
    8800:	4642      	mov	r2, r8
    8802:	f7ff fe27 	bl	8454 <__sprint_r>
    8806:	464b      	mov	r3, r9
    8808:	2800      	cmp	r0, #0
    880a:	d0e7      	beq.n	87dc <_svfprintf_r+0x26c>
    880c:	465e      	mov	r6, fp
    880e:	89b3      	ldrh	r3, [r6, #12]
    8810:	980d      	ldr	r0, [sp, #52]	; 0x34
    8812:	f013 0f40 	tst.w	r3, #64	; 0x40
    8816:	bf18      	it	ne
    8818:	f04f 30ff 	movne.w	r0, #4294967295
    881c:	900d      	str	r0, [sp, #52]	; 0x34
    881e:	980d      	ldr	r0, [sp, #52]	; 0x34
    8820:	b045      	add	sp, #276	; 0x114
    8822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8826:	f01a 0f20 	tst.w	sl, #32
    882a:	f642 6048 	movw	r0, #11848	; 0x2e48
    882e:	f2c0 0001 	movt	r0, #1
    8832:	9214      	str	r2, [sp, #80]	; 0x50
    8834:	9017      	str	r0, [sp, #92]	; 0x5c
    8836:	f000 82c3 	beq.w	8dc0 <_svfprintf_r+0x850>
    883a:	990a      	ldr	r1, [sp, #40]	; 0x28
    883c:	1dcb      	adds	r3, r1, #7
    883e:	f023 0307 	bic.w	r3, r3, #7
    8842:	f103 0208 	add.w	r2, r3, #8
    8846:	920a      	str	r2, [sp, #40]	; 0x28
    8848:	e9d3 6700 	ldrd	r6, r7, [r3]
    884c:	ea56 0107 	orrs.w	r1, r6, r7
    8850:	bf0c      	ite	eq
    8852:	2200      	moveq	r2, #0
    8854:	2201      	movne	r2, #1
    8856:	ea1a 0f02 	tst.w	sl, r2
    885a:	f040 84bc 	bne.w	91d6 <_svfprintf_r+0xc66>
    885e:	2302      	movs	r3, #2
    8860:	f04f 0100 	mov.w	r1, #0
    8864:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8868:	f1b8 0f00 	cmp.w	r8, #0
    886c:	bfa8      	it	ge
    886e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    8872:	f1b8 0f00 	cmp.w	r8, #0
    8876:	bf18      	it	ne
    8878:	f042 0201 	orrne.w	r2, r2, #1
    887c:	2a00      	cmp	r2, #0
    887e:	f000 8160 	beq.w	8b42 <_svfprintf_r+0x5d2>
    8882:	2b01      	cmp	r3, #1
    8884:	f000 8434 	beq.w	90f0 <_svfprintf_r+0xb80>
    8888:	2b02      	cmp	r3, #2
    888a:	f000 8417 	beq.w	90bc <_svfprintf_r+0xb4c>
    888e:	9916      	ldr	r1, [sp, #88]	; 0x58
    8890:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8894:	9111      	str	r1, [sp, #68]	; 0x44
    8896:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    889a:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    889e:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    88a2:	f006 0007 	and.w	r0, r6, #7
    88a6:	4667      	mov	r7, ip
    88a8:	4646      	mov	r6, r8
    88aa:	3030      	adds	r0, #48	; 0x30
    88ac:	ea56 0207 	orrs.w	r2, r6, r7
    88b0:	f801 0d01 	strb.w	r0, [r1, #-1]!
    88b4:	d1ef      	bne.n	8896 <_svfprintf_r+0x326>
    88b6:	f01a 0f01 	tst.w	sl, #1
    88ba:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    88be:	9111      	str	r1, [sp, #68]	; 0x44
    88c0:	f040 84db 	bne.w	927a <_svfprintf_r+0xd0a>
    88c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    88c6:	1a5b      	subs	r3, r3, r1
    88c8:	930e      	str	r3, [sp, #56]	; 0x38
    88ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    88cc:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    88d0:	4543      	cmp	r3, r8
    88d2:	bfb8      	it	lt
    88d4:	4643      	movlt	r3, r8
    88d6:	930b      	str	r3, [sp, #44]	; 0x2c
    88d8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    88dc:	b113      	cbz	r3, 88e4 <_svfprintf_r+0x374>
    88de:	990b      	ldr	r1, [sp, #44]	; 0x2c
    88e0:	3101      	adds	r1, #1
    88e2:	910b      	str	r1, [sp, #44]	; 0x2c
    88e4:	f01a 0202 	ands.w	r2, sl, #2
    88e8:	9213      	str	r2, [sp, #76]	; 0x4c
    88ea:	d002      	beq.n	88f2 <_svfprintf_r+0x382>
    88ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    88ee:	3302      	adds	r3, #2
    88f0:	930b      	str	r3, [sp, #44]	; 0x2c
    88f2:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    88f6:	9012      	str	r0, [sp, #72]	; 0x48
    88f8:	d138      	bne.n	896c <_svfprintf_r+0x3fc>
    88fa:	990c      	ldr	r1, [sp, #48]	; 0x30
    88fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    88fe:	1a8e      	subs	r6, r1, r2
    8900:	2e00      	cmp	r6, #0
    8902:	dd33      	ble.n	896c <_svfprintf_r+0x3fc>
    8904:	2e10      	cmp	r6, #16
    8906:	f642 6704 	movw	r7, #11780	; 0x2e04
    890a:	bfd8      	it	le
    890c:	f2c0 0701 	movtle	r7, #1
    8910:	dd20      	ble.n	8954 <_svfprintf_r+0x3e4>
    8912:	f04f 0810 	mov.w	r8, #16
    8916:	f2c0 0701 	movt	r7, #1
    891a:	e002      	b.n	8922 <_svfprintf_r+0x3b2>
    891c:	3e10      	subs	r6, #16
    891e:	2e10      	cmp	r6, #16
    8920:	dd18      	ble.n	8954 <_svfprintf_r+0x3e4>
    8922:	f8c4 8004 	str.w	r8, [r4, #4]
    8926:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8928:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    892a:	3301      	adds	r3, #1
    892c:	6027      	str	r7, [r4, #0]
    892e:	3210      	adds	r2, #16
    8930:	2b07      	cmp	r3, #7
    8932:	9239      	str	r2, [sp, #228]	; 0xe4
    8934:	f104 0408 	add.w	r4, r4, #8
    8938:	9338      	str	r3, [sp, #224]	; 0xe0
    893a:	ddef      	ble.n	891c <_svfprintf_r+0x3ac>
    893c:	9809      	ldr	r0, [sp, #36]	; 0x24
    893e:	4659      	mov	r1, fp
    8940:	aa37      	add	r2, sp, #220	; 0xdc
    8942:	464c      	mov	r4, r9
    8944:	f7ff fd86 	bl	8454 <__sprint_r>
    8948:	2800      	cmp	r0, #0
    894a:	f47f af5f 	bne.w	880c <_svfprintf_r+0x29c>
    894e:	3e10      	subs	r6, #16
    8950:	2e10      	cmp	r6, #16
    8952:	dce6      	bgt.n	8922 <_svfprintf_r+0x3b2>
    8954:	6066      	str	r6, [r4, #4]
    8956:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8958:	6027      	str	r7, [r4, #0]
    895a:	1c5a      	adds	r2, r3, #1
    895c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    895e:	9238      	str	r2, [sp, #224]	; 0xe0
    8960:	199b      	adds	r3, r3, r6
    8962:	2a07      	cmp	r2, #7
    8964:	9339      	str	r3, [sp, #228]	; 0xe4
    8966:	f300 83f7 	bgt.w	9158 <_svfprintf_r+0xbe8>
    896a:	3408      	adds	r4, #8
    896c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8970:	b173      	cbz	r3, 8990 <_svfprintf_r+0x420>
    8972:	2301      	movs	r3, #1
    8974:	6063      	str	r3, [r4, #4]
    8976:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8978:	aa43      	add	r2, sp, #268	; 0x10c
    897a:	3203      	adds	r2, #3
    897c:	6022      	str	r2, [r4, #0]
    897e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8980:	3301      	adds	r3, #1
    8982:	9338      	str	r3, [sp, #224]	; 0xe0
    8984:	3201      	adds	r2, #1
    8986:	2b07      	cmp	r3, #7
    8988:	9239      	str	r2, [sp, #228]	; 0xe4
    898a:	f300 8340 	bgt.w	900e <_svfprintf_r+0xa9e>
    898e:	3408      	adds	r4, #8
    8990:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8992:	b16b      	cbz	r3, 89b0 <_svfprintf_r+0x440>
    8994:	2302      	movs	r3, #2
    8996:	6063      	str	r3, [r4, #4]
    8998:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    899a:	aa43      	add	r2, sp, #268	; 0x10c
    899c:	6022      	str	r2, [r4, #0]
    899e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    89a0:	3301      	adds	r3, #1
    89a2:	9338      	str	r3, [sp, #224]	; 0xe0
    89a4:	3202      	adds	r2, #2
    89a6:	2b07      	cmp	r3, #7
    89a8:	9239      	str	r2, [sp, #228]	; 0xe4
    89aa:	f300 833a 	bgt.w	9022 <_svfprintf_r+0xab2>
    89ae:	3408      	adds	r4, #8
    89b0:	9812      	ldr	r0, [sp, #72]	; 0x48
    89b2:	2880      	cmp	r0, #128	; 0x80
    89b4:	f000 82b2 	beq.w	8f1c <_svfprintf_r+0x9ac>
    89b8:	9815      	ldr	r0, [sp, #84]	; 0x54
    89ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    89bc:	1ac6      	subs	r6, r0, r3
    89be:	2e00      	cmp	r6, #0
    89c0:	dd2e      	ble.n	8a20 <_svfprintf_r+0x4b0>
    89c2:	2e10      	cmp	r6, #16
    89c4:	4fa7      	ldr	r7, [pc, #668]	; (8c64 <_svfprintf_r+0x6f4>)
    89c6:	bfc8      	it	gt
    89c8:	f04f 0810 	movgt.w	r8, #16
    89cc:	dc03      	bgt.n	89d6 <_svfprintf_r+0x466>
    89ce:	e01b      	b.n	8a08 <_svfprintf_r+0x498>
    89d0:	3e10      	subs	r6, #16
    89d2:	2e10      	cmp	r6, #16
    89d4:	dd18      	ble.n	8a08 <_svfprintf_r+0x498>
    89d6:	f8c4 8004 	str.w	r8, [r4, #4]
    89da:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    89dc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    89de:	3301      	adds	r3, #1
    89e0:	6027      	str	r7, [r4, #0]
    89e2:	3210      	adds	r2, #16
    89e4:	2b07      	cmp	r3, #7
    89e6:	9239      	str	r2, [sp, #228]	; 0xe4
    89e8:	f104 0408 	add.w	r4, r4, #8
    89ec:	9338      	str	r3, [sp, #224]	; 0xe0
    89ee:	ddef      	ble.n	89d0 <_svfprintf_r+0x460>
    89f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    89f2:	4659      	mov	r1, fp
    89f4:	aa37      	add	r2, sp, #220	; 0xdc
    89f6:	464c      	mov	r4, r9
    89f8:	f7ff fd2c 	bl	8454 <__sprint_r>
    89fc:	2800      	cmp	r0, #0
    89fe:	f47f af05 	bne.w	880c <_svfprintf_r+0x29c>
    8a02:	3e10      	subs	r6, #16
    8a04:	2e10      	cmp	r6, #16
    8a06:	dce6      	bgt.n	89d6 <_svfprintf_r+0x466>
    8a08:	6066      	str	r6, [r4, #4]
    8a0a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a0c:	6027      	str	r7, [r4, #0]
    8a0e:	1c5a      	adds	r2, r3, #1
    8a10:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8a12:	9238      	str	r2, [sp, #224]	; 0xe0
    8a14:	199b      	adds	r3, r3, r6
    8a16:	2a07      	cmp	r2, #7
    8a18:	9339      	str	r3, [sp, #228]	; 0xe4
    8a1a:	f300 82ee 	bgt.w	8ffa <_svfprintf_r+0xa8a>
    8a1e:	3408      	adds	r4, #8
    8a20:	f41a 7f80 	tst.w	sl, #256	; 0x100
    8a24:	f040 8219 	bne.w	8e5a <_svfprintf_r+0x8ea>
    8a28:	990e      	ldr	r1, [sp, #56]	; 0x38
    8a2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8a2c:	6061      	str	r1, [r4, #4]
    8a2e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a30:	6022      	str	r2, [r4, #0]
    8a32:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8a34:	3301      	adds	r3, #1
    8a36:	9338      	str	r3, [sp, #224]	; 0xe0
    8a38:	1852      	adds	r2, r2, r1
    8a3a:	2b07      	cmp	r3, #7
    8a3c:	9239      	str	r2, [sp, #228]	; 0xe4
    8a3e:	f77f aeb1 	ble.w	87a4 <_svfprintf_r+0x234>
    8a42:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a44:	4659      	mov	r1, fp
    8a46:	aa37      	add	r2, sp, #220	; 0xdc
    8a48:	f7ff fd04 	bl	8454 <__sprint_r>
    8a4c:	2800      	cmp	r0, #0
    8a4e:	f47f aedd 	bne.w	880c <_svfprintf_r+0x29c>
    8a52:	f01a 0f04 	tst.w	sl, #4
    8a56:	464b      	mov	r3, r9
    8a58:	f47f aeaa 	bne.w	87b0 <_svfprintf_r+0x240>
    8a5c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8a5e:	980d      	ldr	r0, [sp, #52]	; 0x34
    8a60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8a62:	990c      	ldr	r1, [sp, #48]	; 0x30
    8a64:	428a      	cmp	r2, r1
    8a66:	bfac      	ite	ge
    8a68:	1880      	addge	r0, r0, r2
    8a6a:	1840      	addlt	r0, r0, r1
    8a6c:	900d      	str	r0, [sp, #52]	; 0x34
    8a6e:	2b00      	cmp	r3, #0
    8a70:	f040 829e 	bne.w	8fb0 <_svfprintf_r+0xa40>
    8a74:	2300      	movs	r3, #0
    8a76:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    8a7a:	9338      	str	r3, [sp, #224]	; 0xe0
    8a7c:	464c      	mov	r4, r9
    8a7e:	e5a1      	b.n	85c4 <_svfprintf_r+0x54>
    8a80:	9214      	str	r2, [sp, #80]	; 0x50
    8a82:	2a00      	cmp	r2, #0
    8a84:	f000 8504 	beq.w	9490 <_svfprintf_r+0xf20>
    8a88:	2001      	movs	r0, #1
    8a8a:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    8a8e:	f04f 0100 	mov.w	r1, #0
    8a92:	aa2d      	add	r2, sp, #180	; 0xb4
    8a94:	900b      	str	r0, [sp, #44]	; 0x2c
    8a96:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8a9a:	9211      	str	r2, [sp, #68]	; 0x44
    8a9c:	900e      	str	r0, [sp, #56]	; 0x38
    8a9e:	2100      	movs	r1, #0
    8aa0:	9115      	str	r1, [sp, #84]	; 0x54
    8aa2:	e71f      	b.n	88e4 <_svfprintf_r+0x374>
    8aa4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8aa8:	2b00      	cmp	r3, #0
    8aaa:	f040 840c 	bne.w	92c6 <_svfprintf_r+0xd56>
    8aae:	990a      	ldr	r1, [sp, #40]	; 0x28
    8ab0:	462b      	mov	r3, r5
    8ab2:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    8ab6:	782a      	ldrb	r2, [r5, #0]
    8ab8:	910a      	str	r1, [sp, #40]	; 0x28
    8aba:	e5c2      	b.n	8642 <_svfprintf_r+0xd2>
    8abc:	990a      	ldr	r1, [sp, #40]	; 0x28
    8abe:	f04a 0a01 	orr.w	sl, sl, #1
    8ac2:	782a      	ldrb	r2, [r5, #0]
    8ac4:	462b      	mov	r3, r5
    8ac6:	910a      	str	r1, [sp, #40]	; 0x28
    8ac8:	e5bb      	b.n	8642 <_svfprintf_r+0xd2>
    8aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8acc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8ace:	681b      	ldr	r3, [r3, #0]
    8ad0:	1d11      	adds	r1, r2, #4
    8ad2:	2b00      	cmp	r3, #0
    8ad4:	930c      	str	r3, [sp, #48]	; 0x30
    8ad6:	f2c0 85b2 	blt.w	963e <_svfprintf_r+0x10ce>
    8ada:	782a      	ldrb	r2, [r5, #0]
    8adc:	462b      	mov	r3, r5
    8ade:	910a      	str	r1, [sp, #40]	; 0x28
    8ae0:	e5af      	b.n	8642 <_svfprintf_r+0xd2>
    8ae2:	990a      	ldr	r1, [sp, #40]	; 0x28
    8ae4:	462b      	mov	r3, r5
    8ae6:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    8aea:	782a      	ldrb	r2, [r5, #0]
    8aec:	910a      	str	r1, [sp, #40]	; 0x28
    8aee:	e5a8      	b.n	8642 <_svfprintf_r+0xd2>
    8af0:	f04a 0a10 	orr.w	sl, sl, #16
    8af4:	9214      	str	r2, [sp, #80]	; 0x50
    8af6:	f01a 0f20 	tst.w	sl, #32
    8afa:	f000 8187 	beq.w	8e0c <_svfprintf_r+0x89c>
    8afe:	980a      	ldr	r0, [sp, #40]	; 0x28
    8b00:	1dc3      	adds	r3, r0, #7
    8b02:	f023 0307 	bic.w	r3, r3, #7
    8b06:	f103 0108 	add.w	r1, r3, #8
    8b0a:	910a      	str	r1, [sp, #40]	; 0x28
    8b0c:	e9d3 6700 	ldrd	r6, r7, [r3]
    8b10:	2e00      	cmp	r6, #0
    8b12:	f177 0000 	sbcs.w	r0, r7, #0
    8b16:	f2c0 8376 	blt.w	9206 <_svfprintf_r+0xc96>
    8b1a:	ea56 0107 	orrs.w	r1, r6, r7
    8b1e:	f04f 0301 	mov.w	r3, #1
    8b22:	bf0c      	ite	eq
    8b24:	2200      	moveq	r2, #0
    8b26:	2201      	movne	r2, #1
    8b28:	f1b8 0f00 	cmp.w	r8, #0
    8b2c:	bfa8      	it	ge
    8b2e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    8b32:	f1b8 0f00 	cmp.w	r8, #0
    8b36:	bf18      	it	ne
    8b38:	f042 0201 	orrne.w	r2, r2, #1
    8b3c:	2a00      	cmp	r2, #0
    8b3e:	f47f aea0 	bne.w	8882 <_svfprintf_r+0x312>
    8b42:	2b00      	cmp	r3, #0
    8b44:	f040 81e5 	bne.w	8f12 <_svfprintf_r+0x9a2>
    8b48:	f01a 0f01 	tst.w	sl, #1
    8b4c:	f000 81e1 	beq.w	8f12 <_svfprintf_r+0x9a2>
    8b50:	2330      	movs	r3, #48	; 0x30
    8b52:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    8b56:	ab2d      	add	r3, sp, #180	; 0xb4
    8b58:	2001      	movs	r0, #1
    8b5a:	3327      	adds	r3, #39	; 0x27
    8b5c:	900e      	str	r0, [sp, #56]	; 0x38
    8b5e:	9311      	str	r3, [sp, #68]	; 0x44
    8b60:	e6b3      	b.n	88ca <_svfprintf_r+0x35a>
    8b62:	f01a 0f08 	tst.w	sl, #8
    8b66:	9214      	str	r2, [sp, #80]	; 0x50
    8b68:	f000 83bf 	beq.w	92ea <_svfprintf_r+0xd7a>
    8b6c:	980a      	ldr	r0, [sp, #40]	; 0x28
    8b6e:	1dc3      	adds	r3, r0, #7
    8b70:	f023 0307 	bic.w	r3, r3, #7
    8b74:	f103 0108 	add.w	r1, r3, #8
    8b78:	910a      	str	r1, [sp, #40]	; 0x28
    8b7a:	685e      	ldr	r6, [r3, #4]
    8b7c:	681f      	ldr	r7, [r3, #0]
    8b7e:	9619      	str	r6, [sp, #100]	; 0x64
    8b80:	9710      	str	r7, [sp, #64]	; 0x40
    8b82:	4638      	mov	r0, r7
    8b84:	4631      	mov	r1, r6
    8b86:	f006 fe85 	bl	f894 <__isinfd>
    8b8a:	4603      	mov	r3, r0
    8b8c:	2800      	cmp	r0, #0
    8b8e:	f000 8493 	beq.w	94b8 <_svfprintf_r+0xf48>
    8b92:	4638      	mov	r0, r7
    8b94:	2200      	movs	r2, #0
    8b96:	2300      	movs	r3, #0
    8b98:	4631      	mov	r1, r6
    8b9a:	f009 fa47 	bl	1202c <__aeabi_dcmplt>
    8b9e:	2800      	cmp	r0, #0
    8ba0:	f040 8415 	bne.w	93ce <_svfprintf_r+0xe5e>
    8ba4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8ba8:	2003      	movs	r0, #3
    8baa:	f642 623c 	movw	r2, #11836	; 0x2e3c
    8bae:	f642 6138 	movw	r1, #11832	; 0x2e38
    8bb2:	900b      	str	r0, [sp, #44]	; 0x2c
    8bb4:	9814      	ldr	r0, [sp, #80]	; 0x50
    8bb6:	f2c0 0101 	movt	r1, #1
    8bba:	f2c0 0201 	movt	r2, #1
    8bbe:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    8bc2:	2847      	cmp	r0, #71	; 0x47
    8bc4:	bfd8      	it	le
    8bc6:	460a      	movle	r2, r1
    8bc8:	2103      	movs	r1, #3
    8bca:	9211      	str	r2, [sp, #68]	; 0x44
    8bcc:	2200      	movs	r2, #0
    8bce:	910e      	str	r1, [sp, #56]	; 0x38
    8bd0:	9215      	str	r2, [sp, #84]	; 0x54
    8bd2:	e683      	b.n	88dc <_svfprintf_r+0x36c>
    8bd4:	990a      	ldr	r1, [sp, #40]	; 0x28
    8bd6:	f04a 0a08 	orr.w	sl, sl, #8
    8bda:	782a      	ldrb	r2, [r5, #0]
    8bdc:	462b      	mov	r3, r5
    8bde:	910a      	str	r1, [sp, #40]	; 0x28
    8be0:	e52f      	b.n	8642 <_svfprintf_r+0xd2>
    8be2:	990a      	ldr	r1, [sp, #40]	; 0x28
    8be4:	782a      	ldrb	r2, [r5, #0]
    8be6:	f04a 0a04 	orr.w	sl, sl, #4
    8bea:	462b      	mov	r3, r5
    8bec:	910a      	str	r1, [sp, #40]	; 0x28
    8bee:	e528      	b.n	8642 <_svfprintf_r+0xd2>
    8bf0:	462b      	mov	r3, r5
    8bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
    8bf6:	2a2a      	cmp	r2, #42	; 0x2a
    8bf8:	f000 86cf 	beq.w	999a <_svfprintf_r+0x142a>
    8bfc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8c00:	2909      	cmp	r1, #9
    8c02:	bf88      	it	hi
    8c04:	f04f 0800 	movhi.w	r8, #0
    8c08:	d810      	bhi.n	8c2c <_svfprintf_r+0x6bc>
    8c0a:	3502      	adds	r5, #2
    8c0c:	f04f 0800 	mov.w	r8, #0
    8c10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8c14:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    8c18:	462b      	mov	r3, r5
    8c1a:	3501      	adds	r5, #1
    8c1c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    8c20:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8c24:	2909      	cmp	r1, #9
    8c26:	d9f3      	bls.n	8c10 <_svfprintf_r+0x6a0>
    8c28:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    8c2c:	461d      	mov	r5, r3
    8c2e:	e509      	b.n	8644 <_svfprintf_r+0xd4>
    8c30:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c32:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    8c36:	782a      	ldrb	r2, [r5, #0]
    8c38:	462b      	mov	r3, r5
    8c3a:	910a      	str	r1, [sp, #40]	; 0x28
    8c3c:	e501      	b.n	8642 <_svfprintf_r+0xd2>
    8c3e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8c42:	2600      	movs	r6, #0
    8c44:	462b      	mov	r3, r5
    8c46:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    8c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
    8c4e:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    8c52:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8c56:	461d      	mov	r5, r3
    8c58:	2909      	cmp	r1, #9
    8c5a:	d9f3      	bls.n	8c44 <_svfprintf_r+0x6d4>
    8c5c:	960c      	str	r6, [sp, #48]	; 0x30
    8c5e:	461d      	mov	r5, r3
    8c60:	e4f0      	b.n	8644 <_svfprintf_r+0xd4>
    8c62:	bf00      	nop
    8c64:	00012e14 	.word	0x00012e14
    8c68:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    8c6c:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c6e:	e734      	b.n	8ada <_svfprintf_r+0x56a>
    8c70:	782a      	ldrb	r2, [r5, #0]
    8c72:	2a6c      	cmp	r2, #108	; 0x6c
    8c74:	f000 8418 	beq.w	94a8 <_svfprintf_r+0xf38>
    8c78:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c7a:	f04a 0a10 	orr.w	sl, sl, #16
    8c7e:	462b      	mov	r3, r5
    8c80:	910a      	str	r1, [sp, #40]	; 0x28
    8c82:	e4de      	b.n	8642 <_svfprintf_r+0xd2>
    8c84:	f01a 0f20 	tst.w	sl, #32
    8c88:	f000 8323 	beq.w	92d2 <_svfprintf_r+0xd62>
    8c8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8c90:	680b      	ldr	r3, [r1, #0]
    8c92:	4610      	mov	r0, r2
    8c94:	ea4f 71e0 	mov.w	r1, r0, asr #31
    8c98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8c9a:	e9c3 0100 	strd	r0, r1, [r3]
    8c9e:	f102 0a04 	add.w	sl, r2, #4
    8ca2:	e48f      	b.n	85c4 <_svfprintf_r+0x54>
    8ca4:	f01a 0320 	ands.w	r3, sl, #32
    8ca8:	9214      	str	r2, [sp, #80]	; 0x50
    8caa:	f000 80c7 	beq.w	8e3c <_svfprintf_r+0x8cc>
    8cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8cb0:	1dda      	adds	r2, r3, #7
    8cb2:	2300      	movs	r3, #0
    8cb4:	f022 0207 	bic.w	r2, r2, #7
    8cb8:	f102 0008 	add.w	r0, r2, #8
    8cbc:	900a      	str	r0, [sp, #40]	; 0x28
    8cbe:	e9d2 6700 	ldrd	r6, r7, [r2]
    8cc2:	ea56 0107 	orrs.w	r1, r6, r7
    8cc6:	bf0c      	ite	eq
    8cc8:	2200      	moveq	r2, #0
    8cca:	2201      	movne	r2, #1
    8ccc:	e5c8      	b.n	8860 <_svfprintf_r+0x2f0>
    8cce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8cd0:	f642 6048 	movw	r0, #11848	; 0x2e48
    8cd4:	990a      	ldr	r1, [sp, #40]	; 0x28
    8cd6:	2378      	movs	r3, #120	; 0x78
    8cd8:	f2c0 0001 	movt	r0, #1
    8cdc:	9314      	str	r3, [sp, #80]	; 0x50
    8cde:	6816      	ldr	r6, [r2, #0]
    8ce0:	3104      	adds	r1, #4
    8ce2:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    8ce6:	f04a 0a02 	orr.w	sl, sl, #2
    8cea:	2330      	movs	r3, #48	; 0x30
    8cec:	1e32      	subs	r2, r6, #0
    8cee:	bf18      	it	ne
    8cf0:	2201      	movne	r2, #1
    8cf2:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    8cf6:	4636      	mov	r6, r6
    8cf8:	f04f 0700 	mov.w	r7, #0
    8cfc:	9017      	str	r0, [sp, #92]	; 0x5c
    8cfe:	2302      	movs	r3, #2
    8d00:	910a      	str	r1, [sp, #40]	; 0x28
    8d02:	e5ad      	b.n	8860 <_svfprintf_r+0x2f0>
    8d04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8d06:	9214      	str	r2, [sp, #80]	; 0x50
    8d08:	f04f 0200 	mov.w	r2, #0
    8d0c:	1d18      	adds	r0, r3, #4
    8d0e:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    8d12:	681b      	ldr	r3, [r3, #0]
    8d14:	900a      	str	r0, [sp, #40]	; 0x28
    8d16:	9311      	str	r3, [sp, #68]	; 0x44
    8d18:	2b00      	cmp	r3, #0
    8d1a:	f000 854d 	beq.w	97b8 <_svfprintf_r+0x1248>
    8d1e:	f1b8 0f00 	cmp.w	r8, #0
    8d22:	9811      	ldr	r0, [sp, #68]	; 0x44
    8d24:	f2c0 852a 	blt.w	977c <_svfprintf_r+0x120c>
    8d28:	2100      	movs	r1, #0
    8d2a:	4642      	mov	r2, r8
    8d2c:	f005 fd60 	bl	e7f0 <memchr>
    8d30:	4603      	mov	r3, r0
    8d32:	2800      	cmp	r0, #0
    8d34:	f000 856e 	beq.w	9814 <_svfprintf_r+0x12a4>
    8d38:	9811      	ldr	r0, [sp, #68]	; 0x44
    8d3a:	1a1b      	subs	r3, r3, r0
    8d3c:	930e      	str	r3, [sp, #56]	; 0x38
    8d3e:	4543      	cmp	r3, r8
    8d40:	f340 8482 	ble.w	9648 <_svfprintf_r+0x10d8>
    8d44:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    8d48:	2100      	movs	r1, #0
    8d4a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    8d4e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8d52:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8d56:	9115      	str	r1, [sp, #84]	; 0x54
    8d58:	e5c0      	b.n	88dc <_svfprintf_r+0x36c>
    8d5a:	f01a 0f20 	tst.w	sl, #32
    8d5e:	9214      	str	r2, [sp, #80]	; 0x50
    8d60:	d010      	beq.n	8d84 <_svfprintf_r+0x814>
    8d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8d64:	1dda      	adds	r2, r3, #7
    8d66:	2301      	movs	r3, #1
    8d68:	e7a4      	b.n	8cb4 <_svfprintf_r+0x744>
    8d6a:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d6c:	f04a 0a20 	orr.w	sl, sl, #32
    8d70:	782a      	ldrb	r2, [r5, #0]
    8d72:	462b      	mov	r3, r5
    8d74:	910a      	str	r1, [sp, #40]	; 0x28
    8d76:	e464      	b.n	8642 <_svfprintf_r+0xd2>
    8d78:	f04a 0a10 	orr.w	sl, sl, #16
    8d7c:	9214      	str	r2, [sp, #80]	; 0x50
    8d7e:	f01a 0f20 	tst.w	sl, #32
    8d82:	d1ee      	bne.n	8d62 <_svfprintf_r+0x7f2>
    8d84:	f01a 0f10 	tst.w	sl, #16
    8d88:	f040 8254 	bne.w	9234 <_svfprintf_r+0xcc4>
    8d8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8d90:	f000 8250 	beq.w	9234 <_svfprintf_r+0xcc4>
    8d94:	980a      	ldr	r0, [sp, #40]	; 0x28
    8d96:	2301      	movs	r3, #1
    8d98:	1d01      	adds	r1, r0, #4
    8d9a:	910a      	str	r1, [sp, #40]	; 0x28
    8d9c:	8806      	ldrh	r6, [r0, #0]
    8d9e:	1e32      	subs	r2, r6, #0
    8da0:	bf18      	it	ne
    8da2:	2201      	movne	r2, #1
    8da4:	4636      	mov	r6, r6
    8da6:	f04f 0700 	mov.w	r7, #0
    8daa:	e559      	b.n	8860 <_svfprintf_r+0x2f0>
    8dac:	f01a 0f20 	tst.w	sl, #32
    8db0:	9214      	str	r2, [sp, #80]	; 0x50
    8db2:	f642 6224 	movw	r2, #11812	; 0x2e24
    8db6:	f2c0 0201 	movt	r2, #1
    8dba:	9217      	str	r2, [sp, #92]	; 0x5c
    8dbc:	f47f ad3d 	bne.w	883a <_svfprintf_r+0x2ca>
    8dc0:	f01a 0f10 	tst.w	sl, #16
    8dc4:	f040 822d 	bne.w	9222 <_svfprintf_r+0xcb2>
    8dc8:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8dcc:	f000 8229 	beq.w	9222 <_svfprintf_r+0xcb2>
    8dd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    8dd2:	1d0a      	adds	r2, r1, #4
    8dd4:	920a      	str	r2, [sp, #40]	; 0x28
    8dd6:	880e      	ldrh	r6, [r1, #0]
    8dd8:	4636      	mov	r6, r6
    8dda:	f04f 0700 	mov.w	r7, #0
    8dde:	e535      	b.n	884c <_svfprintf_r+0x2dc>
    8de0:	9214      	str	r2, [sp, #80]	; 0x50
    8de2:	2001      	movs	r0, #1
    8de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8de6:	f04f 0100 	mov.w	r1, #0
    8dea:	900b      	str	r0, [sp, #44]	; 0x2c
    8dec:	900e      	str	r0, [sp, #56]	; 0x38
    8dee:	6813      	ldr	r3, [r2, #0]
    8df0:	3204      	adds	r2, #4
    8df2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8df6:	920a      	str	r2, [sp, #40]	; 0x28
    8df8:	aa2d      	add	r2, sp, #180	; 0xb4
    8dfa:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    8dfe:	9211      	str	r2, [sp, #68]	; 0x44
    8e00:	e64d      	b.n	8a9e <_svfprintf_r+0x52e>
    8e02:	f01a 0f20 	tst.w	sl, #32
    8e06:	9214      	str	r2, [sp, #80]	; 0x50
    8e08:	f47f ae79 	bne.w	8afe <_svfprintf_r+0x58e>
    8e0c:	f01a 0f10 	tst.w	sl, #16
    8e10:	f040 81ed 	bne.w	91ee <_svfprintf_r+0xc7e>
    8e14:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8e18:	f000 81e9 	beq.w	91ee <_svfprintf_r+0xc7e>
    8e1c:	980a      	ldr	r0, [sp, #40]	; 0x28
    8e1e:	1d01      	adds	r1, r0, #4
    8e20:	910a      	str	r1, [sp, #40]	; 0x28
    8e22:	f9b0 6000 	ldrsh.w	r6, [r0]
    8e26:	4636      	mov	r6, r6
    8e28:	ea4f 77e6 	mov.w	r7, r6, asr #31
    8e2c:	e670      	b.n	8b10 <_svfprintf_r+0x5a0>
    8e2e:	f04a 0a10 	orr.w	sl, sl, #16
    8e32:	9214      	str	r2, [sp, #80]	; 0x50
    8e34:	f01a 0320 	ands.w	r3, sl, #32
    8e38:	f47f af39 	bne.w	8cae <_svfprintf_r+0x73e>
    8e3c:	f01a 0210 	ands.w	r2, sl, #16
    8e40:	f000 825f 	beq.w	9302 <_svfprintf_r+0xd92>
    8e44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8e46:	1d10      	adds	r0, r2, #4
    8e48:	900a      	str	r0, [sp, #40]	; 0x28
    8e4a:	6816      	ldr	r6, [r2, #0]
    8e4c:	1e32      	subs	r2, r6, #0
    8e4e:	bf18      	it	ne
    8e50:	2201      	movne	r2, #1
    8e52:	4636      	mov	r6, r6
    8e54:	f04f 0700 	mov.w	r7, #0
    8e58:	e502      	b.n	8860 <_svfprintf_r+0x2f0>
    8e5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    8e5c:	2b65      	cmp	r3, #101	; 0x65
    8e5e:	f77f ac5a 	ble.w	8716 <_svfprintf_r+0x1a6>
    8e62:	9810      	ldr	r0, [sp, #64]	; 0x40
    8e64:	2200      	movs	r2, #0
    8e66:	2300      	movs	r3, #0
    8e68:	9919      	ldr	r1, [sp, #100]	; 0x64
    8e6a:	f009 f8d5 	bl	12018 <__aeabi_dcmpeq>
    8e6e:	2800      	cmp	r0, #0
    8e70:	f000 80e1 	beq.w	9036 <_svfprintf_r+0xac6>
    8e74:	2301      	movs	r3, #1
    8e76:	6063      	str	r3, [r4, #4]
    8e78:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8e7a:	f642 6364 	movw	r3, #11876	; 0x2e64
    8e7e:	f2c0 0301 	movt	r3, #1
    8e82:	6023      	str	r3, [r4, #0]
    8e84:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8e86:	3201      	adds	r2, #1
    8e88:	9238      	str	r2, [sp, #224]	; 0xe0
    8e8a:	3301      	adds	r3, #1
    8e8c:	2a07      	cmp	r2, #7
    8e8e:	9339      	str	r3, [sp, #228]	; 0xe4
    8e90:	bfd8      	it	le
    8e92:	f104 0308 	addle.w	r3, r4, #8
    8e96:	f300 829f 	bgt.w	93d8 <_svfprintf_r+0xe68>
    8e9a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8e9c:	9818      	ldr	r0, [sp, #96]	; 0x60
    8e9e:	4282      	cmp	r2, r0
    8ea0:	db03      	blt.n	8eaa <_svfprintf_r+0x93a>
    8ea2:	f01a 0f01 	tst.w	sl, #1
    8ea6:	f43f ac7f 	beq.w	87a8 <_svfprintf_r+0x238>
    8eaa:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8eac:	2201      	movs	r2, #1
    8eae:	605a      	str	r2, [r3, #4]
    8eb0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8eb2:	6019      	str	r1, [r3, #0]
    8eb4:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8eb6:	3201      	adds	r2, #1
    8eb8:	9238      	str	r2, [sp, #224]	; 0xe0
    8eba:	3101      	adds	r1, #1
    8ebc:	2a07      	cmp	r2, #7
    8ebe:	9139      	str	r1, [sp, #228]	; 0xe4
    8ec0:	f300 83eb 	bgt.w	969a <_svfprintf_r+0x112a>
    8ec4:	3308      	adds	r3, #8
    8ec6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8ec8:	1e56      	subs	r6, r2, #1
    8eca:	2e00      	cmp	r6, #0
    8ecc:	f77f ac6c 	ble.w	87a8 <_svfprintf_r+0x238>
    8ed0:	2e10      	cmp	r6, #16
    8ed2:	4fa0      	ldr	r7, [pc, #640]	; (9154 <_svfprintf_r+0xbe4>)
    8ed4:	f340 81e9 	ble.w	92aa <_svfprintf_r+0xd3a>
    8ed8:	2410      	movs	r4, #16
    8eda:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8ede:	e003      	b.n	8ee8 <_svfprintf_r+0x978>
    8ee0:	3e10      	subs	r6, #16
    8ee2:	2e10      	cmp	r6, #16
    8ee4:	f340 81e1 	ble.w	92aa <_svfprintf_r+0xd3a>
    8ee8:	605c      	str	r4, [r3, #4]
    8eea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8eec:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8eee:	3201      	adds	r2, #1
    8ef0:	601f      	str	r7, [r3, #0]
    8ef2:	3110      	adds	r1, #16
    8ef4:	2a07      	cmp	r2, #7
    8ef6:	9139      	str	r1, [sp, #228]	; 0xe4
    8ef8:	f103 0308 	add.w	r3, r3, #8
    8efc:	9238      	str	r2, [sp, #224]	; 0xe0
    8efe:	ddef      	ble.n	8ee0 <_svfprintf_r+0x970>
    8f00:	9809      	ldr	r0, [sp, #36]	; 0x24
    8f02:	4659      	mov	r1, fp
    8f04:	4642      	mov	r2, r8
    8f06:	f7ff faa5 	bl	8454 <__sprint_r>
    8f0a:	464b      	mov	r3, r9
    8f0c:	2800      	cmp	r0, #0
    8f0e:	d0e7      	beq.n	8ee0 <_svfprintf_r+0x970>
    8f10:	e47c      	b.n	880c <_svfprintf_r+0x29c>
    8f12:	9916      	ldr	r1, [sp, #88]	; 0x58
    8f14:	2200      	movs	r2, #0
    8f16:	920e      	str	r2, [sp, #56]	; 0x38
    8f18:	9111      	str	r1, [sp, #68]	; 0x44
    8f1a:	e4d6      	b.n	88ca <_svfprintf_r+0x35a>
    8f1c:	990c      	ldr	r1, [sp, #48]	; 0x30
    8f1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8f20:	1a8e      	subs	r6, r1, r2
    8f22:	2e00      	cmp	r6, #0
    8f24:	f77f ad48 	ble.w	89b8 <_svfprintf_r+0x448>
    8f28:	2e10      	cmp	r6, #16
    8f2a:	4f8a      	ldr	r7, [pc, #552]	; (9154 <_svfprintf_r+0xbe4>)
    8f2c:	bfc8      	it	gt
    8f2e:	f04f 0810 	movgt.w	r8, #16
    8f32:	dc03      	bgt.n	8f3c <_svfprintf_r+0x9cc>
    8f34:	e01b      	b.n	8f6e <_svfprintf_r+0x9fe>
    8f36:	3e10      	subs	r6, #16
    8f38:	2e10      	cmp	r6, #16
    8f3a:	dd18      	ble.n	8f6e <_svfprintf_r+0x9fe>
    8f3c:	f8c4 8004 	str.w	r8, [r4, #4]
    8f40:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8f42:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8f44:	3301      	adds	r3, #1
    8f46:	6027      	str	r7, [r4, #0]
    8f48:	3210      	adds	r2, #16
    8f4a:	2b07      	cmp	r3, #7
    8f4c:	9239      	str	r2, [sp, #228]	; 0xe4
    8f4e:	f104 0408 	add.w	r4, r4, #8
    8f52:	9338      	str	r3, [sp, #224]	; 0xe0
    8f54:	ddef      	ble.n	8f36 <_svfprintf_r+0x9c6>
    8f56:	9809      	ldr	r0, [sp, #36]	; 0x24
    8f58:	4659      	mov	r1, fp
    8f5a:	aa37      	add	r2, sp, #220	; 0xdc
    8f5c:	464c      	mov	r4, r9
    8f5e:	f7ff fa79 	bl	8454 <__sprint_r>
    8f62:	2800      	cmp	r0, #0
    8f64:	f47f ac52 	bne.w	880c <_svfprintf_r+0x29c>
    8f68:	3e10      	subs	r6, #16
    8f6a:	2e10      	cmp	r6, #16
    8f6c:	dce6      	bgt.n	8f3c <_svfprintf_r+0x9cc>
    8f6e:	6066      	str	r6, [r4, #4]
    8f70:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8f72:	6027      	str	r7, [r4, #0]
    8f74:	1c5a      	adds	r2, r3, #1
    8f76:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8f78:	9238      	str	r2, [sp, #224]	; 0xe0
    8f7a:	199b      	adds	r3, r3, r6
    8f7c:	2a07      	cmp	r2, #7
    8f7e:	9339      	str	r3, [sp, #228]	; 0xe4
    8f80:	f300 8188 	bgt.w	9294 <_svfprintf_r+0xd24>
    8f84:	3408      	adds	r4, #8
    8f86:	e517      	b.n	89b8 <_svfprintf_r+0x448>
    8f88:	605e      	str	r6, [r3, #4]
    8f8a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8f8c:	601f      	str	r7, [r3, #0]
    8f8e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8f90:	3201      	adds	r2, #1
    8f92:	9238      	str	r2, [sp, #224]	; 0xe0
    8f94:	18f3      	adds	r3, r6, r3
    8f96:	2a07      	cmp	r2, #7
    8f98:	9339      	str	r3, [sp, #228]	; 0xe4
    8f9a:	f77f ad60 	ble.w	8a5e <_svfprintf_r+0x4ee>
    8f9e:	9809      	ldr	r0, [sp, #36]	; 0x24
    8fa0:	4659      	mov	r1, fp
    8fa2:	aa37      	add	r2, sp, #220	; 0xdc
    8fa4:	f7ff fa56 	bl	8454 <__sprint_r>
    8fa8:	2800      	cmp	r0, #0
    8faa:	f43f ad57 	beq.w	8a5c <_svfprintf_r+0x4ec>
    8fae:	e42d      	b.n	880c <_svfprintf_r+0x29c>
    8fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
    8fb2:	4659      	mov	r1, fp
    8fb4:	aa37      	add	r2, sp, #220	; 0xdc
    8fb6:	f7ff fa4d 	bl	8454 <__sprint_r>
    8fba:	2800      	cmp	r0, #0
    8fbc:	f43f ad5a 	beq.w	8a74 <_svfprintf_r+0x504>
    8fc0:	e424      	b.n	880c <_svfprintf_r+0x29c>
    8fc2:	f01a 0f01 	tst.w	sl, #1
    8fc6:	f47f abaa 	bne.w	871e <_svfprintf_r+0x1ae>
    8fca:	2301      	movs	r3, #1
    8fcc:	6063      	str	r3, [r4, #4]
    8fce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8fd0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8fd2:	3301      	adds	r3, #1
    8fd4:	9911      	ldr	r1, [sp, #68]	; 0x44
    8fd6:	3201      	adds	r2, #1
    8fd8:	2b07      	cmp	r3, #7
    8fda:	9239      	str	r2, [sp, #228]	; 0xe4
    8fdc:	6021      	str	r1, [r4, #0]
    8fde:	9338      	str	r3, [sp, #224]	; 0xe0
    8fe0:	f77f abd1 	ble.w	8786 <_svfprintf_r+0x216>
    8fe4:	9809      	ldr	r0, [sp, #36]	; 0x24
    8fe6:	4659      	mov	r1, fp
    8fe8:	aa37      	add	r2, sp, #220	; 0xdc
    8fea:	f7ff fa33 	bl	8454 <__sprint_r>
    8fee:	2800      	cmp	r0, #0
    8ff0:	f47f ac0c 	bne.w	880c <_svfprintf_r+0x29c>
    8ff4:	464c      	mov	r4, r9
    8ff6:	f7ff bbc7 	b.w	8788 <_svfprintf_r+0x218>
    8ffa:	9809      	ldr	r0, [sp, #36]	; 0x24
    8ffc:	4659      	mov	r1, fp
    8ffe:	aa37      	add	r2, sp, #220	; 0xdc
    9000:	f7ff fa28 	bl	8454 <__sprint_r>
    9004:	2800      	cmp	r0, #0
    9006:	f47f ac01 	bne.w	880c <_svfprintf_r+0x29c>
    900a:	464c      	mov	r4, r9
    900c:	e508      	b.n	8a20 <_svfprintf_r+0x4b0>
    900e:	9809      	ldr	r0, [sp, #36]	; 0x24
    9010:	4659      	mov	r1, fp
    9012:	aa37      	add	r2, sp, #220	; 0xdc
    9014:	f7ff fa1e 	bl	8454 <__sprint_r>
    9018:	2800      	cmp	r0, #0
    901a:	f47f abf7 	bne.w	880c <_svfprintf_r+0x29c>
    901e:	464c      	mov	r4, r9
    9020:	e4b6      	b.n	8990 <_svfprintf_r+0x420>
    9022:	9809      	ldr	r0, [sp, #36]	; 0x24
    9024:	4659      	mov	r1, fp
    9026:	aa37      	add	r2, sp, #220	; 0xdc
    9028:	f7ff fa14 	bl	8454 <__sprint_r>
    902c:	2800      	cmp	r0, #0
    902e:	f47f abed 	bne.w	880c <_svfprintf_r+0x29c>
    9032:	464c      	mov	r4, r9
    9034:	e4bc      	b.n	89b0 <_svfprintf_r+0x440>
    9036:	9b42      	ldr	r3, [sp, #264]	; 0x108
    9038:	2b00      	cmp	r3, #0
    903a:	f340 81d9 	ble.w	93f0 <_svfprintf_r+0xe80>
    903e:	9918      	ldr	r1, [sp, #96]	; 0x60
    9040:	428b      	cmp	r3, r1
    9042:	f2c0 816f 	blt.w	9324 <_svfprintf_r+0xdb4>
    9046:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9048:	6061      	str	r1, [r4, #4]
    904a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    904c:	6022      	str	r2, [r4, #0]
    904e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9050:	3301      	adds	r3, #1
    9052:	9338      	str	r3, [sp, #224]	; 0xe0
    9054:	1852      	adds	r2, r2, r1
    9056:	2b07      	cmp	r3, #7
    9058:	9239      	str	r2, [sp, #228]	; 0xe4
    905a:	bfd8      	it	le
    905c:	f104 0308 	addle.w	r3, r4, #8
    9060:	f300 83ba 	bgt.w	97d8 <_svfprintf_r+0x1268>
    9064:	9c42      	ldr	r4, [sp, #264]	; 0x108
    9066:	9818      	ldr	r0, [sp, #96]	; 0x60
    9068:	1a24      	subs	r4, r4, r0
    906a:	2c00      	cmp	r4, #0
    906c:	f340 819b 	ble.w	93a6 <_svfprintf_r+0xe36>
    9070:	2c10      	cmp	r4, #16
    9072:	4f38      	ldr	r7, [pc, #224]	; (9154 <_svfprintf_r+0xbe4>)
    9074:	f340 818b 	ble.w	938e <_svfprintf_r+0xe1e>
    9078:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    907c:	2610      	movs	r6, #16
    907e:	46aa      	mov	sl, r5
    9080:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    9084:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9086:	e003      	b.n	9090 <_svfprintf_r+0xb20>
    9088:	3c10      	subs	r4, #16
    908a:	2c10      	cmp	r4, #16
    908c:	f340 817c 	ble.w	9388 <_svfprintf_r+0xe18>
    9090:	605e      	str	r6, [r3, #4]
    9092:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9094:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9096:	3201      	adds	r2, #1
    9098:	601f      	str	r7, [r3, #0]
    909a:	3110      	adds	r1, #16
    909c:	2a07      	cmp	r2, #7
    909e:	9139      	str	r1, [sp, #228]	; 0xe4
    90a0:	f103 0308 	add.w	r3, r3, #8
    90a4:	9238      	str	r2, [sp, #224]	; 0xe0
    90a6:	ddef      	ble.n	9088 <_svfprintf_r+0xb18>
    90a8:	4628      	mov	r0, r5
    90aa:	4659      	mov	r1, fp
    90ac:	4642      	mov	r2, r8
    90ae:	f7ff f9d1 	bl	8454 <__sprint_r>
    90b2:	464b      	mov	r3, r9
    90b4:	2800      	cmp	r0, #0
    90b6:	d0e7      	beq.n	9088 <_svfprintf_r+0xb18>
    90b8:	f7ff bba8 	b.w	880c <_svfprintf_r+0x29c>
    90bc:	9816      	ldr	r0, [sp, #88]	; 0x58
    90be:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    90c2:	4603      	mov	r3, r0
    90c4:	9011      	str	r0, [sp, #68]	; 0x44
    90c6:	0931      	lsrs	r1, r6, #4
    90c8:	f006 020f 	and.w	r2, r6, #15
    90cc:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    90d0:	0938      	lsrs	r0, r7, #4
    90d2:	f81c 2002 	ldrb.w	r2, [ip, r2]
    90d6:	460e      	mov	r6, r1
    90d8:	4607      	mov	r7, r0
    90da:	ea56 0107 	orrs.w	r1, r6, r7
    90de:	f803 2d01 	strb.w	r2, [r3, #-1]!
    90e2:	d1f0      	bne.n	90c6 <_svfprintf_r+0xb56>
    90e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    90e6:	9311      	str	r3, [sp, #68]	; 0x44
    90e8:	1ad2      	subs	r2, r2, r3
    90ea:	920e      	str	r2, [sp, #56]	; 0x38
    90ec:	f7ff bbed 	b.w	88ca <_svfprintf_r+0x35a>
    90f0:	2300      	movs	r3, #0
    90f2:	2209      	movs	r2, #9
    90f4:	42b2      	cmp	r2, r6
    90f6:	eb73 0007 	sbcs.w	r0, r3, r7
    90fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    90fc:	bf3e      	ittt	cc
    90fe:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    9102:	46a0      	movcc	r8, r4
    9104:	461c      	movcc	r4, r3
    9106:	d21a      	bcs.n	913e <_svfprintf_r+0xbce>
    9108:	4630      	mov	r0, r6
    910a:	4639      	mov	r1, r7
    910c:	220a      	movs	r2, #10
    910e:	2300      	movs	r3, #0
    9110:	f009 f89a 	bl	12248 <__aeabi_uldivmod>
    9114:	4630      	mov	r0, r6
    9116:	4639      	mov	r1, r7
    9118:	2300      	movs	r3, #0
    911a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    911e:	220a      	movs	r2, #10
    9120:	f804 cd01 	strb.w	ip, [r4, #-1]!
    9124:	f009 f890 	bl	12248 <__aeabi_uldivmod>
    9128:	4606      	mov	r6, r0
    912a:	460f      	mov	r7, r1
    912c:	2009      	movs	r0, #9
    912e:	2100      	movs	r1, #0
    9130:	42b0      	cmp	r0, r6
    9132:	41b9      	sbcs	r1, r7
    9134:	d3e8      	bcc.n	9108 <_svfprintf_r+0xb98>
    9136:	4623      	mov	r3, r4
    9138:	4644      	mov	r4, r8
    913a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    913e:	1e5a      	subs	r2, r3, #1
    9140:	3630      	adds	r6, #48	; 0x30
    9142:	9211      	str	r2, [sp, #68]	; 0x44
    9144:	f803 6c01 	strb.w	r6, [r3, #-1]
    9148:	9b16      	ldr	r3, [sp, #88]	; 0x58
    914a:	1a9b      	subs	r3, r3, r2
    914c:	930e      	str	r3, [sp, #56]	; 0x38
    914e:	f7ff bbbc 	b.w	88ca <_svfprintf_r+0x35a>
    9152:	bf00      	nop
    9154:	00012e14 	.word	0x00012e14
    9158:	9809      	ldr	r0, [sp, #36]	; 0x24
    915a:	4659      	mov	r1, fp
    915c:	aa37      	add	r2, sp, #220	; 0xdc
    915e:	f7ff f979 	bl	8454 <__sprint_r>
    9162:	2800      	cmp	r0, #0
    9164:	f47f ab52 	bne.w	880c <_svfprintf_r+0x29c>
    9168:	464c      	mov	r4, r9
    916a:	f7ff bbff 	b.w	896c <_svfprintf_r+0x3fc>
    916e:	9818      	ldr	r0, [sp, #96]	; 0x60
    9170:	1e46      	subs	r6, r0, #1
    9172:	2e00      	cmp	r6, #0
    9174:	f77f ab08 	ble.w	8788 <_svfprintf_r+0x218>
    9178:	2e10      	cmp	r6, #16
    917a:	4f9c      	ldr	r7, [pc, #624]	; (93ec <_svfprintf_r+0xe7c>)
    917c:	bfc8      	it	gt
    917e:	f04f 0810 	movgt.w	r8, #16
    9182:	dc03      	bgt.n	918c <_svfprintf_r+0xc1c>
    9184:	e01b      	b.n	91be <_svfprintf_r+0xc4e>
    9186:	3e10      	subs	r6, #16
    9188:	2e10      	cmp	r6, #16
    918a:	dd18      	ble.n	91be <_svfprintf_r+0xc4e>
    918c:	f8c4 8004 	str.w	r8, [r4, #4]
    9190:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    9192:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9194:	3301      	adds	r3, #1
    9196:	6027      	str	r7, [r4, #0]
    9198:	3210      	adds	r2, #16
    919a:	2b07      	cmp	r3, #7
    919c:	9239      	str	r2, [sp, #228]	; 0xe4
    919e:	f104 0408 	add.w	r4, r4, #8
    91a2:	9338      	str	r3, [sp, #224]	; 0xe0
    91a4:	ddef      	ble.n	9186 <_svfprintf_r+0xc16>
    91a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    91a8:	4659      	mov	r1, fp
    91aa:	aa37      	add	r2, sp, #220	; 0xdc
    91ac:	464c      	mov	r4, r9
    91ae:	f7ff f951 	bl	8454 <__sprint_r>
    91b2:	2800      	cmp	r0, #0
    91b4:	f47f ab2a 	bne.w	880c <_svfprintf_r+0x29c>
    91b8:	3e10      	subs	r6, #16
    91ba:	2e10      	cmp	r6, #16
    91bc:	dce6      	bgt.n	918c <_svfprintf_r+0xc1c>
    91be:	6066      	str	r6, [r4, #4]
    91c0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    91c2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    91c4:	3301      	adds	r3, #1
    91c6:	6027      	str	r7, [r4, #0]
    91c8:	1992      	adds	r2, r2, r6
    91ca:	2b07      	cmp	r3, #7
    91cc:	9239      	str	r2, [sp, #228]	; 0xe4
    91ce:	9338      	str	r3, [sp, #224]	; 0xe0
    91d0:	f77f aad9 	ble.w	8786 <_svfprintf_r+0x216>
    91d4:	e706      	b.n	8fe4 <_svfprintf_r+0xa74>
    91d6:	9814      	ldr	r0, [sp, #80]	; 0x50
    91d8:	2130      	movs	r1, #48	; 0x30
    91da:	f04a 0a02 	orr.w	sl, sl, #2
    91de:	2201      	movs	r2, #1
    91e0:	2302      	movs	r3, #2
    91e2:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    91e6:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    91ea:	f7ff bb39 	b.w	8860 <_svfprintf_r+0x2f0>
    91ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    91f0:	1d13      	adds	r3, r2, #4
    91f2:	6816      	ldr	r6, [r2, #0]
    91f4:	930a      	str	r3, [sp, #40]	; 0x28
    91f6:	4636      	mov	r6, r6
    91f8:	ea4f 77e6 	mov.w	r7, r6, asr #31
    91fc:	2e00      	cmp	r6, #0
    91fe:	f177 0000 	sbcs.w	r0, r7, #0
    9202:	f6bf ac8a 	bge.w	8b1a <_svfprintf_r+0x5aa>
    9206:	4276      	negs	r6, r6
    9208:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    920c:	232d      	movs	r3, #45	; 0x2d
    920e:	ea56 0207 	orrs.w	r2, r6, r7
    9212:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    9216:	bf0c      	ite	eq
    9218:	2200      	moveq	r2, #0
    921a:	2201      	movne	r2, #1
    921c:	2301      	movs	r3, #1
    921e:	f7ff bb23 	b.w	8868 <_svfprintf_r+0x2f8>
    9222:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9224:	1d18      	adds	r0, r3, #4
    9226:	681e      	ldr	r6, [r3, #0]
    9228:	900a      	str	r0, [sp, #40]	; 0x28
    922a:	4636      	mov	r6, r6
    922c:	f04f 0700 	mov.w	r7, #0
    9230:	f7ff bb0c 	b.w	884c <_svfprintf_r+0x2dc>
    9234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9236:	1d13      	adds	r3, r2, #4
    9238:	6816      	ldr	r6, [r2, #0]
    923a:	930a      	str	r3, [sp, #40]	; 0x28
    923c:	2301      	movs	r3, #1
    923e:	1e32      	subs	r2, r6, #0
    9240:	bf18      	it	ne
    9242:	2201      	movne	r2, #1
    9244:	4636      	mov	r6, r6
    9246:	f04f 0700 	mov.w	r7, #0
    924a:	f7ff bb09 	b.w	8860 <_svfprintf_r+0x2f0>
    924e:	9809      	ldr	r0, [sp, #36]	; 0x24
    9250:	4659      	mov	r1, fp
    9252:	aa37      	add	r2, sp, #220	; 0xdc
    9254:	f7ff f8fe 	bl	8454 <__sprint_r>
    9258:	2800      	cmp	r0, #0
    925a:	f47f aad7 	bne.w	880c <_svfprintf_r+0x29c>
    925e:	464c      	mov	r4, r9
    9260:	f7ff ba79 	b.w	8756 <_svfprintf_r+0x1e6>
    9264:	9809      	ldr	r0, [sp, #36]	; 0x24
    9266:	4659      	mov	r1, fp
    9268:	aa37      	add	r2, sp, #220	; 0xdc
    926a:	f7ff f8f3 	bl	8454 <__sprint_r>
    926e:	2800      	cmp	r0, #0
    9270:	f47f aacc 	bne.w	880c <_svfprintf_r+0x29c>
    9274:	464c      	mov	r4, r9
    9276:	f7ff ba60 	b.w	873a <_svfprintf_r+0x1ca>
    927a:	2830      	cmp	r0, #48	; 0x30
    927c:	f000 8296 	beq.w	97ac <_svfprintf_r+0x123c>
    9280:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9282:	2330      	movs	r3, #48	; 0x30
    9284:	f802 3d01 	strb.w	r3, [r2, #-1]!
    9288:	9b16      	ldr	r3, [sp, #88]	; 0x58
    928a:	9211      	str	r2, [sp, #68]	; 0x44
    928c:	1a9b      	subs	r3, r3, r2
    928e:	930e      	str	r3, [sp, #56]	; 0x38
    9290:	f7ff bb1b 	b.w	88ca <_svfprintf_r+0x35a>
    9294:	9809      	ldr	r0, [sp, #36]	; 0x24
    9296:	4659      	mov	r1, fp
    9298:	aa37      	add	r2, sp, #220	; 0xdc
    929a:	f7ff f8db 	bl	8454 <__sprint_r>
    929e:	2800      	cmp	r0, #0
    92a0:	f47f aab4 	bne.w	880c <_svfprintf_r+0x29c>
    92a4:	464c      	mov	r4, r9
    92a6:	f7ff bb87 	b.w	89b8 <_svfprintf_r+0x448>
    92aa:	605e      	str	r6, [r3, #4]
    92ac:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    92ae:	9939      	ldr	r1, [sp, #228]	; 0xe4
    92b0:	3201      	adds	r2, #1
    92b2:	601f      	str	r7, [r3, #0]
    92b4:	1989      	adds	r1, r1, r6
    92b6:	2a07      	cmp	r2, #7
    92b8:	9139      	str	r1, [sp, #228]	; 0xe4
    92ba:	9238      	str	r2, [sp, #224]	; 0xe0
    92bc:	f73f abc1 	bgt.w	8a42 <_svfprintf_r+0x4d2>
    92c0:	3308      	adds	r3, #8
    92c2:	f7ff ba71 	b.w	87a8 <_svfprintf_r+0x238>
    92c6:	990a      	ldr	r1, [sp, #40]	; 0x28
    92c8:	462b      	mov	r3, r5
    92ca:	782a      	ldrb	r2, [r5, #0]
    92cc:	910a      	str	r1, [sp, #40]	; 0x28
    92ce:	f7ff b9b8 	b.w	8642 <_svfprintf_r+0xd2>
    92d2:	f01a 0f10 	tst.w	sl, #16
    92d6:	f000 81cd 	beq.w	9674 <_svfprintf_r+0x1104>
    92da:	980a      	ldr	r0, [sp, #40]	; 0x28
    92dc:	990d      	ldr	r1, [sp, #52]	; 0x34
    92de:	f100 0a04 	add.w	sl, r0, #4
    92e2:	6803      	ldr	r3, [r0, #0]
    92e4:	6019      	str	r1, [r3, #0]
    92e6:	f7ff b96d 	b.w	85c4 <_svfprintf_r+0x54>
    92ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    92ec:	1dd3      	adds	r3, r2, #7
    92ee:	f023 0307 	bic.w	r3, r3, #7
    92f2:	f103 0008 	add.w	r0, r3, #8
    92f6:	900a      	str	r0, [sp, #40]	; 0x28
    92f8:	685e      	ldr	r6, [r3, #4]
    92fa:	681f      	ldr	r7, [r3, #0]
    92fc:	9619      	str	r6, [sp, #100]	; 0x64
    92fe:	9710      	str	r7, [sp, #64]	; 0x40
    9300:	e43f      	b.n	8b82 <_svfprintf_r+0x612>
    9302:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    9306:	f000 81a9 	beq.w	965c <_svfprintf_r+0x10ec>
    930a:	990a      	ldr	r1, [sp, #40]	; 0x28
    930c:	4613      	mov	r3, r2
    930e:	1d0a      	adds	r2, r1, #4
    9310:	920a      	str	r2, [sp, #40]	; 0x28
    9312:	880e      	ldrh	r6, [r1, #0]
    9314:	1e32      	subs	r2, r6, #0
    9316:	bf18      	it	ne
    9318:	2201      	movne	r2, #1
    931a:	4636      	mov	r6, r6
    931c:	f04f 0700 	mov.w	r7, #0
    9320:	f7ff ba9e 	b.w	8860 <_svfprintf_r+0x2f0>
    9324:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9326:	6063      	str	r3, [r4, #4]
    9328:	9938      	ldr	r1, [sp, #224]	; 0xe0
    932a:	6022      	str	r2, [r4, #0]
    932c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    932e:	3101      	adds	r1, #1
    9330:	9138      	str	r1, [sp, #224]	; 0xe0
    9332:	18d3      	adds	r3, r2, r3
    9334:	2907      	cmp	r1, #7
    9336:	9339      	str	r3, [sp, #228]	; 0xe4
    9338:	f300 8262 	bgt.w	9800 <_svfprintf_r+0x1290>
    933c:	3408      	adds	r4, #8
    933e:	2301      	movs	r3, #1
    9340:	9e42      	ldr	r6, [sp, #264]	; 0x108
    9342:	6063      	str	r3, [r4, #4]
    9344:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    9346:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9348:	3301      	adds	r3, #1
    934a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    934c:	3201      	adds	r2, #1
    934e:	2b07      	cmp	r3, #7
    9350:	9338      	str	r3, [sp, #224]	; 0xe0
    9352:	bfd8      	it	le
    9354:	f104 0308 	addle.w	r3, r4, #8
    9358:	6020      	str	r0, [r4, #0]
    935a:	9239      	str	r2, [sp, #228]	; 0xe4
    935c:	f300 8246 	bgt.w	97ec <_svfprintf_r+0x127c>
    9360:	9a42      	ldr	r2, [sp, #264]	; 0x108
    9362:	9911      	ldr	r1, [sp, #68]	; 0x44
    9364:	9818      	ldr	r0, [sp, #96]	; 0x60
    9366:	198e      	adds	r6, r1, r6
    9368:	601e      	str	r6, [r3, #0]
    936a:	1a81      	subs	r1, r0, r2
    936c:	6059      	str	r1, [r3, #4]
    936e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9370:	1a8a      	subs	r2, r1, r2
    9372:	9938      	ldr	r1, [sp, #224]	; 0xe0
    9374:	1812      	adds	r2, r2, r0
    9376:	9239      	str	r2, [sp, #228]	; 0xe4
    9378:	3101      	adds	r1, #1
    937a:	9138      	str	r1, [sp, #224]	; 0xe0
    937c:	2907      	cmp	r1, #7
    937e:	f73f ab60 	bgt.w	8a42 <_svfprintf_r+0x4d2>
    9382:	3308      	adds	r3, #8
    9384:	f7ff ba10 	b.w	87a8 <_svfprintf_r+0x238>
    9388:	4655      	mov	r5, sl
    938a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    938e:	605c      	str	r4, [r3, #4]
    9390:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9392:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9394:	3201      	adds	r2, #1
    9396:	601f      	str	r7, [r3, #0]
    9398:	1909      	adds	r1, r1, r4
    939a:	2a07      	cmp	r2, #7
    939c:	9139      	str	r1, [sp, #228]	; 0xe4
    939e:	9238      	str	r2, [sp, #224]	; 0xe0
    93a0:	f300 827f 	bgt.w	98a2 <_svfprintf_r+0x1332>
    93a4:	3308      	adds	r3, #8
    93a6:	f01a 0f01 	tst.w	sl, #1
    93aa:	f43f a9fd 	beq.w	87a8 <_svfprintf_r+0x238>
    93ae:	991b      	ldr	r1, [sp, #108]	; 0x6c
    93b0:	2201      	movs	r2, #1
    93b2:	605a      	str	r2, [r3, #4]
    93b4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    93b6:	6019      	str	r1, [r3, #0]
    93b8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    93ba:	3201      	adds	r2, #1
    93bc:	9238      	str	r2, [sp, #224]	; 0xe0
    93be:	3101      	adds	r1, #1
    93c0:	2a07      	cmp	r2, #7
    93c2:	9139      	str	r1, [sp, #228]	; 0xe4
    93c4:	f73f ab3d 	bgt.w	8a42 <_svfprintf_r+0x4d2>
    93c8:	3308      	adds	r3, #8
    93ca:	f7ff b9ed 	b.w	87a8 <_svfprintf_r+0x238>
    93ce:	232d      	movs	r3, #45	; 0x2d
    93d0:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    93d4:	f7ff bbe8 	b.w	8ba8 <_svfprintf_r+0x638>
    93d8:	9809      	ldr	r0, [sp, #36]	; 0x24
    93da:	4659      	mov	r1, fp
    93dc:	aa37      	add	r2, sp, #220	; 0xdc
    93de:	f7ff f839 	bl	8454 <__sprint_r>
    93e2:	2800      	cmp	r0, #0
    93e4:	f47f aa12 	bne.w	880c <_svfprintf_r+0x29c>
    93e8:	464b      	mov	r3, r9
    93ea:	e556      	b.n	8e9a <_svfprintf_r+0x92a>
    93ec:	00012e14 	.word	0x00012e14
    93f0:	2301      	movs	r3, #1
    93f2:	6063      	str	r3, [r4, #4]
    93f4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    93f6:	f642 6364 	movw	r3, #11876	; 0x2e64
    93fa:	f2c0 0301 	movt	r3, #1
    93fe:	6023      	str	r3, [r4, #0]
    9400:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    9402:	3201      	adds	r2, #1
    9404:	9238      	str	r2, [sp, #224]	; 0xe0
    9406:	3301      	adds	r3, #1
    9408:	2a07      	cmp	r2, #7
    940a:	9339      	str	r3, [sp, #228]	; 0xe4
    940c:	bfd8      	it	le
    940e:	f104 0308 	addle.w	r3, r4, #8
    9412:	f300 8173 	bgt.w	96fc <_svfprintf_r+0x118c>
    9416:	9a42      	ldr	r2, [sp, #264]	; 0x108
    9418:	b92a      	cbnz	r2, 9426 <_svfprintf_r+0xeb6>
    941a:	9818      	ldr	r0, [sp, #96]	; 0x60
    941c:	b918      	cbnz	r0, 9426 <_svfprintf_r+0xeb6>
    941e:	f01a 0f01 	tst.w	sl, #1
    9422:	f43f a9c1 	beq.w	87a8 <_svfprintf_r+0x238>
    9426:	991b      	ldr	r1, [sp, #108]	; 0x6c
    9428:	2201      	movs	r2, #1
    942a:	605a      	str	r2, [r3, #4]
    942c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    942e:	6019      	str	r1, [r3, #0]
    9430:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9432:	3201      	adds	r2, #1
    9434:	9238      	str	r2, [sp, #224]	; 0xe0
    9436:	3101      	adds	r1, #1
    9438:	2a07      	cmp	r2, #7
    943a:	9139      	str	r1, [sp, #228]	; 0xe4
    943c:	f300 8168 	bgt.w	9710 <_svfprintf_r+0x11a0>
    9440:	3308      	adds	r3, #8
    9442:	9c42      	ldr	r4, [sp, #264]	; 0x108
    9444:	4264      	negs	r4, r4
    9446:	2c00      	cmp	r4, #0
    9448:	f340 8187 	ble.w	975a <_svfprintf_r+0x11ea>
    944c:	2c10      	cmp	r4, #16
    944e:	4f9e      	ldr	r7, [pc, #632]	; (96c8 <_svfprintf_r+0x1158>)
    9450:	f340 81a0 	ble.w	9794 <_svfprintf_r+0x1224>
    9454:	2610      	movs	r6, #16
    9456:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    945a:	e003      	b.n	9464 <_svfprintf_r+0xef4>
    945c:	3c10      	subs	r4, #16
    945e:	2c10      	cmp	r4, #16
    9460:	f340 8198 	ble.w	9794 <_svfprintf_r+0x1224>
    9464:	605e      	str	r6, [r3, #4]
    9466:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9468:	9939      	ldr	r1, [sp, #228]	; 0xe4
    946a:	3201      	adds	r2, #1
    946c:	601f      	str	r7, [r3, #0]
    946e:	3110      	adds	r1, #16
    9470:	2a07      	cmp	r2, #7
    9472:	9139      	str	r1, [sp, #228]	; 0xe4
    9474:	f103 0308 	add.w	r3, r3, #8
    9478:	9238      	str	r2, [sp, #224]	; 0xe0
    947a:	ddef      	ble.n	945c <_svfprintf_r+0xeec>
    947c:	9809      	ldr	r0, [sp, #36]	; 0x24
    947e:	4659      	mov	r1, fp
    9480:	4642      	mov	r2, r8
    9482:	f7fe ffe7 	bl	8454 <__sprint_r>
    9486:	464b      	mov	r3, r9
    9488:	2800      	cmp	r0, #0
    948a:	d0e7      	beq.n	945c <_svfprintf_r+0xeec>
    948c:	f7ff b9be 	b.w	880c <_svfprintf_r+0x29c>
    9490:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    9492:	465e      	mov	r6, fp
    9494:	2b00      	cmp	r3, #0
    9496:	f43f a9ba 	beq.w	880e <_svfprintf_r+0x29e>
    949a:	9809      	ldr	r0, [sp, #36]	; 0x24
    949c:	4659      	mov	r1, fp
    949e:	aa37      	add	r2, sp, #220	; 0xdc
    94a0:	f7fe ffd8 	bl	8454 <__sprint_r>
    94a4:	f7ff b9b3 	b.w	880e <_svfprintf_r+0x29e>
    94a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    94aa:	f04a 0a20 	orr.w	sl, sl, #32
    94ae:	786a      	ldrb	r2, [r5, #1]
    94b0:	1c6b      	adds	r3, r5, #1
    94b2:	910a      	str	r1, [sp, #40]	; 0x28
    94b4:	f7ff b8c5 	b.w	8642 <_svfprintf_r+0xd2>
    94b8:	4638      	mov	r0, r7
    94ba:	4631      	mov	r1, r6
    94bc:	9308      	str	r3, [sp, #32]
    94be:	f006 f9fb 	bl	f8b8 <__isnand>
    94c2:	9b08      	ldr	r3, [sp, #32]
    94c4:	2800      	cmp	r0, #0
    94c6:	f040 8101 	bne.w	96cc <_svfprintf_r+0x115c>
    94ca:	f1b8 3fff 	cmp.w	r8, #4294967295
    94ce:	bf08      	it	eq
    94d0:	f108 0807 	addeq.w	r8, r8, #7
    94d4:	d00e      	beq.n	94f4 <_svfprintf_r+0xf84>
    94d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    94d8:	2a67      	cmp	r2, #103	; 0x67
    94da:	bf14      	ite	ne
    94dc:	2300      	movne	r3, #0
    94de:	2301      	moveq	r3, #1
    94e0:	2a47      	cmp	r2, #71	; 0x47
    94e2:	bf08      	it	eq
    94e4:	f043 0301 	orreq.w	r3, r3, #1
    94e8:	b123      	cbz	r3, 94f4 <_svfprintf_r+0xf84>
    94ea:	f1b8 0f00 	cmp.w	r8, #0
    94ee:	bf08      	it	eq
    94f0:	f04f 0801 	moveq.w	r8, #1
    94f4:	4633      	mov	r3, r6
    94f6:	463a      	mov	r2, r7
    94f8:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    94fc:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    9500:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    9502:	2b00      	cmp	r3, #0
    9504:	f2c0 820a 	blt.w	991c <_svfprintf_r+0x13ac>
    9508:	2300      	movs	r3, #0
    950a:	9315      	str	r3, [sp, #84]	; 0x54
    950c:	9914      	ldr	r1, [sp, #80]	; 0x50
    950e:	2966      	cmp	r1, #102	; 0x66
    9510:	bf14      	ite	ne
    9512:	2300      	movne	r3, #0
    9514:	2301      	moveq	r3, #1
    9516:	2946      	cmp	r1, #70	; 0x46
    9518:	bf08      	it	eq
    951a:	f043 0301 	orreq.w	r3, r3, #1
    951e:	9312      	str	r3, [sp, #72]	; 0x48
    9520:	2b00      	cmp	r3, #0
    9522:	f000 818a 	beq.w	983a <_svfprintf_r+0x12ca>
    9526:	2303      	movs	r3, #3
    9528:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    952c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    952e:	970e      	str	r7, [sp, #56]	; 0x38
    9530:	960f      	str	r6, [sp, #60]	; 0x3c
    9532:	9300      	str	r3, [sp, #0]
    9534:	9809      	ldr	r0, [sp, #36]	; 0x24
    9536:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    953a:	9101      	str	r1, [sp, #4]
    953c:	a942      	add	r1, sp, #264	; 0x108
    953e:	9102      	str	r1, [sp, #8]
    9540:	a941      	add	r1, sp, #260	; 0x104
    9542:	9103      	str	r1, [sp, #12]
    9544:	a940      	add	r1, sp, #256	; 0x100
    9546:	9104      	str	r1, [sp, #16]
    9548:	f003 f966 	bl	c818 <_dtoa_r>
    954c:	9a14      	ldr	r2, [sp, #80]	; 0x50
    954e:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    9552:	bf18      	it	ne
    9554:	2301      	movne	r3, #1
    9556:	2a47      	cmp	r2, #71	; 0x47
    9558:	bf0c      	ite	eq
    955a:	2300      	moveq	r3, #0
    955c:	f003 0301 	andne.w	r3, r3, #1
    9560:	9011      	str	r0, [sp, #68]	; 0x44
    9562:	b92b      	cbnz	r3, 9570 <_svfprintf_r+0x1000>
    9564:	f01a 0f01 	tst.w	sl, #1
    9568:	bf08      	it	eq
    956a:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    956e:	d01a      	beq.n	95a6 <_svfprintf_r+0x1036>
    9570:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9572:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9574:	9912      	ldr	r1, [sp, #72]	; 0x48
    9576:	eb03 0c00 	add.w	ip, r3, r0
    957a:	b129      	cbz	r1, 9588 <_svfprintf_r+0x1018>
    957c:	781b      	ldrb	r3, [r3, #0]
    957e:	2b30      	cmp	r3, #48	; 0x30
    9580:	f000 80d0 	beq.w	9724 <_svfprintf_r+0x11b4>
    9584:	9b42      	ldr	r3, [sp, #264]	; 0x108
    9586:	449c      	add	ip, r3
    9588:	4638      	mov	r0, r7
    958a:	2200      	movs	r2, #0
    958c:	2300      	movs	r3, #0
    958e:	4631      	mov	r1, r6
    9590:	f8cd c020 	str.w	ip, [sp, #32]
    9594:	f008 fd40 	bl	12018 <__aeabi_dcmpeq>
    9598:	f8dd c020 	ldr.w	ip, [sp, #32]
    959c:	2800      	cmp	r0, #0
    959e:	f000 8173 	beq.w	9888 <_svfprintf_r+0x1318>
    95a2:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    95a6:	9814      	ldr	r0, [sp, #80]	; 0x50
    95a8:	9911      	ldr	r1, [sp, #68]	; 0x44
    95aa:	2867      	cmp	r0, #103	; 0x67
    95ac:	bf14      	ite	ne
    95ae:	2300      	movne	r3, #0
    95b0:	2301      	moveq	r3, #1
    95b2:	2847      	cmp	r0, #71	; 0x47
    95b4:	bf08      	it	eq
    95b6:	f043 0301 	orreq.w	r3, r3, #1
    95ba:	ebc1 010c 	rsb	r1, r1, ip
    95be:	9118      	str	r1, [sp, #96]	; 0x60
    95c0:	2b00      	cmp	r3, #0
    95c2:	f000 814a 	beq.w	985a <_svfprintf_r+0x12ea>
    95c6:	9a42      	ldr	r2, [sp, #264]	; 0x108
    95c8:	f112 0f03 	cmn.w	r2, #3
    95cc:	920e      	str	r2, [sp, #56]	; 0x38
    95ce:	db02      	blt.n	95d6 <_svfprintf_r+0x1066>
    95d0:	4590      	cmp	r8, r2
    95d2:	f280 814b 	bge.w	986c <_svfprintf_r+0x12fc>
    95d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    95d8:	3b02      	subs	r3, #2
    95da:	9314      	str	r3, [sp, #80]	; 0x50
    95dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    95de:	9814      	ldr	r0, [sp, #80]	; 0x50
    95e0:	1e53      	subs	r3, r2, #1
    95e2:	9342      	str	r3, [sp, #264]	; 0x108
    95e4:	2b00      	cmp	r3, #0
    95e6:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    95ea:	f2c0 81d1 	blt.w	9990 <_svfprintf_r+0x1420>
    95ee:	222b      	movs	r2, #43	; 0x2b
    95f0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    95f4:	2b09      	cmp	r3, #9
    95f6:	f300 8162 	bgt.w	98be <_svfprintf_r+0x134e>
    95fa:	a93f      	add	r1, sp, #252	; 0xfc
    95fc:	3330      	adds	r3, #48	; 0x30
    95fe:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    9602:	2330      	movs	r3, #48	; 0x30
    9604:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    9608:	ab3e      	add	r3, sp, #248	; 0xf8
    960a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    960c:	1acb      	subs	r3, r1, r3
    960e:	9918      	ldr	r1, [sp, #96]	; 0x60
    9610:	931a      	str	r3, [sp, #104]	; 0x68
    9612:	1859      	adds	r1, r3, r1
    9614:	2a01      	cmp	r2, #1
    9616:	910e      	str	r1, [sp, #56]	; 0x38
    9618:	f340 81cc 	ble.w	99b4 <_svfprintf_r+0x1444>
    961c:	980e      	ldr	r0, [sp, #56]	; 0x38
    961e:	3001      	adds	r0, #1
    9620:	900e      	str	r0, [sp, #56]	; 0x38
    9622:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    9626:	910b      	str	r1, [sp, #44]	; 0x2c
    9628:	9b15      	ldr	r3, [sp, #84]	; 0x54
    962a:	2b00      	cmp	r3, #0
    962c:	f000 80fd 	beq.w	982a <_svfprintf_r+0x12ba>
    9630:	232d      	movs	r3, #45	; 0x2d
    9632:	2000      	movs	r0, #0
    9634:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    9638:	9015      	str	r0, [sp, #84]	; 0x54
    963a:	f7ff b950 	b.w	88de <_svfprintf_r+0x36e>
    963e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9640:	425b      	negs	r3, r3
    9642:	930c      	str	r3, [sp, #48]	; 0x30
    9644:	f7ff bace 	b.w	8be4 <_svfprintf_r+0x674>
    9648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    964a:	2000      	movs	r0, #0
    964c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9650:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    9654:	9015      	str	r0, [sp, #84]	; 0x54
    9656:	920b      	str	r2, [sp, #44]	; 0x2c
    9658:	f7ff b940 	b.w	88dc <_svfprintf_r+0x36c>
    965c:	980a      	ldr	r0, [sp, #40]	; 0x28
    965e:	1d01      	adds	r1, r0, #4
    9660:	910a      	str	r1, [sp, #40]	; 0x28
    9662:	6806      	ldr	r6, [r0, #0]
    9664:	1e32      	subs	r2, r6, #0
    9666:	bf18      	it	ne
    9668:	2201      	movne	r2, #1
    966a:	4636      	mov	r6, r6
    966c:	f04f 0700 	mov.w	r7, #0
    9670:	f7ff b8f6 	b.w	8860 <_svfprintf_r+0x2f0>
    9674:	f01a 0f40 	tst.w	sl, #64	; 0x40
    9678:	bf17      	itett	ne
    967a:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    967c:	990a      	ldreq	r1, [sp, #40]	; 0x28
    967e:	980d      	ldrne	r0, [sp, #52]	; 0x34
    9680:	f102 0a04 	addne.w	sl, r2, #4
    9684:	bf11      	iteee	ne
    9686:	6813      	ldrne	r3, [r2, #0]
    9688:	f101 0a04 	addeq.w	sl, r1, #4
    968c:	680b      	ldreq	r3, [r1, #0]
    968e:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    9690:	bf14      	ite	ne
    9692:	8018      	strhne	r0, [r3, #0]
    9694:	601a      	streq	r2, [r3, #0]
    9696:	f7fe bf95 	b.w	85c4 <_svfprintf_r+0x54>
    969a:	9809      	ldr	r0, [sp, #36]	; 0x24
    969c:	4659      	mov	r1, fp
    969e:	aa37      	add	r2, sp, #220	; 0xdc
    96a0:	f7fe fed8 	bl	8454 <__sprint_r>
    96a4:	2800      	cmp	r0, #0
    96a6:	f47f a8b1 	bne.w	880c <_svfprintf_r+0x29c>
    96aa:	464b      	mov	r3, r9
    96ac:	e40b      	b.n	8ec6 <_svfprintf_r+0x956>
    96ae:	9809      	ldr	r0, [sp, #36]	; 0x24
    96b0:	2140      	movs	r1, #64	; 0x40
    96b2:	f004 fd81 	bl	e1b8 <_malloc_r>
    96b6:	6030      	str	r0, [r6, #0]
    96b8:	6130      	str	r0, [r6, #16]
    96ba:	2800      	cmp	r0, #0
    96bc:	f000 818d 	beq.w	99da <_svfprintf_r+0x146a>
    96c0:	2340      	movs	r3, #64	; 0x40
    96c2:	6173      	str	r3, [r6, #20]
    96c4:	f7fe bf67 	b.w	8596 <_svfprintf_r+0x26>
    96c8:	00012e14 	.word	0x00012e14
    96cc:	2003      	movs	r0, #3
    96ce:	f642 6244 	movw	r2, #11844	; 0x2e44
    96d2:	f642 6140 	movw	r1, #11840	; 0x2e40
    96d6:	900b      	str	r0, [sp, #44]	; 0x2c
    96d8:	9814      	ldr	r0, [sp, #80]	; 0x50
    96da:	f2c0 0101 	movt	r1, #1
    96de:	f2c0 0201 	movt	r2, #1
    96e2:	9315      	str	r3, [sp, #84]	; 0x54
    96e4:	2847      	cmp	r0, #71	; 0x47
    96e6:	bfd8      	it	le
    96e8:	460a      	movle	r2, r1
    96ea:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    96ee:	2103      	movs	r1, #3
    96f0:	9211      	str	r2, [sp, #68]	; 0x44
    96f2:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    96f6:	910e      	str	r1, [sp, #56]	; 0x38
    96f8:	f7ff b8f0 	b.w	88dc <_svfprintf_r+0x36c>
    96fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    96fe:	4659      	mov	r1, fp
    9700:	aa37      	add	r2, sp, #220	; 0xdc
    9702:	f7fe fea7 	bl	8454 <__sprint_r>
    9706:	2800      	cmp	r0, #0
    9708:	f47f a880 	bne.w	880c <_svfprintf_r+0x29c>
    970c:	464b      	mov	r3, r9
    970e:	e682      	b.n	9416 <_svfprintf_r+0xea6>
    9710:	9809      	ldr	r0, [sp, #36]	; 0x24
    9712:	4659      	mov	r1, fp
    9714:	aa37      	add	r2, sp, #220	; 0xdc
    9716:	f7fe fe9d 	bl	8454 <__sprint_r>
    971a:	2800      	cmp	r0, #0
    971c:	f47f a876 	bne.w	880c <_svfprintf_r+0x29c>
    9720:	464b      	mov	r3, r9
    9722:	e68e      	b.n	9442 <_svfprintf_r+0xed2>
    9724:	4638      	mov	r0, r7
    9726:	2200      	movs	r2, #0
    9728:	2300      	movs	r3, #0
    972a:	4631      	mov	r1, r6
    972c:	f8cd c020 	str.w	ip, [sp, #32]
    9730:	f008 fc72 	bl	12018 <__aeabi_dcmpeq>
    9734:	f8dd c020 	ldr.w	ip, [sp, #32]
    9738:	2800      	cmp	r0, #0
    973a:	f47f af23 	bne.w	9584 <_svfprintf_r+0x1014>
    973e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9740:	f1c2 0301 	rsb	r3, r2, #1
    9744:	9342      	str	r3, [sp, #264]	; 0x108
    9746:	e71e      	b.n	9586 <_svfprintf_r+0x1016>
    9748:	9809      	ldr	r0, [sp, #36]	; 0x24
    974a:	4659      	mov	r1, fp
    974c:	aa37      	add	r2, sp, #220	; 0xdc
    974e:	f7fe fe81 	bl	8454 <__sprint_r>
    9752:	2800      	cmp	r0, #0
    9754:	f47f a85a 	bne.w	880c <_svfprintf_r+0x29c>
    9758:	464b      	mov	r3, r9
    975a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    975c:	9811      	ldr	r0, [sp, #68]	; 0x44
    975e:	605a      	str	r2, [r3, #4]
    9760:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9762:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9764:	6018      	str	r0, [r3, #0]
    9766:	3201      	adds	r2, #1
    9768:	9818      	ldr	r0, [sp, #96]	; 0x60
    976a:	9238      	str	r2, [sp, #224]	; 0xe0
    976c:	1809      	adds	r1, r1, r0
    976e:	2a07      	cmp	r2, #7
    9770:	9139      	str	r1, [sp, #228]	; 0xe4
    9772:	f73f a966 	bgt.w	8a42 <_svfprintf_r+0x4d2>
    9776:	3308      	adds	r3, #8
    9778:	f7ff b816 	b.w	87a8 <_svfprintf_r+0x238>
    977c:	2100      	movs	r1, #0
    977e:	9115      	str	r1, [sp, #84]	; 0x54
    9780:	f7fe fde4 	bl	834c <strlen>
    9784:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9788:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    978c:	900e      	str	r0, [sp, #56]	; 0x38
    978e:	920b      	str	r2, [sp, #44]	; 0x2c
    9790:	f7ff b8a4 	b.w	88dc <_svfprintf_r+0x36c>
    9794:	605c      	str	r4, [r3, #4]
    9796:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9798:	601f      	str	r7, [r3, #0]
    979a:	1c51      	adds	r1, r2, #1
    979c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    979e:	9138      	str	r1, [sp, #224]	; 0xe0
    97a0:	1912      	adds	r2, r2, r4
    97a2:	2907      	cmp	r1, #7
    97a4:	9239      	str	r2, [sp, #228]	; 0xe4
    97a6:	dccf      	bgt.n	9748 <_svfprintf_r+0x11d8>
    97a8:	3308      	adds	r3, #8
    97aa:	e7d6      	b.n	975a <_svfprintf_r+0x11ea>
    97ac:	9916      	ldr	r1, [sp, #88]	; 0x58
    97ae:	9811      	ldr	r0, [sp, #68]	; 0x44
    97b0:	1a08      	subs	r0, r1, r0
    97b2:	900e      	str	r0, [sp, #56]	; 0x38
    97b4:	f7ff b889 	b.w	88ca <_svfprintf_r+0x35a>
    97b8:	f1b8 0f06 	cmp.w	r8, #6
    97bc:	bf34      	ite	cc
    97be:	4641      	movcc	r1, r8
    97c0:	2106      	movcs	r1, #6
    97c2:	f642 625c 	movw	r2, #11868	; 0x2e5c
    97c6:	f2c0 0201 	movt	r2, #1
    97ca:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    97ce:	910e      	str	r1, [sp, #56]	; 0x38
    97d0:	9211      	str	r2, [sp, #68]	; 0x44
    97d2:	930b      	str	r3, [sp, #44]	; 0x2c
    97d4:	f7ff b963 	b.w	8a9e <_svfprintf_r+0x52e>
    97d8:	9809      	ldr	r0, [sp, #36]	; 0x24
    97da:	4659      	mov	r1, fp
    97dc:	aa37      	add	r2, sp, #220	; 0xdc
    97de:	f7fe fe39 	bl	8454 <__sprint_r>
    97e2:	2800      	cmp	r0, #0
    97e4:	f47f a812 	bne.w	880c <_svfprintf_r+0x29c>
    97e8:	464b      	mov	r3, r9
    97ea:	e43b      	b.n	9064 <_svfprintf_r+0xaf4>
    97ec:	9809      	ldr	r0, [sp, #36]	; 0x24
    97ee:	4659      	mov	r1, fp
    97f0:	aa37      	add	r2, sp, #220	; 0xdc
    97f2:	f7fe fe2f 	bl	8454 <__sprint_r>
    97f6:	2800      	cmp	r0, #0
    97f8:	f47f a808 	bne.w	880c <_svfprintf_r+0x29c>
    97fc:	464b      	mov	r3, r9
    97fe:	e5af      	b.n	9360 <_svfprintf_r+0xdf0>
    9800:	9809      	ldr	r0, [sp, #36]	; 0x24
    9802:	4659      	mov	r1, fp
    9804:	aa37      	add	r2, sp, #220	; 0xdc
    9806:	f7fe fe25 	bl	8454 <__sprint_r>
    980a:	2800      	cmp	r0, #0
    980c:	f47e affe 	bne.w	880c <_svfprintf_r+0x29c>
    9810:	464c      	mov	r4, r9
    9812:	e594      	b.n	933e <_svfprintf_r+0xdce>
    9814:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    9818:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    981c:	9015      	str	r0, [sp, #84]	; 0x54
    981e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    9822:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9826:	f7ff b859 	b.w	88dc <_svfprintf_r+0x36c>
    982a:	980e      	ldr	r0, [sp, #56]	; 0x38
    982c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9830:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    9834:	900b      	str	r0, [sp, #44]	; 0x2c
    9836:	f7ff b851 	b.w	88dc <_svfprintf_r+0x36c>
    983a:	9a14      	ldr	r2, [sp, #80]	; 0x50
    983c:	2a65      	cmp	r2, #101	; 0x65
    983e:	bf14      	ite	ne
    9840:	2300      	movne	r3, #0
    9842:	2301      	moveq	r3, #1
    9844:	2a45      	cmp	r2, #69	; 0x45
    9846:	bf08      	it	eq
    9848:	f043 0301 	orreq.w	r3, r3, #1
    984c:	2b00      	cmp	r3, #0
    984e:	d032      	beq.n	98b6 <_svfprintf_r+0x1346>
    9850:	f108 0301 	add.w	r3, r8, #1
    9854:	930b      	str	r3, [sp, #44]	; 0x2c
    9856:	2302      	movs	r3, #2
    9858:	e668      	b.n	952c <_svfprintf_r+0xfbc>
    985a:	9814      	ldr	r0, [sp, #80]	; 0x50
    985c:	2865      	cmp	r0, #101	; 0x65
    985e:	dd62      	ble.n	9926 <_svfprintf_r+0x13b6>
    9860:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9862:	2a66      	cmp	r2, #102	; 0x66
    9864:	bf1c      	itt	ne
    9866:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    9868:	930e      	strne	r3, [sp, #56]	; 0x38
    986a:	d06f      	beq.n	994c <_svfprintf_r+0x13dc>
    986c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    986e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9870:	429a      	cmp	r2, r3
    9872:	dc5b      	bgt.n	992c <_svfprintf_r+0x13bc>
    9874:	f01a 0f01 	tst.w	sl, #1
    9878:	f040 8081 	bne.w	997e <_svfprintf_r+0x140e>
    987c:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    9880:	2167      	movs	r1, #103	; 0x67
    9882:	900b      	str	r0, [sp, #44]	; 0x2c
    9884:	9114      	str	r1, [sp, #80]	; 0x50
    9886:	e6cf      	b.n	9628 <_svfprintf_r+0x10b8>
    9888:	9b40      	ldr	r3, [sp, #256]	; 0x100
    988a:	459c      	cmp	ip, r3
    988c:	bf98      	it	ls
    988e:	469c      	movls	ip, r3
    9890:	f67f ae89 	bls.w	95a6 <_svfprintf_r+0x1036>
    9894:	2230      	movs	r2, #48	; 0x30
    9896:	f803 2b01 	strb.w	r2, [r3], #1
    989a:	459c      	cmp	ip, r3
    989c:	9340      	str	r3, [sp, #256]	; 0x100
    989e:	d8fa      	bhi.n	9896 <_svfprintf_r+0x1326>
    98a0:	e681      	b.n	95a6 <_svfprintf_r+0x1036>
    98a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    98a4:	4659      	mov	r1, fp
    98a6:	aa37      	add	r2, sp, #220	; 0xdc
    98a8:	f7fe fdd4 	bl	8454 <__sprint_r>
    98ac:	2800      	cmp	r0, #0
    98ae:	f47e afad 	bne.w	880c <_svfprintf_r+0x29c>
    98b2:	464b      	mov	r3, r9
    98b4:	e577      	b.n	93a6 <_svfprintf_r+0xe36>
    98b6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    98ba:	3302      	adds	r3, #2
    98bc:	e636      	b.n	952c <_svfprintf_r+0xfbc>
    98be:	f246 6c67 	movw	ip, #26215	; 0x6667
    98c2:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    98c6:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    98ca:	fb8c 2103 	smull	r2, r1, ip, r3
    98ce:	17da      	asrs	r2, r3, #31
    98d0:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    98d4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    98d8:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    98dc:	4613      	mov	r3, r2
    98de:	3130      	adds	r1, #48	; 0x30
    98e0:	2a09      	cmp	r2, #9
    98e2:	f800 1d01 	strb.w	r1, [r0, #-1]!
    98e6:	dcf0      	bgt.n	98ca <_svfprintf_r+0x135a>
    98e8:	3330      	adds	r3, #48	; 0x30
    98ea:	1e42      	subs	r2, r0, #1
    98ec:	b2d9      	uxtb	r1, r3
    98ee:	f800 1c01 	strb.w	r1, [r0, #-1]
    98f2:	9b07      	ldr	r3, [sp, #28]
    98f4:	4293      	cmp	r3, r2
    98f6:	bf98      	it	ls
    98f8:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    98fc:	f67f ae84 	bls.w	9608 <_svfprintf_r+0x1098>
    9900:	4602      	mov	r2, r0
    9902:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    9906:	e001      	b.n	990c <_svfprintf_r+0x139c>
    9908:	f812 1b01 	ldrb.w	r1, [r2], #1
    990c:	f803 1c01 	strb.w	r1, [r3, #-1]
    9910:	4619      	mov	r1, r3
    9912:	9807      	ldr	r0, [sp, #28]
    9914:	3301      	adds	r3, #1
    9916:	4290      	cmp	r0, r2
    9918:	d8f6      	bhi.n	9908 <_svfprintf_r+0x1398>
    991a:	e675      	b.n	9608 <_svfprintf_r+0x1098>
    991c:	202d      	movs	r0, #45	; 0x2d
    991e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    9922:	9015      	str	r0, [sp, #84]	; 0x54
    9924:	e5f2      	b.n	950c <_svfprintf_r+0xf9c>
    9926:	9942      	ldr	r1, [sp, #264]	; 0x108
    9928:	910e      	str	r1, [sp, #56]	; 0x38
    992a:	e657      	b.n	95dc <_svfprintf_r+0x106c>
    992c:	990e      	ldr	r1, [sp, #56]	; 0x38
    992e:	9818      	ldr	r0, [sp, #96]	; 0x60
    9930:	2900      	cmp	r1, #0
    9932:	bfda      	itte	le
    9934:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    9936:	f1c2 0302 	rsble	r3, r2, #2
    993a:	2301      	movgt	r3, #1
    993c:	181b      	adds	r3, r3, r0
    993e:	2167      	movs	r1, #103	; 0x67
    9940:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    9944:	930e      	str	r3, [sp, #56]	; 0x38
    9946:	9114      	str	r1, [sp, #80]	; 0x50
    9948:	920b      	str	r2, [sp, #44]	; 0x2c
    994a:	e66d      	b.n	9628 <_svfprintf_r+0x10b8>
    994c:	9842      	ldr	r0, [sp, #264]	; 0x108
    994e:	2800      	cmp	r0, #0
    9950:	900e      	str	r0, [sp, #56]	; 0x38
    9952:	dd38      	ble.n	99c6 <_svfprintf_r+0x1456>
    9954:	f1b8 0f00 	cmp.w	r8, #0
    9958:	d107      	bne.n	996a <_svfprintf_r+0x13fa>
    995a:	f01a 0f01 	tst.w	sl, #1
    995e:	bf04      	itt	eq
    9960:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    9964:	910b      	streq	r1, [sp, #44]	; 0x2c
    9966:	f43f ae5f 	beq.w	9628 <_svfprintf_r+0x10b8>
    996a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    996c:	2066      	movs	r0, #102	; 0x66
    996e:	9014      	str	r0, [sp, #80]	; 0x50
    9970:	1c53      	adds	r3, r2, #1
    9972:	4443      	add	r3, r8
    9974:	930e      	str	r3, [sp, #56]	; 0x38
    9976:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    997a:	910b      	str	r1, [sp, #44]	; 0x2c
    997c:	e654      	b.n	9628 <_svfprintf_r+0x10b8>
    997e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9980:	2367      	movs	r3, #103	; 0x67
    9982:	9314      	str	r3, [sp, #80]	; 0x50
    9984:	3201      	adds	r2, #1
    9986:	920e      	str	r2, [sp, #56]	; 0x38
    9988:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    998c:	900b      	str	r0, [sp, #44]	; 0x2c
    998e:	e64b      	b.n	9628 <_svfprintf_r+0x10b8>
    9990:	222d      	movs	r2, #45	; 0x2d
    9992:	425b      	negs	r3, r3
    9994:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    9998:	e62c      	b.n	95f4 <_svfprintf_r+0x1084>
    999a:	990a      	ldr	r1, [sp, #40]	; 0x28
    999c:	781a      	ldrb	r2, [r3, #0]
    999e:	f8d1 8000 	ldr.w	r8, [r1]
    99a2:	3104      	adds	r1, #4
    99a4:	910a      	str	r1, [sp, #40]	; 0x28
    99a6:	f1b8 0f00 	cmp.w	r8, #0
    99aa:	bfb8      	it	lt
    99ac:	f04f 38ff 	movlt.w	r8, #4294967295
    99b0:	f7fe be47 	b.w	8642 <_svfprintf_r+0xd2>
    99b4:	f01a 0f01 	tst.w	sl, #1
    99b8:	bf04      	itt	eq
    99ba:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    99be:	930b      	streq	r3, [sp, #44]	; 0x2c
    99c0:	f43f ae32 	beq.w	9628 <_svfprintf_r+0x10b8>
    99c4:	e62a      	b.n	961c <_svfprintf_r+0x10ac>
    99c6:	f1b8 0f00 	cmp.w	r8, #0
    99ca:	d10e      	bne.n	99ea <_svfprintf_r+0x147a>
    99cc:	f01a 0f01 	tst.w	sl, #1
    99d0:	d10b      	bne.n	99ea <_svfprintf_r+0x147a>
    99d2:	2201      	movs	r2, #1
    99d4:	920b      	str	r2, [sp, #44]	; 0x2c
    99d6:	920e      	str	r2, [sp, #56]	; 0x38
    99d8:	e626      	b.n	9628 <_svfprintf_r+0x10b8>
    99da:	9809      	ldr	r0, [sp, #36]	; 0x24
    99dc:	230c      	movs	r3, #12
    99de:	f04f 31ff 	mov.w	r1, #4294967295
    99e2:	910d      	str	r1, [sp, #52]	; 0x34
    99e4:	6003      	str	r3, [r0, #0]
    99e6:	f7fe bf1a 	b.w	881e <_svfprintf_r+0x2ae>
    99ea:	f108 0302 	add.w	r3, r8, #2
    99ee:	2066      	movs	r0, #102	; 0x66
    99f0:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    99f4:	930e      	str	r3, [sp, #56]	; 0x38
    99f6:	9014      	str	r0, [sp, #80]	; 0x50
    99f8:	910b      	str	r1, [sp, #44]	; 0x2c
    99fa:	e615      	b.n	9628 <_svfprintf_r+0x10b8>

000099fc <__ssrefill_r>:
    99fc:	b510      	push	{r4, lr}
    99fe:	460c      	mov	r4, r1
    9a00:	6b49      	ldr	r1, [r1, #52]	; 0x34
    9a02:	b169      	cbz	r1, 9a20 <__ssrefill_r+0x24>
    9a04:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9a08:	4299      	cmp	r1, r3
    9a0a:	d001      	beq.n	9a10 <__ssrefill_r+0x14>
    9a0c:	f004 f844 	bl	da98 <_free_r>
    9a10:	6c23      	ldr	r3, [r4, #64]	; 0x40
    9a12:	2000      	movs	r0, #0
    9a14:	6360      	str	r0, [r4, #52]	; 0x34
    9a16:	6063      	str	r3, [r4, #4]
    9a18:	b113      	cbz	r3, 9a20 <__ssrefill_r+0x24>
    9a1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    9a1c:	6023      	str	r3, [r4, #0]
    9a1e:	bd10      	pop	{r4, pc}
    9a20:	6922      	ldr	r2, [r4, #16]
    9a22:	2100      	movs	r1, #0
    9a24:	89a3      	ldrh	r3, [r4, #12]
    9a26:	f04f 30ff 	mov.w	r0, #4294967295
    9a2a:	6061      	str	r1, [r4, #4]
    9a2c:	f043 0320 	orr.w	r3, r3, #32
    9a30:	6022      	str	r2, [r4, #0]
    9a32:	81a3      	strh	r3, [r4, #12]
    9a34:	bd10      	pop	{r4, pc}
    9a36:	bf00      	nop

00009a38 <_sungetc_r>:
    9a38:	f1b1 3fff 	cmp.w	r1, #4294967295
    9a3c:	b530      	push	{r4, r5, lr}
    9a3e:	b083      	sub	sp, #12
    9a40:	d014      	beq.n	9a6c <_sungetc_r+0x34>
    9a42:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    9a46:	b2cc      	uxtb	r4, r1
    9a48:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9a4a:	f02c 0120 	bic.w	r1, ip, #32
    9a4e:	8191      	strh	r1, [r2, #12]
    9a50:	b17b      	cbz	r3, 9a72 <_sungetc_r+0x3a>
    9a52:	6851      	ldr	r1, [r2, #4]
    9a54:	6b93      	ldr	r3, [r2, #56]	; 0x38
    9a56:	4299      	cmp	r1, r3
    9a58:	da2c      	bge.n	9ab4 <_sungetc_r+0x7c>
    9a5a:	6813      	ldr	r3, [r2, #0]
    9a5c:	4621      	mov	r1, r4
    9a5e:	1e58      	subs	r0, r3, #1
    9a60:	6010      	str	r0, [r2, #0]
    9a62:	f803 4c01 	strb.w	r4, [r3, #-1]
    9a66:	6853      	ldr	r3, [r2, #4]
    9a68:	3301      	adds	r3, #1
    9a6a:	6053      	str	r3, [r2, #4]
    9a6c:	4608      	mov	r0, r1
    9a6e:	b003      	add	sp, #12
    9a70:	bd30      	pop	{r4, r5, pc}
    9a72:	6913      	ldr	r3, [r2, #16]
    9a74:	b1e3      	cbz	r3, 9ab0 <_sungetc_r+0x78>
    9a76:	6810      	ldr	r0, [r2, #0]
    9a78:	4283      	cmp	r3, r0
    9a7a:	d204      	bcs.n	9a86 <_sungetc_r+0x4e>
    9a7c:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    9a80:	1e43      	subs	r3, r0, #1
    9a82:	42a1      	cmp	r1, r4
    9a84:	d00f      	beq.n	9aa6 <_sungetc_r+0x6e>
    9a86:	6855      	ldr	r5, [r2, #4]
    9a88:	4613      	mov	r3, r2
    9a8a:	63d0      	str	r0, [r2, #60]	; 0x3c
    9a8c:	4621      	mov	r1, r4
    9a8e:	f102 0044 	add.w	r0, r2, #68	; 0x44
    9a92:	f803 4f46 	strb.w	r4, [r3, #70]!
    9a96:	6350      	str	r0, [r2, #52]	; 0x34
    9a98:	2003      	movs	r0, #3
    9a9a:	6415      	str	r5, [r2, #64]	; 0x40
    9a9c:	6390      	str	r0, [r2, #56]	; 0x38
    9a9e:	2001      	movs	r0, #1
    9aa0:	6013      	str	r3, [r2, #0]
    9aa2:	6050      	str	r0, [r2, #4]
    9aa4:	e7e2      	b.n	9a6c <_sungetc_r+0x34>
    9aa6:	6850      	ldr	r0, [r2, #4]
    9aa8:	6013      	str	r3, [r2, #0]
    9aaa:	1c43      	adds	r3, r0, #1
    9aac:	6053      	str	r3, [r2, #4]
    9aae:	e7dd      	b.n	9a6c <_sungetc_r+0x34>
    9ab0:	6810      	ldr	r0, [r2, #0]
    9ab2:	e7e8      	b.n	9a86 <_sungetc_r+0x4e>
    9ab4:	4611      	mov	r1, r2
    9ab6:	9201      	str	r2, [sp, #4]
    9ab8:	f001 f81c 	bl	aaf4 <__submore>
    9abc:	9a01      	ldr	r2, [sp, #4]
    9abe:	2800      	cmp	r0, #0
    9ac0:	d0cb      	beq.n	9a5a <_sungetc_r+0x22>
    9ac2:	f04f 31ff 	mov.w	r1, #4294967295
    9ac6:	e7d1      	b.n	9a6c <_sungetc_r+0x34>

00009ac8 <__ssvfscanf_r>:
    9ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9acc:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    9ad0:	460c      	mov	r4, r1
    9ad2:	4617      	mov	r7, r2
    9ad4:	4680      	mov	r8, r0
    9ad6:	9309      	str	r3, [sp, #36]	; 0x24
    9ad8:	f003 fea6 	bl	d828 <__sfp_lock_acquire>
    9adc:	89a3      	ldrh	r3, [r4, #12]
    9ade:	f240 1168 	movw	r1, #360	; 0x168
    9ae2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    9ae6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9aea:	bf02      	ittt	eq
    9aec:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    9af0:	81a3      	strheq	r3, [r4, #12]
    9af2:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    9af4:	910d      	str	r1, [sp, #52]	; 0x34
    9af6:	bf04      	itt	eq
    9af8:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    9afc:	6663      	streq	r3, [r4, #100]	; 0x64
    9afe:	2000      	movs	r0, #0
    9b00:	aa67      	add	r2, sp, #412	; 0x19c
    9b02:	4605      	mov	r5, r0
    9b04:	3203      	adds	r2, #3
    9b06:	900a      	str	r0, [sp, #40]	; 0x28
    9b08:	900c      	str	r0, [sp, #48]	; 0x30
    9b0a:	900b      	str	r0, [sp, #44]	; 0x2c
    9b0c:	9203      	str	r2, [sp, #12]
    9b0e:	783a      	ldrb	r2, [r7, #0]
    9b10:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9b12:	b33a      	cbz	r2, 9b64 <__ssvfscanf_r+0x9c>
    9b14:	f240 1664 	movw	r6, #356	; 0x164
    9b18:	3701      	adds	r7, #1
    9b1a:	f2c2 0600 	movt	r6, #8192	; 0x2000
    9b1e:	6833      	ldr	r3, [r6, #0]
    9b20:	1899      	adds	r1, r3, r2
    9b22:	f891 9001 	ldrb.w	r9, [r1, #1]
    9b26:	f019 0908 	ands.w	r9, r9, #8
    9b2a:	d023      	beq.n	9b74 <__ssvfscanf_r+0xac>
    9b2c:	6863      	ldr	r3, [r4, #4]
    9b2e:	e00d      	b.n	9b4c <__ssvfscanf_r+0x84>
    9b30:	6823      	ldr	r3, [r4, #0]
    9b32:	6831      	ldr	r1, [r6, #0]
    9b34:	1c5a      	adds	r2, r3, #1
    9b36:	781b      	ldrb	r3, [r3, #0]
    9b38:	185b      	adds	r3, r3, r1
    9b3a:	785b      	ldrb	r3, [r3, #1]
    9b3c:	f013 0f08 	tst.w	r3, #8
    9b40:	d0e5      	beq.n	9b0e <__ssvfscanf_r+0x46>
    9b42:	6863      	ldr	r3, [r4, #4]
    9b44:	3501      	adds	r5, #1
    9b46:	6022      	str	r2, [r4, #0]
    9b48:	3b01      	subs	r3, #1
    9b4a:	6063      	str	r3, [r4, #4]
    9b4c:	2b00      	cmp	r3, #0
    9b4e:	dcef      	bgt.n	9b30 <__ssvfscanf_r+0x68>
    9b50:	4640      	mov	r0, r8
    9b52:	4621      	mov	r1, r4
    9b54:	f7ff ff52 	bl	99fc <__ssrefill_r>
    9b58:	2800      	cmp	r0, #0
    9b5a:	d0e9      	beq.n	9b30 <__ssvfscanf_r+0x68>
    9b5c:	783a      	ldrb	r2, [r7, #0]
    9b5e:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9b60:	2a00      	cmp	r2, #0
    9b62:	d1d7      	bne.n	9b14 <__ssvfscanf_r+0x4c>
    9b64:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9b66:	f003 fe61 	bl	d82c <__sfp_lock_release>
    9b6a:	4628      	mov	r0, r5
    9b6c:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    9b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9b74:	2a25      	cmp	r2, #37	; 0x25
    9b76:	d010      	beq.n	9b9a <__ssvfscanf_r+0xd2>
    9b78:	6863      	ldr	r3, [r4, #4]
    9b7a:	2b00      	cmp	r3, #0
    9b7c:	f340 810a 	ble.w	9d94 <__ssvfscanf_r+0x2cc>
    9b80:	6823      	ldr	r3, [r4, #0]
    9b82:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    9b86:	7819      	ldrb	r1, [r3, #0]
    9b88:	4291      	cmp	r1, r2
    9b8a:	d1eb      	bne.n	9b64 <__ssvfscanf_r+0x9c>
    9b8c:	6862      	ldr	r2, [r4, #4]
    9b8e:	3301      	adds	r3, #1
    9b90:	3501      	adds	r5, #1
    9b92:	6023      	str	r3, [r4, #0]
    9b94:	1e53      	subs	r3, r2, #1
    9b96:	6063      	str	r3, [r4, #4]
    9b98:	e7b9      	b.n	9b0e <__ssvfscanf_r+0x46>
    9b9a:	783a      	ldrb	r2, [r7, #0]
    9b9c:	46cb      	mov	fp, r9
    9b9e:	210a      	movs	r1, #10
    9ba0:	3701      	adds	r7, #1
    9ba2:	2a78      	cmp	r2, #120	; 0x78
    9ba4:	f200 83c4 	bhi.w	a330 <__ssvfscanf_r+0x868>
    9ba8:	f20f 0c04 	addw	ip, pc, #4
    9bac:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    9bb0:	0000a355 	.word	0x0000a355
    9bb4:	0000a331 	.word	0x0000a331
    9bb8:	0000a331 	.word	0x0000a331
    9bbc:	0000a331 	.word	0x0000a331
    9bc0:	0000a331 	.word	0x0000a331
    9bc4:	0000a331 	.word	0x0000a331
    9bc8:	0000a331 	.word	0x0000a331
    9bcc:	0000a331 	.word	0x0000a331
    9bd0:	0000a331 	.word	0x0000a331
    9bd4:	0000a331 	.word	0x0000a331
    9bd8:	0000a331 	.word	0x0000a331
    9bdc:	0000a331 	.word	0x0000a331
    9be0:	0000a331 	.word	0x0000a331
    9be4:	0000a331 	.word	0x0000a331
    9be8:	0000a331 	.word	0x0000a331
    9bec:	0000a331 	.word	0x0000a331
    9bf0:	0000a331 	.word	0x0000a331
    9bf4:	0000a331 	.word	0x0000a331
    9bf8:	0000a331 	.word	0x0000a331
    9bfc:	0000a331 	.word	0x0000a331
    9c00:	0000a331 	.word	0x0000a331
    9c04:	0000a331 	.word	0x0000a331
    9c08:	0000a331 	.word	0x0000a331
    9c0c:	0000a331 	.word	0x0000a331
    9c10:	0000a331 	.word	0x0000a331
    9c14:	0000a331 	.word	0x0000a331
    9c18:	0000a331 	.word	0x0000a331
    9c1c:	0000a331 	.word	0x0000a331
    9c20:	0000a331 	.word	0x0000a331
    9c24:	0000a331 	.word	0x0000a331
    9c28:	0000a331 	.word	0x0000a331
    9c2c:	0000a331 	.word	0x0000a331
    9c30:	0000a331 	.word	0x0000a331
    9c34:	0000a331 	.word	0x0000a331
    9c38:	0000a331 	.word	0x0000a331
    9c3c:	0000a331 	.word	0x0000a331
    9c40:	0000a331 	.word	0x0000a331
    9c44:	00009b79 	.word	0x00009b79
    9c48:	0000a331 	.word	0x0000a331
    9c4c:	0000a331 	.word	0x0000a331
    9c50:	0000a331 	.word	0x0000a331
    9c54:	0000a331 	.word	0x0000a331
    9c58:	0000a35f 	.word	0x0000a35f
    9c5c:	0000a331 	.word	0x0000a331
    9c60:	0000a331 	.word	0x0000a331
    9c64:	0000a331 	.word	0x0000a331
    9c68:	0000a331 	.word	0x0000a331
    9c6c:	0000a331 	.word	0x0000a331
    9c70:	0000a367 	.word	0x0000a367
    9c74:	0000a367 	.word	0x0000a367
    9c78:	0000a367 	.word	0x0000a367
    9c7c:	0000a367 	.word	0x0000a367
    9c80:	0000a367 	.word	0x0000a367
    9c84:	0000a367 	.word	0x0000a367
    9c88:	0000a367 	.word	0x0000a367
    9c8c:	0000a367 	.word	0x0000a367
    9c90:	0000a367 	.word	0x0000a367
    9c94:	0000a367 	.word	0x0000a367
    9c98:	0000a331 	.word	0x0000a331
    9c9c:	0000a331 	.word	0x0000a331
    9ca0:	0000a331 	.word	0x0000a331
    9ca4:	0000a331 	.word	0x0000a331
    9ca8:	0000a331 	.word	0x0000a331
    9cac:	0000a331 	.word	0x0000a331
    9cb0:	0000a331 	.word	0x0000a331
    9cb4:	0000a331 	.word	0x0000a331
    9cb8:	0000a331 	.word	0x0000a331
    9cbc:	0000a331 	.word	0x0000a331
    9cc0:	00009dbb 	.word	0x00009dbb
    9cc4:	0000a375 	.word	0x0000a375
    9cc8:	0000a331 	.word	0x0000a331
    9ccc:	0000a375 	.word	0x0000a375
    9cd0:	0000a331 	.word	0x0000a331
    9cd4:	0000a331 	.word	0x0000a331
    9cd8:	0000a331 	.word	0x0000a331
    9cdc:	0000a331 	.word	0x0000a331
    9ce0:	0000a37d 	.word	0x0000a37d
    9ce4:	0000a331 	.word	0x0000a331
    9ce8:	0000a331 	.word	0x0000a331
    9cec:	0000a385 	.word	0x0000a385
    9cf0:	0000a331 	.word	0x0000a331
    9cf4:	0000a331 	.word	0x0000a331
    9cf8:	0000a331 	.word	0x0000a331
    9cfc:	0000a331 	.word	0x0000a331
    9d00:	0000a331 	.word	0x0000a331
    9d04:	0000a331 	.word	0x0000a331
    9d08:	0000a331 	.word	0x0000a331
    9d0c:	0000a331 	.word	0x0000a331
    9d10:	0000a39f 	.word	0x0000a39f
    9d14:	0000a331 	.word	0x0000a331
    9d18:	0000a331 	.word	0x0000a331
    9d1c:	0000a3bd 	.word	0x0000a3bd
    9d20:	0000a331 	.word	0x0000a331
    9d24:	0000a331 	.word	0x0000a331
    9d28:	0000a331 	.word	0x0000a331
    9d2c:	0000a331 	.word	0x0000a331
    9d30:	0000a331 	.word	0x0000a331
    9d34:	0000a331 	.word	0x0000a331
    9d38:	0000a331 	.word	0x0000a331
    9d3c:	0000a3d3 	.word	0x0000a3d3
    9d40:	00009dbf 	.word	0x00009dbf
    9d44:	0000a375 	.word	0x0000a375
    9d48:	0000a375 	.word	0x0000a375
    9d4c:	0000a375 	.word	0x0000a375
    9d50:	0000a295 	.word	0x0000a295
    9d54:	0000a29d 	.word	0x0000a29d
    9d58:	0000a331 	.word	0x0000a331
    9d5c:	0000a331 	.word	0x0000a331
    9d60:	0000a2b3 	.word	0x0000a2b3
    9d64:	0000a331 	.word	0x0000a331
    9d68:	0000a2c7 	.word	0x0000a2c7
    9d6c:	0000a2e3 	.word	0x0000a2e3
    9d70:	0000a2f9 	.word	0x0000a2f9
    9d74:	0000a331 	.word	0x0000a331
    9d78:	0000a331 	.word	0x0000a331
    9d7c:	0000a313 	.word	0x0000a313
    9d80:	0000a331 	.word	0x0000a331
    9d84:	0000a31b 	.word	0x0000a31b
    9d88:	0000a331 	.word	0x0000a331
    9d8c:	0000a331 	.word	0x0000a331
    9d90:	0000a39f 	.word	0x0000a39f
    9d94:	4640      	mov	r0, r8
    9d96:	4621      	mov	r1, r4
    9d98:	f7ff fe30 	bl	99fc <__ssrefill_r>
    9d9c:	2800      	cmp	r0, #0
    9d9e:	f43f aeef 	beq.w	9b80 <__ssvfscanf_r+0xb8>
    9da2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9da4:	f003 fd42 	bl	d82c <__sfp_lock_release>
    9da8:	b125      	cbz	r5, 9db4 <__ssvfscanf_r+0x2ec>
    9daa:	89a3      	ldrh	r3, [r4, #12]
    9dac:	f013 0f40 	tst.w	r3, #64	; 0x40
    9db0:	f43f aedb 	beq.w	9b6a <__ssvfscanf_r+0xa2>
    9db4:	f04f 35ff 	mov.w	r5, #4294967295
    9db8:	e6d7      	b.n	9b6a <__ssvfscanf_r+0xa2>
    9dba:	f049 0901 	orr.w	r9, r9, #1
    9dbe:	46da      	mov	sl, fp
    9dc0:	f640 32f9 	movw	r2, #3065	; 0xbf9
    9dc4:	f2c0 0201 	movt	r2, #1
    9dc8:	230a      	movs	r3, #10
    9dca:	f04f 0c03 	mov.w	ip, #3
    9dce:	920b      	str	r2, [sp, #44]	; 0x2c
    9dd0:	930a      	str	r3, [sp, #40]	; 0x28
    9dd2:	f8cd c020 	str.w	ip, [sp, #32]
    9dd6:	6863      	ldr	r3, [r4, #4]
    9dd8:	2b00      	cmp	r3, #0
    9dda:	f340 824a 	ble.w	a272 <__ssvfscanf_r+0x7aa>
    9dde:	f019 0f40 	tst.w	r9, #64	; 0x40
    9de2:	bf08      	it	eq
    9de4:	6823      	ldreq	r3, [r4, #0]
    9de6:	d012      	beq.n	9e0e <__ssvfscanf_r+0x346>
    9de8:	9a08      	ldr	r2, [sp, #32]
    9dea:	1e53      	subs	r3, r2, #1
    9dec:	2b03      	cmp	r3, #3
    9dee:	f200 80d7 	bhi.w	9fa0 <__ssvfscanf_r+0x4d8>
    9df2:	e8df f013 	tbh	[pc, r3, lsl #1]
    9df6:	01aa      	.short	0x01aa
    9df8:	001d0094 	.word	0x001d0094
    9dfc:	0136      	.short	0x0136
    9dfe:	4640      	mov	r0, r8
    9e00:	4621      	mov	r1, r4
    9e02:	f7ff fdfb 	bl	99fc <__ssrefill_r>
    9e06:	2800      	cmp	r0, #0
    9e08:	d1cb      	bne.n	9da2 <__ssvfscanf_r+0x2da>
    9e0a:	6823      	ldr	r3, [r4, #0]
    9e0c:	3501      	adds	r5, #1
    9e0e:	7819      	ldrb	r1, [r3, #0]
    9e10:	3301      	adds	r3, #1
    9e12:	6832      	ldr	r2, [r6, #0]
    9e14:	188a      	adds	r2, r1, r2
    9e16:	7852      	ldrb	r2, [r2, #1]
    9e18:	f012 0f08 	tst.w	r2, #8
    9e1c:	d0e4      	beq.n	9de8 <__ssvfscanf_r+0x320>
    9e1e:	6862      	ldr	r2, [r4, #4]
    9e20:	3a01      	subs	r2, #1
    9e22:	6062      	str	r2, [r4, #4]
    9e24:	2a00      	cmp	r2, #0
    9e26:	bfc8      	it	gt
    9e28:	6023      	strgt	r3, [r4, #0]
    9e2a:	dde8      	ble.n	9dfe <__ssvfscanf_r+0x336>
    9e2c:	3501      	adds	r5, #1
    9e2e:	e7ee      	b.n	9e0e <__ssvfscanf_r+0x346>
    9e30:	f10b 33ff 	add.w	r3, fp, #4294967295
    9e34:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    9e38:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    9e3c:	f642 6368 	movw	r3, #11880	; 0x2e68
    9e40:	bf88      	it	hi
    9e42:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    9e46:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    9e4a:	f2c0 0301 	movt	r3, #1
    9e4e:	970e      	str	r7, [sp, #56]	; 0x38
    9e50:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9e52:	bf92      	itee	ls
    9e54:	f04f 0b00 	movls.w	fp, #0
    9e58:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    9e5c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9e60:	462a      	mov	r2, r5
    9e62:	2600      	movs	r6, #0
    9e64:	464d      	mov	r5, r9
    9e66:	9608      	str	r6, [sp, #32]
    9e68:	4699      	mov	r9, r3
    9e6a:	4666      	mov	r6, ip
    9e6c:	f8d4 c000 	ldr.w	ip, [r4]
    9e70:	f89c 0000 	ldrb.w	r0, [ip]
    9e74:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    9e78:	294d      	cmp	r1, #77	; 0x4d
    9e7a:	f200 81a7 	bhi.w	a1cc <__ssvfscanf_r+0x704>
    9e7e:	e8df f011 	tbh	[pc, r1, lsl #1]
    9e82:	01c7      	.short	0x01c7
    9e84:	01c701a5 	.word	0x01c701a5
    9e88:	01a501a5 	.word	0x01a501a5
    9e8c:	01cd01d2 	.word	0x01cd01d2
    9e90:	01cd01cd 	.word	0x01cd01cd
    9e94:	01cd01cd 	.word	0x01cd01cd
    9e98:	01cd01cd 	.word	0x01cd01cd
    9e9c:	01f101f1 	.word	0x01f101f1
    9ea0:	01a501a5 	.word	0x01a501a5
    9ea4:	01a501a5 	.word	0x01a501a5
    9ea8:	01a501a5 	.word	0x01a501a5
    9eac:	01ec01a5 	.word	0x01ec01a5
    9eb0:	01ec01ec 	.word	0x01ec01ec
    9eb4:	01ec01ec 	.word	0x01ec01ec
    9eb8:	01a501ec 	.word	0x01a501ec
    9ebc:	01a501a5 	.word	0x01a501a5
    9ec0:	01a501a5 	.word	0x01a501a5
    9ec4:	01a501a5 	.word	0x01a501a5
    9ec8:	01a501a5 	.word	0x01a501a5
    9ecc:	01a501a5 	.word	0x01a501a5
    9ed0:	01a501a5 	.word	0x01a501a5
    9ed4:	01a501a5 	.word	0x01a501a5
    9ed8:	01a501a5 	.word	0x01a501a5
    9edc:	01a5018c 	.word	0x01a5018c
    9ee0:	01a501a5 	.word	0x01a501a5
    9ee4:	01a501a5 	.word	0x01a501a5
    9ee8:	01a501a5 	.word	0x01a501a5
    9eec:	01ec01a5 	.word	0x01ec01a5
    9ef0:	01ec01ec 	.word	0x01ec01ec
    9ef4:	01ec01ec 	.word	0x01ec01ec
    9ef8:	01a501ec 	.word	0x01a501ec
    9efc:	01a501a5 	.word	0x01a501a5
    9f00:	01a501a5 	.word	0x01a501a5
    9f04:	01a501a5 	.word	0x01a501a5
    9f08:	01a501a5 	.word	0x01a501a5
    9f0c:	01a501a5 	.word	0x01a501a5
    9f10:	01a501a5 	.word	0x01a501a5
    9f14:	01a501a5 	.word	0x01a501a5
    9f18:	01a501a5 	.word	0x01a501a5
    9f1c:	018c      	.short	0x018c
    9f1e:	f1bb 0f00 	cmp.w	fp, #0
    9f22:	bf14      	ite	ne
    9f24:	46da      	movne	sl, fp
    9f26:	f04f 3aff 	moveq.w	sl, #4294967295
    9f2a:	f019 0301 	ands.w	r3, r9, #1
    9f2e:	f000 83ed 	beq.w	a70c <__ssvfscanf_r+0xc44>
    9f32:	f019 0010 	ands.w	r0, r9, #16
    9f36:	9008      	str	r0, [sp, #32]
    9f38:	bf18      	it	ne
    9f3a:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    9f3e:	d104      	bne.n	9f4a <__ssvfscanf_r+0x482>
    9f40:	9909      	ldr	r1, [sp, #36]	; 0x24
    9f42:	f8d1 b000 	ldr.w	fp, [r1]
    9f46:	3104      	adds	r1, #4
    9f48:	9109      	str	r1, [sp, #36]	; 0x24
    9f4a:	463b      	mov	r3, r7
    9f4c:	f04f 0900 	mov.w	r9, #0
    9f50:	462f      	mov	r7, r5
    9f52:	465d      	mov	r5, fp
    9f54:	469b      	mov	fp, r3
    9f56:	960e      	str	r6, [sp, #56]	; 0x38
    9f58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9f5a:	6822      	ldr	r2, [r4, #0]
    9f5c:	6819      	ldr	r1, [r3, #0]
    9f5e:	7813      	ldrb	r3, [r2, #0]
    9f60:	1859      	adds	r1, r3, r1
    9f62:	7849      	ldrb	r1, [r1, #1]
    9f64:	f081 0108 	eor.w	r1, r1, #8
    9f68:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    9f6c:	f1ba 0f00 	cmp.w	sl, #0
    9f70:	bf0c      	ite	eq
    9f72:	2100      	moveq	r1, #0
    9f74:	f001 0101 	andne.w	r1, r1, #1
    9f78:	2900      	cmp	r1, #0
    9f7a:	f040 8446 	bne.w	a80a <__ssvfscanf_r+0xd42>
    9f7e:	465b      	mov	r3, fp
    9f80:	46ab      	mov	fp, r5
    9f82:	463d      	mov	r5, r7
    9f84:	461f      	mov	r7, r3
    9f86:	9e08      	ldr	r6, [sp, #32]
    9f88:	2e00      	cmp	r6, #0
    9f8a:	f47f adc0 	bne.w	9b0e <__ssvfscanf_r+0x46>
    9f8e:	f8cb 6000 	str.w	r6, [fp]
    9f92:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9f96:	f10c 0c01 	add.w	ip, ip, #1
    9f9a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    9f9e:	e5b6      	b.n	9b0e <__ssvfscanf_r+0x46>
    9fa0:	f1bb 0f00 	cmp.w	fp, #0
    9fa4:	bf14      	ite	ne
    9fa6:	46da      	movne	sl, fp
    9fa8:	f04f 0a01 	moveq.w	sl, #1
    9fac:	f019 0601 	ands.w	r6, r9, #1
    9fb0:	f000 835a 	beq.w	a668 <__ssvfscanf_r+0xba0>
    9fb4:	f019 0010 	ands.w	r0, r9, #16
    9fb8:	9008      	str	r0, [sp, #32]
    9fba:	bf18      	it	ne
    9fbc:	f04f 0900 	movne.w	r9, #0
    9fc0:	d104      	bne.n	9fcc <__ssvfscanf_r+0x504>
    9fc2:	9909      	ldr	r1, [sp, #36]	; 0x24
    9fc4:	f8d1 9000 	ldr.w	r9, [r1]
    9fc8:	3104      	adds	r1, #4
    9fca:	9109      	str	r1, [sp, #36]	; 0x24
    9fcc:	462b      	mov	r3, r5
    9fce:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    9fd2:	46c1      	mov	r9, r8
    9fd4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    9fd8:	4655      	mov	r5, sl
    9fda:	2600      	movs	r6, #0
    9fdc:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    9fe0:	469a      	mov	sl, r3
    9fe2:	970e      	str	r7, [sp, #56]	; 0x38
    9fe4:	f8d8 3000 	ldr.w	r3, [r8]
    9fe8:	429e      	cmp	r6, r3
    9fea:	f43f aeda 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    9fee:	6823      	ldr	r3, [r4, #0]
    9ff0:	2100      	movs	r1, #0
    9ff2:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9ff6:	2208      	movs	r2, #8
    9ff8:	a8ab      	add	r0, sp, #684	; 0x2ac
    9ffa:	afab      	add	r7, sp, #684	; 0x2ac
    9ffc:	f813 cb01 	ldrb.w	ip, [r3], #1
    a000:	f10e 3eff 	add.w	lr, lr, #4294967295
    a004:	f8c4 e004 	str.w	lr, [r4, #4]
    a008:	f80b c006 	strb.w	ip, [fp, r6]
    a00c:	3601      	adds	r6, #1
    a00e:	6023      	str	r3, [r4, #0]
    a010:	f004 fd4c 	bl	eaac <memset>
    a014:	4648      	mov	r0, r9
    a016:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a018:	465a      	mov	r2, fp
    a01a:	4633      	mov	r3, r6
    a01c:	9700      	str	r7, [sp, #0]
    a01e:	f004 fb9d 	bl	e75c <_mbrtowc_r>
    a022:	f1b0 3fff 	cmp.w	r0, #4294967295
    a026:	f43f aebc 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    a02a:	2800      	cmp	r0, #0
    a02c:	f040 83b9 	bne.w	a7a2 <__ssvfscanf_r+0xcda>
    a030:	9808      	ldr	r0, [sp, #32]
    a032:	b908      	cbnz	r0, a038 <__ssvfscanf_r+0x570>
    a034:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a036:	6008      	str	r0, [r1, #0]
    a038:	9a08      	ldr	r2, [sp, #32]
    a03a:	44b2      	add	sl, r6
    a03c:	3d01      	subs	r5, #1
    a03e:	2a00      	cmp	r2, #0
    a040:	f000 83b9 	beq.w	a7b6 <__ssvfscanf_r+0xcee>
    a044:	2600      	movs	r6, #0
    a046:	6863      	ldr	r3, [r4, #4]
    a048:	2b00      	cmp	r3, #0
    a04a:	f340 8350 	ble.w	a6ee <__ssvfscanf_r+0xc26>
    a04e:	2d00      	cmp	r5, #0
    a050:	d1c8      	bne.n	9fe4 <__ssvfscanf_r+0x51c>
    a052:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a054:	4655      	mov	r5, sl
    a056:	46c8      	mov	r8, r9
    a058:	9e08      	ldr	r6, [sp, #32]
    a05a:	2e00      	cmp	r6, #0
    a05c:	f47f ad57 	bne.w	9b0e <__ssvfscanf_r+0x46>
    a060:	e797      	b.n	9f92 <__ssvfscanf_r+0x4ca>
    a062:	f10b 33ff 	add.w	r3, fp, #4294967295
    a066:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    a06a:	f200 82f7 	bhi.w	a65c <__ssvfscanf_r+0xb94>
    a06e:	2200      	movs	r2, #0
    a070:	f04f 0b00 	mov.w	fp, #0
    a074:	4641      	mov	r1, r8
    a076:	9711      	str	r7, [sp, #68]	; 0x44
    a078:	4690      	mov	r8, r2
    a07a:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    a07e:	ae13      	add	r6, sp, #76	; 0x4c
    a080:	465b      	mov	r3, fp
    a082:	465f      	mov	r7, fp
    a084:	460a      	mov	r2, r1
    a086:	f8cd b020 	str.w	fp, [sp, #32]
    a08a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    a08e:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    a092:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    a096:	f8d4 e000 	ldr.w	lr, [r4]
    a09a:	f89e 0000 	ldrb.w	r0, [lr]
    a09e:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    a0a2:	294e      	cmp	r1, #78	; 0x4e
    a0a4:	f200 81d6 	bhi.w	a454 <__ssvfscanf_r+0x98c>
    a0a8:	e8df f011 	tbh	[pc, r1, lsl #1]
    a0ac:	01d4025d 	.word	0x01d4025d
    a0b0:	0255025d 	.word	0x0255025d
    a0b4:	024501d4 	.word	0x024501d4
    a0b8:	01be01be 	.word	0x01be01be
    a0bc:	01be01be 	.word	0x01be01be
    a0c0:	01be01be 	.word	0x01be01be
    a0c4:	01be01be 	.word	0x01be01be
    a0c8:	01d401be 	.word	0x01d401be
    a0cc:	01d401d4 	.word	0x01d401d4
    a0d0:	01d401d4 	.word	0x01d401d4
    a0d4:	01d401d4 	.word	0x01d401d4
    a0d8:	01d402d3 	.word	0x01d402d3
    a0dc:	01d401d4 	.word	0x01d401d4
    a0e0:	02b302ba 	.word	0x02b302ba
    a0e4:	01d401d4 	.word	0x01d401d4
    a0e8:	01d40296 	.word	0x01d40296
    a0ec:	01d401d4 	.word	0x01d401d4
    a0f0:	026b01d4 	.word	0x026b01d4
    a0f4:	01d401d4 	.word	0x01d401d4
    a0f8:	01d401d4 	.word	0x01d401d4
    a0fc:	026401d4 	.word	0x026401d4
    a100:	01d401d4 	.word	0x01d401d4
    a104:	01d401d4 	.word	0x01d401d4
    a108:	01d4028f 	.word	0x01d4028f
    a10c:	01d401d4 	.word	0x01d401d4
    a110:	01d401d4 	.word	0x01d401d4
    a114:	01d401d4 	.word	0x01d401d4
    a118:	01d402d3 	.word	0x01d402d3
    a11c:	01d401d4 	.word	0x01d401d4
    a120:	02b302ba 	.word	0x02b302ba
    a124:	01d401d4 	.word	0x01d401d4
    a128:	01d40296 	.word	0x01d40296
    a12c:	01d401d4 	.word	0x01d401d4
    a130:	026b01d4 	.word	0x026b01d4
    a134:	01d401d4 	.word	0x01d401d4
    a138:	01d401d4 	.word	0x01d401d4
    a13c:	026401d4 	.word	0x026401d4
    a140:	01d401d4 	.word	0x01d401d4
    a144:	01d401d4 	.word	0x01d401d4
    a148:	028f      	.short	0x028f
    a14a:	f1bb 0f00 	cmp.w	fp, #0
    a14e:	bf14      	ite	ne
    a150:	46da      	movne	sl, fp
    a152:	f04f 3aff 	moveq.w	sl, #4294967295
    a156:	f019 0f10 	tst.w	r9, #16
    a15a:	f000 8140 	beq.w	a3de <__ssvfscanf_r+0x916>
    a15e:	6823      	ldr	r3, [r4, #0]
    a160:	2600      	movs	r6, #0
    a162:	781a      	ldrb	r2, [r3, #0]
    a164:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    a168:	3301      	adds	r3, #1
    a16a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    a16e:	2a00      	cmp	r2, #0
    a170:	f000 83b8 	beq.w	a8e4 <__ssvfscanf_r+0xe1c>
    a174:	6862      	ldr	r2, [r4, #4]
    a176:	3601      	adds	r6, #1
    a178:	6023      	str	r3, [r4, #0]
    a17a:	3a01      	subs	r2, #1
    a17c:	45b2      	cmp	sl, r6
    a17e:	6062      	str	r2, [r4, #4]
    a180:	f000 82b2 	beq.w	a6e8 <__ssvfscanf_r+0xc20>
    a184:	2a00      	cmp	r2, #0
    a186:	dcec      	bgt.n	a162 <__ssvfscanf_r+0x69a>
    a188:	4640      	mov	r0, r8
    a18a:	4621      	mov	r1, r4
    a18c:	f7ff fc36 	bl	99fc <__ssrefill_r>
    a190:	2800      	cmp	r0, #0
    a192:	f040 82a9 	bne.w	a6e8 <__ssvfscanf_r+0xc20>
    a196:	6823      	ldr	r3, [r4, #0]
    a198:	e7e3      	b.n	a162 <__ssvfscanf_r+0x69a>
    a19a:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    a19e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    a1a2:	d113      	bne.n	a1cc <__ssvfscanf_r+0x704>
    a1a4:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    a1a8:	2710      	movs	r7, #16
    a1aa:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    a1ae:	f805 0b01 	strb.w	r0, [r5], #1
    a1b2:	6861      	ldr	r1, [r4, #4]
    a1b4:	3901      	subs	r1, #1
    a1b6:	6061      	str	r1, [r4, #4]
    a1b8:	2900      	cmp	r1, #0
    a1ba:	bfc4      	itt	gt
    a1bc:	f10c 0101 	addgt.w	r1, ip, #1
    a1c0:	6021      	strgt	r1, [r4, #0]
    a1c2:	dd5e      	ble.n	a282 <__ssvfscanf_r+0x7ba>
    a1c4:	f1ba 0a01 	subs.w	sl, sl, #1
    a1c8:	f47f ae50 	bne.w	9e6c <__ssvfscanf_r+0x3a4>
    a1cc:	f416 7f80 	tst.w	r6, #256	; 0x100
    a1d0:	46a9      	mov	r9, r5
    a1d2:	970a      	str	r7, [sp, #40]	; 0x28
    a1d4:	46b4      	mov	ip, r6
    a1d6:	4615      	mov	r5, r2
    a1d8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a1da:	d00f      	beq.n	a1fc <__ssvfscanf_r+0x734>
    a1dc:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a1e0:	45ca      	cmp	sl, r9
    a1e2:	d208      	bcs.n	a1f6 <__ssvfscanf_r+0x72e>
    a1e4:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    a1e8:	4640      	mov	r0, r8
    a1ea:	4622      	mov	r2, r4
    a1ec:	9607      	str	r6, [sp, #28]
    a1ee:	f7ff fc23 	bl	9a38 <_sungetc_r>
    a1f2:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a1f6:	45ca      	cmp	sl, r9
    a1f8:	f43f acb4 	beq.w	9b64 <__ssvfscanf_r+0x9c>
    a1fc:	f01c 0210 	ands.w	r2, ip, #16
    a200:	f000 8354 	beq.w	a8ac <__ssvfscanf_r+0xde4>
    a204:	ab13      	add	r3, sp, #76	; 0x4c
    a206:	9808      	ldr	r0, [sp, #32]
    a208:	1aed      	subs	r5, r5, r3
    a20a:	182d      	adds	r5, r5, r0
    a20c:	444d      	add	r5, r9
    a20e:	e47e      	b.n	9b0e <__ssvfscanf_r+0x46>
    a210:	f016 0f80 	tst.w	r6, #128	; 0x80
    a214:	d0da      	beq.n	a1cc <__ssvfscanf_r+0x704>
    a216:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    a21a:	e7c8      	b.n	a1ae <__ssvfscanf_r+0x6e6>
    a21c:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    a220:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a224:	e7c3      	b.n	a1ae <__ssvfscanf_r+0x6e6>
    a226:	f416 6f00 	tst.w	r6, #2048	; 0x800
    a22a:	d0c0      	beq.n	a1ae <__ssvfscanf_r+0x6e6>
    a22c:	b917      	cbnz	r7, a234 <__ssvfscanf_r+0x76c>
    a22e:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    a232:	3708      	adds	r7, #8
    a234:	f416 6f80 	tst.w	r6, #1024	; 0x400
    a238:	bf18      	it	ne
    a23a:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    a23e:	d1b6      	bne.n	a1ae <__ssvfscanf_r+0x6e6>
    a240:	f1bb 0f00 	cmp.w	fp, #0
    a244:	d003      	beq.n	a24e <__ssvfscanf_r+0x786>
    a246:	f10b 3bff 	add.w	fp, fp, #4294967295
    a24a:	f10a 0a01 	add.w	sl, sl, #1
    a24e:	9808      	ldr	r0, [sp, #32]
    a250:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    a254:	3001      	adds	r0, #1
    a256:	9008      	str	r0, [sp, #32]
    a258:	e7ab      	b.n	a1b2 <__ssvfscanf_r+0x6ea>
    a25a:	2f0a      	cmp	r7, #10
    a25c:	ddb6      	ble.n	a1cc <__ssvfscanf_r+0x704>
    a25e:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a262:	e7a4      	b.n	a1ae <__ssvfscanf_r+0x6e6>
    a264:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    a268:	2f08      	cmp	r7, #8
    a26a:	ddaf      	ble.n	a1cc <__ssvfscanf_r+0x704>
    a26c:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a270:	e79d      	b.n	a1ae <__ssvfscanf_r+0x6e6>
    a272:	4640      	mov	r0, r8
    a274:	4621      	mov	r1, r4
    a276:	f7ff fbc1 	bl	99fc <__ssrefill_r>
    a27a:	2800      	cmp	r0, #0
    a27c:	f43f adaf 	beq.w	9dde <__ssvfscanf_r+0x316>
    a280:	e58f      	b.n	9da2 <__ssvfscanf_r+0x2da>
    a282:	4640      	mov	r0, r8
    a284:	4621      	mov	r1, r4
    a286:	9207      	str	r2, [sp, #28]
    a288:	f7ff fbb8 	bl	99fc <__ssrefill_r>
    a28c:	9a07      	ldr	r2, [sp, #28]
    a28e:	2800      	cmp	r0, #0
    a290:	d098      	beq.n	a1c4 <__ssvfscanf_r+0x6fc>
    a292:	e79b      	b.n	a1cc <__ssvfscanf_r+0x704>
    a294:	f049 0904 	orr.w	r9, r9, #4
    a298:	783a      	ldrb	r2, [r7, #0]
    a29a:	e481      	b.n	9ba0 <__ssvfscanf_r+0xd8>
    a29c:	f640 30f9 	movw	r0, #3065	; 0xbf9
    a2a0:	2100      	movs	r1, #0
    a2a2:	f2c0 0001 	movt	r0, #1
    a2a6:	2203      	movs	r2, #3
    a2a8:	46da      	mov	sl, fp
    a2aa:	900b      	str	r0, [sp, #44]	; 0x2c
    a2ac:	910a      	str	r1, [sp, #40]	; 0x28
    a2ae:	9208      	str	r2, [sp, #32]
    a2b0:	e591      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a2b2:	783a      	ldrb	r2, [r7, #0]
    a2b4:	2a6c      	cmp	r2, #108	; 0x6c
    a2b6:	bf0a      	itet	eq
    a2b8:	f049 0902 	orreq.w	r9, r9, #2
    a2bc:	f049 0901 	orrne.w	r9, r9, #1
    a2c0:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    a2c4:	e46c      	b.n	9ba0 <__ssvfscanf_r+0xd8>
    a2c6:	f019 0f10 	tst.w	r9, #16
    a2ca:	f47f ac20 	bne.w	9b0e <__ssvfscanf_r+0x46>
    a2ce:	f019 0f04 	tst.w	r9, #4
    a2d2:	f000 8377 	beq.w	a9c4 <__ssvfscanf_r+0xefc>
    a2d6:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a2d8:	6833      	ldr	r3, [r6, #0]
    a2da:	3604      	adds	r6, #4
    a2dc:	9609      	str	r6, [sp, #36]	; 0x24
    a2de:	801d      	strh	r5, [r3, #0]
    a2e0:	e415      	b.n	9b0e <__ssvfscanf_r+0x46>
    a2e2:	f640 7341 	movw	r3, #3905	; 0xf41
    a2e6:	2008      	movs	r0, #8
    a2e8:	f2c0 0301 	movt	r3, #1
    a2ec:	2103      	movs	r1, #3
    a2ee:	46da      	mov	sl, fp
    a2f0:	930b      	str	r3, [sp, #44]	; 0x2c
    a2f2:	900a      	str	r0, [sp, #40]	; 0x28
    a2f4:	9108      	str	r1, [sp, #32]
    a2f6:	e56e      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a2f8:	f640 7041 	movw	r0, #3905	; 0xf41
    a2fc:	2110      	movs	r1, #16
    a2fe:	f2c0 0001 	movt	r0, #1
    a302:	2203      	movs	r2, #3
    a304:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    a308:	900b      	str	r0, [sp, #44]	; 0x2c
    a30a:	46da      	mov	sl, fp
    a30c:	910a      	str	r1, [sp, #40]	; 0x28
    a30e:	9208      	str	r2, [sp, #32]
    a310:	e561      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a312:	2102      	movs	r1, #2
    a314:	46da      	mov	sl, fp
    a316:	9108      	str	r1, [sp, #32]
    a318:	e55d      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a31a:	f640 7041 	movw	r0, #3905	; 0xf41
    a31e:	210a      	movs	r1, #10
    a320:	f2c0 0001 	movt	r0, #1
    a324:	2203      	movs	r2, #3
    a326:	46da      	mov	sl, fp
    a328:	900b      	str	r0, [sp, #44]	; 0x2c
    a32a:	910a      	str	r1, [sp, #40]	; 0x28
    a32c:	9208      	str	r2, [sp, #32]
    a32e:	e552      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a330:	18d3      	adds	r3, r2, r3
    a332:	46da      	mov	sl, fp
    a334:	785b      	ldrb	r3, [r3, #1]
    a336:	f013 0f01 	tst.w	r3, #1
    a33a:	f640 33f9 	movw	r3, #3065	; 0xbf9
    a33e:	bf18      	it	ne
    a340:	f049 0901 	orrne.w	r9, r9, #1
    a344:	f2c0 0301 	movt	r3, #1
    a348:	200a      	movs	r0, #10
    a34a:	2103      	movs	r1, #3
    a34c:	930b      	str	r3, [sp, #44]	; 0x2c
    a34e:	900a      	str	r0, [sp, #40]	; 0x28
    a350:	9108      	str	r1, [sp, #32]
    a352:	e540      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a354:	f003 fa6a 	bl	d82c <__sfp_lock_release>
    a358:	f04f 35ff 	mov.w	r5, #4294967295
    a35c:	e405      	b.n	9b6a <__ssvfscanf_r+0xa2>
    a35e:	f049 0910 	orr.w	r9, r9, #16
    a362:	783a      	ldrb	r2, [r7, #0]
    a364:	e41c      	b.n	9ba0 <__ssvfscanf_r+0xd8>
    a366:	fb01 fb0b 	mul.w	fp, r1, fp
    a36a:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    a36e:	4493      	add	fp, r2
    a370:	783a      	ldrb	r2, [r7, #0]
    a372:	e415      	b.n	9ba0 <__ssvfscanf_r+0xd8>
    a374:	2004      	movs	r0, #4
    a376:	46da      	mov	sl, fp
    a378:	9008      	str	r0, [sp, #32]
    a37a:	e52c      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a37c:	f049 0902 	orr.w	r9, r9, #2
    a380:	783a      	ldrb	r2, [r7, #0]
    a382:	e40d      	b.n	9ba0 <__ssvfscanf_r+0xd8>
    a384:	f640 7341 	movw	r3, #3905	; 0xf41
    a388:	2008      	movs	r0, #8
    a38a:	f2c0 0301 	movt	r3, #1
    a38e:	2103      	movs	r1, #3
    a390:	f049 0901 	orr.w	r9, r9, #1
    a394:	930b      	str	r3, [sp, #44]	; 0x2c
    a396:	46da      	mov	sl, fp
    a398:	900a      	str	r0, [sp, #40]	; 0x28
    a39a:	9108      	str	r1, [sp, #32]
    a39c:	e51b      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a39e:	f640 7241 	movw	r2, #3905	; 0xf41
    a3a2:	2310      	movs	r3, #16
    a3a4:	f2c0 0201 	movt	r2, #1
    a3a8:	f04f 0c03 	mov.w	ip, #3
    a3ac:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    a3b0:	920b      	str	r2, [sp, #44]	; 0x2c
    a3b2:	46da      	mov	sl, fp
    a3b4:	930a      	str	r3, [sp, #40]	; 0x28
    a3b6:	f8cd c020 	str.w	ip, [sp, #32]
    a3ba:	e50c      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a3bc:	4639      	mov	r1, r7
    a3be:	a86b      	add	r0, sp, #428	; 0x1ac
    a3c0:	f005 fa9c 	bl	f8fc <__sccl>
    a3c4:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    a3c8:	2201      	movs	r2, #1
    a3ca:	46da      	mov	sl, fp
    a3cc:	9208      	str	r2, [sp, #32]
    a3ce:	4607      	mov	r7, r0
    a3d0:	e501      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a3d2:	2300      	movs	r3, #0
    a3d4:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    a3d8:	46da      	mov	sl, fp
    a3da:	9308      	str	r3, [sp, #32]
    a3dc:	e4fb      	b.n	9dd6 <__ssvfscanf_r+0x30e>
    a3de:	9809      	ldr	r0, [sp, #36]	; 0x24
    a3e0:	6822      	ldr	r2, [r4, #0]
    a3e2:	6806      	ldr	r6, [r0, #0]
    a3e4:	4633      	mov	r3, r6
    a3e6:	7812      	ldrb	r2, [r2, #0]
    a3e8:	a96b      	add	r1, sp, #428	; 0x1ac
    a3ea:	5c8a      	ldrb	r2, [r1, r2]
    a3ec:	2a00      	cmp	r2, #0
    a3ee:	f000 81f6 	beq.w	a7de <__ssvfscanf_r+0xd16>
    a3f2:	6822      	ldr	r2, [r4, #0]
    a3f4:	6861      	ldr	r1, [r4, #4]
    a3f6:	3901      	subs	r1, #1
    a3f8:	6061      	str	r1, [r4, #4]
    a3fa:	f812 1b01 	ldrb.w	r1, [r2], #1
    a3fe:	f1ba 0a01 	subs.w	sl, sl, #1
    a402:	f803 1b01 	strb.w	r1, [r3], #1
    a406:	6022      	str	r2, [r4, #0]
    a408:	f000 81e9 	beq.w	a7de <__ssvfscanf_r+0xd16>
    a40c:	6861      	ldr	r1, [r4, #4]
    a40e:	2900      	cmp	r1, #0
    a410:	dce9      	bgt.n	a3e6 <__ssvfscanf_r+0x91e>
    a412:	4640      	mov	r0, r8
    a414:	4621      	mov	r1, r4
    a416:	9306      	str	r3, [sp, #24]
    a418:	f7ff faf0 	bl	99fc <__ssrefill_r>
    a41c:	9b06      	ldr	r3, [sp, #24]
    a41e:	2800      	cmp	r0, #0
    a420:	f040 81da 	bne.w	a7d8 <__ssvfscanf_r+0xd10>
    a424:	6822      	ldr	r2, [r4, #0]
    a426:	e7de      	b.n	a3e6 <__ssvfscanf_r+0x91e>
    a428:	eb0b 0107 	add.w	r1, fp, r7
    a42c:	b991      	cbnz	r1, a454 <__ssvfscanf_r+0x98c>
    a42e:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    a432:	f806 0b01 	strb.w	r0, [r6], #1
    a436:	6861      	ldr	r1, [r4, #4]
    a438:	3501      	adds	r5, #1
    a43a:	3901      	subs	r1, #1
    a43c:	6061      	str	r1, [r4, #4]
    a43e:	2900      	cmp	r1, #0
    a440:	bfc4      	itt	gt
    a442:	f10e 0101 	addgt.w	r1, lr, #1
    a446:	6021      	strgt	r1, [r4, #0]
    a448:	f340 81ba 	ble.w	a7c0 <__ssvfscanf_r+0xcf8>
    a44c:	f1ba 0a01 	subs.w	sl, sl, #1
    a450:	f47f ae21 	bne.w	a096 <__ssvfscanf_r+0x5ce>
    a454:	930e      	str	r3, [sp, #56]	; 0x38
    a456:	4690      	mov	r8, r2
    a458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a45a:	463b      	mov	r3, r7
    a45c:	9f11      	ldr	r7, [sp, #68]	; 0x44
    a45e:	b10a      	cbz	r2, a464 <__ssvfscanf_r+0x99c>
    a460:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    a464:	3b01      	subs	r3, #1
    a466:	2b01      	cmp	r3, #1
    a468:	f240 8323 	bls.w	aab2 <__ssvfscanf_r+0xfea>
    a46c:	f10b 33ff 	add.w	r3, fp, #4294967295
    a470:	2b06      	cmp	r3, #6
    a472:	d821      	bhi.n	a4b8 <__ssvfscanf_r+0x9f0>
    a474:	f1bb 0f02 	cmp.w	fp, #2
    a478:	f240 830f 	bls.w	aa9a <__ssvfscanf_r+0xfd2>
    a47c:	f1bb 0f03 	cmp.w	fp, #3
    a480:	d01a      	beq.n	a4b8 <__ssvfscanf_r+0x9f0>
    a482:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    a486:	46da      	mov	sl, fp
    a488:	46b1      	mov	r9, r6
    a48a:	f10a 3aff 	add.w	sl, sl, #4294967295
    a48e:	4640      	mov	r0, r8
    a490:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a494:	4622      	mov	r2, r4
    a496:	fa5f fa8a 	uxtb.w	sl, sl
    a49a:	f7ff facd 	bl	9a38 <_sungetc_r>
    a49e:	f1ba 0f03 	cmp.w	sl, #3
    a4a2:	d8f2      	bhi.n	a48a <__ssvfscanf_r+0x9c2>
    a4a4:	f1ab 0304 	sub.w	r3, fp, #4
    a4a8:	3d01      	subs	r5, #1
    a4aa:	464e      	mov	r6, r9
    a4ac:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    a4b0:	b2db      	uxtb	r3, r3
    a4b2:	1aed      	subs	r5, r5, r3
    a4b4:	43db      	mvns	r3, r3
    a4b6:	18f6      	adds	r6, r6, r3
    a4b8:	f419 7f80 	tst.w	r9, #256	; 0x100
    a4bc:	d016      	beq.n	a4ec <__ssvfscanf_r+0xa24>
    a4be:	f419 6f80 	tst.w	r9, #1024	; 0x400
    a4c2:	f040 830b 	bne.w	aadc <__ssvfscanf_r+0x1014>
    a4c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a4ca:	3d01      	subs	r5, #1
    a4cc:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    a4d0:	bf18      	it	ne
    a4d2:	2301      	movne	r3, #1
    a4d4:	2945      	cmp	r1, #69	; 0x45
    a4d6:	bf0c      	ite	eq
    a4d8:	2300      	moveq	r3, #0
    a4da:	f003 0301 	andne.w	r3, r3, #1
    a4de:	2b00      	cmp	r3, #0
    a4e0:	f040 8259 	bne.w	a996 <__ssvfscanf_r+0xece>
    a4e4:	4640      	mov	r0, r8
    a4e6:	4622      	mov	r2, r4
    a4e8:	f7ff faa6 	bl	9a38 <_sungetc_r>
    a4ec:	f019 0210 	ands.w	r2, r9, #16
    a4f0:	f47f ab0d 	bne.w	9b0e <__ssvfscanf_r+0x46>
    a4f4:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    a4f8:	7032      	strb	r2, [r6, #0]
    a4fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    a4fe:	f000 8240 	beq.w	a982 <__ssvfscanf_r+0xeba>
    a502:	9810      	ldr	r0, [sp, #64]	; 0x40
    a504:	2800      	cmp	r0, #0
    a506:	f040 8224 	bne.w	a952 <__ssvfscanf_r+0xe8a>
    a50a:	2200      	movs	r2, #0
    a50c:	4640      	mov	r0, r8
    a50e:	a913      	add	r1, sp, #76	; 0x4c
    a510:	f005 fb6a 	bl	fbe8 <_strtod_r>
    a514:	f019 0f01 	tst.w	r9, #1
    a518:	4682      	mov	sl, r0
    a51a:	468b      	mov	fp, r1
    a51c:	f000 81e8 	beq.w	a8f0 <__ssvfscanf_r+0xe28>
    a520:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a522:	1d16      	adds	r6, r2, #4
    a524:	6813      	ldr	r3, [r2, #0]
    a526:	e9c3 ab00 	strd	sl, fp, [r3]
    a52a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a52c:	9609      	str	r6, [sp, #36]	; 0x24
    a52e:	3301      	adds	r3, #1
    a530:	930c      	str	r3, [sp, #48]	; 0x30
    a532:	f7ff baec 	b.w	9b0e <__ssvfscanf_r+0x46>
    a536:	f419 7f80 	tst.w	r9, #256	; 0x100
    a53a:	f43f af75 	beq.w	a428 <__ssvfscanf_r+0x960>
    a53e:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    a542:	3301      	adds	r3, #1
    a544:	f1b8 0f00 	cmp.w	r8, #0
    a548:	f43f af75 	beq.w	a436 <__ssvfscanf_r+0x96e>
    a54c:	f108 38ff 	add.w	r8, r8, #4294967295
    a550:	f10a 0a01 	add.w	sl, sl, #1
    a554:	e76f      	b.n	a436 <__ssvfscanf_r+0x96e>
    a556:	f419 7f00 	tst.w	r9, #512	; 0x200
    a55a:	f43f af7b 	beq.w	a454 <__ssvfscanf_r+0x98c>
    a55e:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    a562:	930f      	str	r3, [sp, #60]	; 0x3c
    a564:	e765      	b.n	a432 <__ssvfscanf_r+0x96a>
    a566:	f019 0f80 	tst.w	r9, #128	; 0x80
    a56a:	f43f af73 	beq.w	a454 <__ssvfscanf_r+0x98c>
    a56e:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    a572:	e75e      	b.n	a432 <__ssvfscanf_r+0x96a>
    a574:	f1bb 0f06 	cmp.w	fp, #6
    a578:	f47f af6c 	bne.w	a454 <__ssvfscanf_r+0x98c>
    a57c:	f04f 0b07 	mov.w	fp, #7
    a580:	e757      	b.n	a432 <__ssvfscanf_r+0x96a>
    a582:	f1d7 0101 	rsbs	r1, r7, #1
    a586:	bf38      	it	cc
    a588:	2100      	movcc	r1, #0
    a58a:	2b00      	cmp	r3, #0
    a58c:	bf14      	ite	ne
    a58e:	2100      	movne	r1, #0
    a590:	f001 0101 	andeq.w	r1, r1, #1
    a594:	2900      	cmp	r1, #0
    a596:	f000 8133 	beq.w	a800 <__ssvfscanf_r+0xd38>
    a59a:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a59e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a5a2:	f000 81d1 	beq.w	a948 <__ssvfscanf_r+0xe80>
    a5a6:	f1bb 0f01 	cmp.w	fp, #1
    a5aa:	bf14      	ite	ne
    a5ac:	2100      	movne	r1, #0
    a5ae:	2101      	moveq	r1, #1
    a5b0:	f1bb 0f04 	cmp.w	fp, #4
    a5b4:	bf08      	it	eq
    a5b6:	f041 0101 	orreq.w	r1, r1, #1
    a5ba:	2900      	cmp	r1, #0
    a5bc:	f43f af4a 	beq.w	a454 <__ssvfscanf_r+0x98c>
    a5c0:	f10b 0b01 	add.w	fp, fp, #1
    a5c4:	fa5f fb8b 	uxtb.w	fp, fp
    a5c8:	e733      	b.n	a432 <__ssvfscanf_r+0x96a>
    a5ca:	f1bb 0f07 	cmp.w	fp, #7
    a5ce:	f47f af41 	bne.w	a454 <__ssvfscanf_r+0x98c>
    a5d2:	f04f 0b08 	mov.w	fp, #8
    a5d6:	e72c      	b.n	a432 <__ssvfscanf_r+0x96a>
    a5d8:	f1db 0101 	rsbs	r1, fp, #1
    a5dc:	bf38      	it	cc
    a5de:	2100      	movcc	r1, #0
    a5e0:	2b00      	cmp	r3, #0
    a5e2:	bf14      	ite	ne
    a5e4:	2100      	movne	r1, #0
    a5e6:	f001 0101 	andeq.w	r1, r1, #1
    a5ea:	b129      	cbz	r1, a5f8 <__ssvfscanf_r+0xb30>
    a5ec:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a5f0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a5f4:	f000 81e0 	beq.w	a9b8 <__ssvfscanf_r+0xef0>
    a5f8:	f1bb 0f03 	cmp.w	fp, #3
    a5fc:	bf14      	ite	ne
    a5fe:	2100      	movne	r1, #0
    a600:	2101      	moveq	r1, #1
    a602:	f1bb 0f05 	cmp.w	fp, #5
    a606:	bf08      	it	eq
    a608:	f041 0101 	orreq.w	r1, r1, #1
    a60c:	2900      	cmp	r1, #0
    a60e:	d1d7      	bne.n	a5c0 <__ssvfscanf_r+0xaf8>
    a610:	e720      	b.n	a454 <__ssvfscanf_r+0x98c>
    a612:	f1bb 0f02 	cmp.w	fp, #2
    a616:	f47f af1d 	bne.w	a454 <__ssvfscanf_r+0x98c>
    a61a:	f04f 0b03 	mov.w	fp, #3
    a61e:	e708      	b.n	a432 <__ssvfscanf_r+0x96a>
    a620:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    a624:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    a628:	d006      	beq.n	a638 <__ssvfscanf_r+0xb70>
    a62a:	1e19      	subs	r1, r3, #0
    a62c:	bf18      	it	ne
    a62e:	2101      	movne	r1, #1
    a630:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    a634:	f43f af0e 	beq.w	a454 <__ssvfscanf_r+0x98c>
    a638:	f419 7f00 	tst.w	r9, #512	; 0x200
    a63c:	d103      	bne.n	a646 <__ssvfscanf_r+0xb7e>
    a63e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a640:	9608      	str	r6, [sp, #32]
    a642:	1a5b      	subs	r3, r3, r1
    a644:	9310      	str	r3, [sp, #64]	; 0x40
    a646:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a64a:	2300      	movs	r3, #0
    a64c:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    a650:	e6ef      	b.n	a432 <__ssvfscanf_r+0x96a>
    a652:	2f01      	cmp	r7, #1
    a654:	f47f aefe 	bne.w	a454 <__ssvfscanf_r+0x98c>
    a658:	2702      	movs	r7, #2
    a65a:	e6ea      	b.n	a432 <__ssvfscanf_r+0x96a>
    a65c:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    a660:	f240 1a5d 	movw	sl, #349	; 0x15d
    a664:	3a01      	subs	r2, #1
    a666:	e503      	b.n	a070 <__ssvfscanf_r+0x5a8>
    a668:	f019 0910 	ands.w	r9, r9, #16
    a66c:	d129      	bne.n	a6c2 <__ssvfscanf_r+0xbfa>
    a66e:	9809      	ldr	r0, [sp, #36]	; 0x24
    a670:	4656      	mov	r6, sl
    a672:	46d1      	mov	r9, sl
    a674:	46aa      	mov	sl, r5
    a676:	f8d0 b000 	ldr.w	fp, [r0]
    a67a:	6865      	ldr	r5, [r4, #4]
    a67c:	4658      	mov	r0, fp
    a67e:	42ae      	cmp	r6, r5
    a680:	462a      	mov	r2, r5
    a682:	f240 81f7 	bls.w	aa74 <__ssvfscanf_r+0xfac>
    a686:	6821      	ldr	r1, [r4, #0]
    a688:	1b76      	subs	r6, r6, r5
    a68a:	f004 f8eb 	bl	e864 <memcpy>
    a68e:	6823      	ldr	r3, [r4, #0]
    a690:	2100      	movs	r1, #0
    a692:	4640      	mov	r0, r8
    a694:	6061      	str	r1, [r4, #4]
    a696:	195b      	adds	r3, r3, r5
    a698:	4621      	mov	r1, r4
    a69a:	6023      	str	r3, [r4, #0]
    a69c:	44ab      	add	fp, r5
    a69e:	f7ff f9ad 	bl	99fc <__ssrefill_r>
    a6a2:	2800      	cmp	r0, #0
    a6a4:	d0e9      	beq.n	a67a <__ssvfscanf_r+0xbb2>
    a6a6:	4655      	mov	r5, sl
    a6a8:	ebb9 0a06 	subs.w	sl, r9, r6
    a6ac:	f43f ab79 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    a6b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a6b2:	4455      	add	r5, sl
    a6b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a6b6:	3204      	adds	r2, #4
    a6b8:	9209      	str	r2, [sp, #36]	; 0x24
    a6ba:	3301      	adds	r3, #1
    a6bc:	930c      	str	r3, [sp, #48]	; 0x30
    a6be:	f7ff ba26 	b.w	9b0e <__ssvfscanf_r+0x46>
    a6c2:	6863      	ldr	r3, [r4, #4]
    a6c4:	4640      	mov	r0, r8
    a6c6:	4621      	mov	r1, r4
    a6c8:	4553      	cmp	r3, sl
    a6ca:	f280 81af 	bge.w	aa2c <__ssvfscanf_r+0xf64>
    a6ce:	6822      	ldr	r2, [r4, #0]
    a6d0:	18f6      	adds	r6, r6, r3
    a6d2:	ebc3 0a0a 	rsb	sl, r3, sl
    a6d6:	18d3      	adds	r3, r2, r3
    a6d8:	6023      	str	r3, [r4, #0]
    a6da:	f7ff f98f 	bl	99fc <__ssrefill_r>
    a6de:	2800      	cmp	r0, #0
    a6e0:	d0ef      	beq.n	a6c2 <__ssvfscanf_r+0xbfa>
    a6e2:	2e00      	cmp	r6, #0
    a6e4:	f43f ab5d 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    a6e8:	19ad      	adds	r5, r5, r6
    a6ea:	f7ff ba10 	b.w	9b0e <__ssvfscanf_r+0x46>
    a6ee:	4648      	mov	r0, r9
    a6f0:	4621      	mov	r1, r4
    a6f2:	f7ff f983 	bl	99fc <__ssrefill_r>
    a6f6:	2800      	cmp	r0, #0
    a6f8:	f43f aca9 	beq.w	a04e <__ssvfscanf_r+0x586>
    a6fc:	4655      	mov	r5, sl
    a6fe:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a700:	46c8      	mov	r8, r9
    a702:	2e00      	cmp	r6, #0
    a704:	f43f aca8 	beq.w	a058 <__ssvfscanf_r+0x590>
    a708:	f7ff bb4b 	b.w	9da2 <__ssvfscanf_r+0x2da>
    a70c:	f019 0f10 	tst.w	r9, #16
    a710:	bf1c      	itt	ne
    a712:	4699      	movne	r9, r3
    a714:	6823      	ldrne	r3, [r4, #0]
    a716:	d12f      	bne.n	a778 <__ssvfscanf_r+0xcb0>
    a718:	9809      	ldr	r0, [sp, #36]	; 0x24
    a71a:	6822      	ldr	r2, [r4, #0]
    a71c:	f8d0 9000 	ldr.w	r9, [r0]
    a720:	464b      	mov	r3, r9
    a722:	7811      	ldrb	r1, [r2, #0]
    a724:	6832      	ldr	r2, [r6, #0]
    a726:	188a      	adds	r2, r1, r2
    a728:	7852      	ldrb	r2, [r2, #1]
    a72a:	f012 0f08 	tst.w	r2, #8
    a72e:	f040 80b0 	bne.w	a892 <__ssvfscanf_r+0xdca>
    a732:	6822      	ldr	r2, [r4, #0]
    a734:	6861      	ldr	r1, [r4, #4]
    a736:	3901      	subs	r1, #1
    a738:	6061      	str	r1, [r4, #4]
    a73a:	f812 1b01 	ldrb.w	r1, [r2], #1
    a73e:	f1ba 0a01 	subs.w	sl, sl, #1
    a742:	f803 1b01 	strb.w	r1, [r3], #1
    a746:	6022      	str	r2, [r4, #0]
    a748:	f000 80a3 	beq.w	a892 <__ssvfscanf_r+0xdca>
    a74c:	6861      	ldr	r1, [r4, #4]
    a74e:	2900      	cmp	r1, #0
    a750:	dce7      	bgt.n	a722 <__ssvfscanf_r+0xc5a>
    a752:	4640      	mov	r0, r8
    a754:	4621      	mov	r1, r4
    a756:	9306      	str	r3, [sp, #24]
    a758:	f7ff f950 	bl	99fc <__ssrefill_r>
    a75c:	9b06      	ldr	r3, [sp, #24]
    a75e:	2800      	cmp	r0, #0
    a760:	f040 8097 	bne.w	a892 <__ssvfscanf_r+0xdca>
    a764:	6822      	ldr	r2, [r4, #0]
    a766:	e7dc      	b.n	a722 <__ssvfscanf_r+0xc5a>
    a768:	4640      	mov	r0, r8
    a76a:	4621      	mov	r1, r4
    a76c:	f7ff f946 	bl	99fc <__ssrefill_r>
    a770:	2800      	cmp	r0, #0
    a772:	f47f ad4b 	bne.w	a20c <__ssvfscanf_r+0x744>
    a776:	6823      	ldr	r3, [r4, #0]
    a778:	7819      	ldrb	r1, [r3, #0]
    a77a:	3301      	adds	r3, #1
    a77c:	6832      	ldr	r2, [r6, #0]
    a77e:	188a      	adds	r2, r1, r2
    a780:	7852      	ldrb	r2, [r2, #1]
    a782:	f012 0f08 	tst.w	r2, #8
    a786:	f47f ad41 	bne.w	a20c <__ssvfscanf_r+0x744>
    a78a:	6862      	ldr	r2, [r4, #4]
    a78c:	f109 0901 	add.w	r9, r9, #1
    a790:	6023      	str	r3, [r4, #0]
    a792:	3a01      	subs	r2, #1
    a794:	45d1      	cmp	r9, sl
    a796:	6062      	str	r2, [r4, #4]
    a798:	f43f ad38 	beq.w	a20c <__ssvfscanf_r+0x744>
    a79c:	2a00      	cmp	r2, #0
    a79e:	dceb      	bgt.n	a778 <__ssvfscanf_r+0xcb0>
    a7a0:	e7e2      	b.n	a768 <__ssvfscanf_r+0xca0>
    a7a2:	f110 0f02 	cmn.w	r0, #2
    a7a6:	f43f ac4e 	beq.w	a046 <__ssvfscanf_r+0x57e>
    a7aa:	9a08      	ldr	r2, [sp, #32]
    a7ac:	44b2      	add	sl, r6
    a7ae:	3d01      	subs	r5, #1
    a7b0:	2a00      	cmp	r2, #0
    a7b2:	f47f ac47 	bne.w	a044 <__ssvfscanf_r+0x57c>
    a7b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a7b8:	9e08      	ldr	r6, [sp, #32]
    a7ba:	3304      	adds	r3, #4
    a7bc:	930f      	str	r3, [sp, #60]	; 0x3c
    a7be:	e442      	b.n	a046 <__ssvfscanf_r+0x57e>
    a7c0:	4610      	mov	r0, r2
    a7c2:	4621      	mov	r1, r4
    a7c4:	9207      	str	r2, [sp, #28]
    a7c6:	9306      	str	r3, [sp, #24]
    a7c8:	f7ff f918 	bl	99fc <__ssrefill_r>
    a7cc:	9a07      	ldr	r2, [sp, #28]
    a7ce:	9b06      	ldr	r3, [sp, #24]
    a7d0:	2800      	cmp	r0, #0
    a7d2:	f43f ae3b 	beq.w	a44c <__ssvfscanf_r+0x984>
    a7d6:	e63d      	b.n	a454 <__ssvfscanf_r+0x98c>
    a7d8:	429e      	cmp	r6, r3
    a7da:	f43f aae2 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    a7de:	1b9e      	subs	r6, r3, r6
    a7e0:	f43f a9c0 	beq.w	9b64 <__ssvfscanf_r+0x9c>
    a7e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a7e6:	19ad      	adds	r5, r5, r6
    a7e8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a7ec:	3204      	adds	r2, #4
    a7ee:	9209      	str	r2, [sp, #36]	; 0x24
    a7f0:	f10c 0c01 	add.w	ip, ip, #1
    a7f4:	2200      	movs	r2, #0
    a7f6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a7fa:	701a      	strb	r2, [r3, #0]
    a7fc:	f7ff b987 	b.w	9b0e <__ssvfscanf_r+0x46>
    a800:	2f02      	cmp	r7, #2
    a802:	f47f aed0 	bne.w	a5a6 <__ssvfscanf_r+0xade>
    a806:	3701      	adds	r7, #1
    a808:	e613      	b.n	a432 <__ssvfscanf_r+0x96a>
    a80a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    a80c:	6831      	ldr	r1, [r6, #0]
    a80e:	4589      	cmp	r9, r1
    a810:	f43f aac7 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    a814:	6861      	ldr	r1, [r4, #4]
    a816:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a81a:	3201      	adds	r2, #1
    a81c:	a8ab      	add	r0, sp, #684	; 0x2ac
    a81e:	f80c 3009 	strb.w	r3, [ip, r9]
    a822:	3901      	subs	r1, #1
    a824:	6022      	str	r2, [r4, #0]
    a826:	f109 0901 	add.w	r9, r9, #1
    a82a:	2208      	movs	r2, #8
    a82c:	6061      	str	r1, [r4, #4]
    a82e:	2100      	movs	r1, #0
    a830:	aeab      	add	r6, sp, #684	; 0x2ac
    a832:	f004 f93b 	bl	eaac <memset>
    a836:	4640      	mov	r0, r8
    a838:	4629      	mov	r1, r5
    a83a:	aa13      	add	r2, sp, #76	; 0x4c
    a83c:	464b      	mov	r3, r9
    a83e:	9600      	str	r6, [sp, #0]
    a840:	f003 ff8c 	bl	e75c <_mbrtowc_r>
    a844:	f1b0 3fff 	cmp.w	r0, #4294967295
    a848:	f43f aaab 	beq.w	9da2 <__ssvfscanf_r+0x2da>
    a84c:	2800      	cmp	r0, #0
    a84e:	d159      	bne.n	a904 <__ssvfscanf_r+0xe3c>
    a850:	6028      	str	r0, [r5, #0]
    a852:	f003 fbeb 	bl	e02c <iswspace>
    a856:	4603      	mov	r3, r0
    a858:	2800      	cmp	r0, #0
    a85a:	f000 80a4 	beq.w	a9a6 <__ssvfscanf_r+0xede>
    a85e:	465b      	mov	r3, fp
    a860:	46ab      	mov	fp, r5
    a862:	463d      	mov	r5, r7
    a864:	461f      	mov	r7, r3
    a866:	f1b9 0f00 	cmp.w	r9, #0
    a86a:	f43f ab8c 	beq.w	9f86 <__ssvfscanf_r+0x4be>
    a86e:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a872:	46a2      	mov	sl, r4
    a874:	eb0c 0609 	add.w	r6, ip, r9
    a878:	464c      	mov	r4, r9
    a87a:	3c01      	subs	r4, #1
    a87c:	4640      	mov	r0, r8
    a87e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a882:	4652      	mov	r2, sl
    a884:	f7ff f8d8 	bl	9a38 <_sungetc_r>
    a888:	2c00      	cmp	r4, #0
    a88a:	d1f6      	bne.n	a87a <__ssvfscanf_r+0xdb2>
    a88c:	4654      	mov	r4, sl
    a88e:	f7ff bb7a 	b.w	9f86 <__ssvfscanf_r+0x4be>
    a892:	9909      	ldr	r1, [sp, #36]	; 0x24
    a894:	ebc9 0505 	rsb	r5, r9, r5
    a898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a89a:	18ed      	adds	r5, r5, r3
    a89c:	3104      	adds	r1, #4
    a89e:	9109      	str	r1, [sp, #36]	; 0x24
    a8a0:	3201      	adds	r2, #1
    a8a2:	920c      	str	r2, [sp, #48]	; 0x30
    a8a4:	2200      	movs	r2, #0
    a8a6:	701a      	strb	r2, [r3, #0]
    a8a8:	f7ff b931 	b.w	9b0e <__ssvfscanf_r+0x46>
    a8ac:	f889 2000 	strb.w	r2, [r9]
    a8b0:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a8b4:	f8cd c01c 	str.w	ip, [sp, #28]
    a8b8:	4640      	mov	r0, r8
    a8ba:	4651      	mov	r1, sl
    a8bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a8be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a8c0:	47b0      	blx	r6
    a8c2:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a8c6:	f01c 0f20 	tst.w	ip, #32
    a8ca:	d033      	beq.n	a934 <__ssvfscanf_r+0xe6c>
    a8cc:	9909      	ldr	r1, [sp, #36]	; 0x24
    a8ce:	680b      	ldr	r3, [r1, #0]
    a8d0:	3104      	adds	r1, #4
    a8d2:	9109      	str	r1, [sp, #36]	; 0x24
    a8d4:	6018      	str	r0, [r3, #0]
    a8d6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a8da:	f10c 0c01 	add.w	ip, ip, #1
    a8de:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a8e2:	e48f      	b.n	a204 <__ssvfscanf_r+0x73c>
    a8e4:	2e00      	cmp	r6, #0
    a8e6:	f43f a93d 	beq.w	9b64 <__ssvfscanf_r+0x9c>
    a8ea:	19ad      	adds	r5, r5, r6
    a8ec:	f7ff b90f 	b.w	9b0e <__ssvfscanf_r+0x46>
    a8f0:	f019 0302 	ands.w	r3, r9, #2
    a8f4:	f000 8089 	beq.w	aa0a <__ssvfscanf_r+0xf42>
    a8f8:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a8fa:	6833      	ldr	r3, [r6, #0]
    a8fc:	3604      	adds	r6, #4
    a8fe:	e9c3 ab00 	strd	sl, fp, [r3]
    a902:	e612      	b.n	a52a <__ssvfscanf_r+0xa62>
    a904:	f110 0f02 	cmn.w	r0, #2
    a908:	d17d      	bne.n	aa06 <__ssvfscanf_r+0xf3e>
    a90a:	6863      	ldr	r3, [r4, #4]
    a90c:	2b00      	cmp	r3, #0
    a90e:	f73f ab23 	bgt.w	9f58 <__ssvfscanf_r+0x490>
    a912:	4640      	mov	r0, r8
    a914:	4621      	mov	r1, r4
    a916:	f7ff f871 	bl	99fc <__ssrefill_r>
    a91a:	2800      	cmp	r0, #0
    a91c:	f43f ab1c 	beq.w	9f58 <__ssvfscanf_r+0x490>
    a920:	465b      	mov	r3, fp
    a922:	46ab      	mov	fp, r5
    a924:	463d      	mov	r5, r7
    a926:	461f      	mov	r7, r3
    a928:	f1b9 0f00 	cmp.w	r9, #0
    a92c:	f47f aa39 	bne.w	9da2 <__ssvfscanf_r+0x2da>
    a930:	f7ff bb29 	b.w	9f86 <__ssvfscanf_r+0x4be>
    a934:	f01c 0f04 	tst.w	ip, #4
    a938:	f000 8083 	beq.w	aa42 <__ssvfscanf_r+0xf7a>
    a93c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a93e:	6813      	ldr	r3, [r2, #0]
    a940:	3204      	adds	r2, #4
    a942:	9209      	str	r2, [sp, #36]	; 0x24
    a944:	8018      	strh	r0, [r3, #0]
    a946:	e7c6      	b.n	a8d6 <__ssvfscanf_r+0xe0e>
    a948:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a94c:	2701      	movs	r7, #1
    a94e:	2300      	movs	r3, #0
    a950:	e56f      	b.n	a432 <__ssvfscanf_r+0x96a>
    a952:	9b08      	ldr	r3, [sp, #32]
    a954:	4640      	mov	r0, r8
    a956:	1c59      	adds	r1, r3, #1
    a958:	230a      	movs	r3, #10
    a95a:	f006 f94d 	bl	10bf8 <_strtol_r>
    a95e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    a960:	1b82      	subs	r2, r0, r6
    a962:	9808      	ldr	r0, [sp, #32]
    a964:	f8dd c00c 	ldr.w	ip, [sp, #12]
    a968:	4584      	cmp	ip, r0
    a96a:	bf9c      	itt	ls
    a96c:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    a970:	9108      	strls	r1, [sp, #32]
    a972:	f642 618c 	movw	r1, #11916	; 0x2e8c
    a976:	9808      	ldr	r0, [sp, #32]
    a978:	f2c0 0101 	movt	r1, #1
    a97c:	f7fd fc40 	bl	8200 <sprintf>
    a980:	e5c3      	b.n	a50a <__ssvfscanf_r+0xa42>
    a982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a984:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    a988:	ebb3 020c 	subs.w	r2, r3, ip
    a98c:	f43f adbd 	beq.w	a50a <__ssvfscanf_r+0xa42>
    a990:	4252      	negs	r2, r2
    a992:	9608      	str	r6, [sp, #32]
    a994:	e7e5      	b.n	a962 <__ssvfscanf_r+0xe9a>
    a996:	4640      	mov	r0, r8
    a998:	4622      	mov	r2, r4
    a99a:	f7ff f84d 	bl	9a38 <_sungetc_r>
    a99e:	3d01      	subs	r5, #1
    a9a0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a9a4:	e59e      	b.n	a4e4 <__ssvfscanf_r+0xa1c>
    a9a6:	9808      	ldr	r0, [sp, #32]
    a9a8:	444f      	add	r7, r9
    a9aa:	f10a 3aff 	add.w	sl, sl, #4294967295
    a9ae:	bb08      	cbnz	r0, a9f4 <__ssvfscanf_r+0xf2c>
    a9b0:	3504      	adds	r5, #4
    a9b2:	f8dd 9020 	ldr.w	r9, [sp, #32]
    a9b6:	e7a8      	b.n	a90a <__ssvfscanf_r+0xe42>
    a9b8:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a9bc:	f04f 0b01 	mov.w	fp, #1
    a9c0:	2300      	movs	r3, #0
    a9c2:	e536      	b.n	a432 <__ssvfscanf_r+0x96a>
    a9c4:	f019 0f01 	tst.w	r9, #1
    a9c8:	d10d      	bne.n	a9e6 <__ssvfscanf_r+0xf1e>
    a9ca:	f019 0f02 	tst.w	r9, #2
    a9ce:	d013      	beq.n	a9f8 <__ssvfscanf_r+0xf30>
    a9d0:	9909      	ldr	r1, [sp, #36]	; 0x24
    a9d2:	680b      	ldr	r3, [r1, #0]
    a9d4:	3104      	adds	r1, #4
    a9d6:	9109      	str	r1, [sp, #36]	; 0x24
    a9d8:	4628      	mov	r0, r5
    a9da:	ea4f 71e0 	mov.w	r1, r0, asr #31
    a9de:	e9c3 0100 	strd	r0, r1, [r3]
    a9e2:	f7ff b894 	b.w	9b0e <__ssvfscanf_r+0x46>
    a9e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    a9e8:	6803      	ldr	r3, [r0, #0]
    a9ea:	3004      	adds	r0, #4
    a9ec:	9009      	str	r0, [sp, #36]	; 0x24
    a9ee:	601d      	str	r5, [r3, #0]
    a9f0:	f7ff b88d 	b.w	9b0e <__ssvfscanf_r+0x46>
    a9f4:	4699      	mov	r9, r3
    a9f6:	e788      	b.n	a90a <__ssvfscanf_r+0xe42>
    a9f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a9fa:	6813      	ldr	r3, [r2, #0]
    a9fc:	3204      	adds	r2, #4
    a9fe:	9209      	str	r2, [sp, #36]	; 0x24
    aa00:	601d      	str	r5, [r3, #0]
    aa02:	f7ff b884 	b.w	9b0e <__ssvfscanf_r+0x46>
    aa06:	6828      	ldr	r0, [r5, #0]
    aa08:	e723      	b.n	a852 <__ssvfscanf_r+0xd8a>
    aa0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aa0c:	9306      	str	r3, [sp, #24]
    aa0e:	1d16      	adds	r6, r2, #4
    aa10:	f8d2 9000 	ldr.w	r9, [r2]
    aa14:	f004 ff50 	bl	f8b8 <__isnand>
    aa18:	9b06      	ldr	r3, [sp, #24]
    aa1a:	2800      	cmp	r0, #0
    aa1c:	d155      	bne.n	aaca <__ssvfscanf_r+0x1002>
    aa1e:	4650      	mov	r0, sl
    aa20:	4659      	mov	r1, fp
    aa22:	f007 fb4b 	bl	120bc <__aeabi_d2f>
    aa26:	f8c9 0000 	str.w	r0, [r9]
    aa2a:	e57e      	b.n	a52a <__ssvfscanf_r+0xa62>
    aa2c:	6822      	ldr	r2, [r4, #0]
    aa2e:	4456      	add	r6, sl
    aa30:	ebca 0303 	rsb	r3, sl, r3
    aa34:	19ad      	adds	r5, r5, r6
    aa36:	6063      	str	r3, [r4, #4]
    aa38:	eb02 030a 	add.w	r3, r2, sl
    aa3c:	6023      	str	r3, [r4, #0]
    aa3e:	f7ff b866 	b.w	9b0e <__ssvfscanf_r+0x46>
    aa42:	f01c 0201 	ands.w	r2, ip, #1
    aa46:	d122      	bne.n	aa8e <__ssvfscanf_r+0xfc6>
    aa48:	f01c 0f02 	tst.w	ip, #2
    aa4c:	d01f      	beq.n	aa8e <__ssvfscanf_r+0xfc6>
    aa4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    aa50:	f640 7341 	movw	r3, #3905	; 0xf41
    aa54:	f2c0 0301 	movt	r3, #1
    aa58:	4651      	mov	r1, sl
    aa5a:	4298      	cmp	r0, r3
    aa5c:	4640      	mov	r0, r8
    aa5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aa60:	d039      	beq.n	aad6 <__ssvfscanf_r+0x100e>
    aa62:	f006 f975 	bl	10d50 <_strtoll_r>
    aa66:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aa68:	6813      	ldr	r3, [r2, #0]
    aa6a:	3204      	adds	r2, #4
    aa6c:	9209      	str	r2, [sp, #36]	; 0x24
    aa6e:	6059      	str	r1, [r3, #4]
    aa70:	6018      	str	r0, [r3, #0]
    aa72:	e730      	b.n	a8d6 <__ssvfscanf_r+0xe0e>
    aa74:	4632      	mov	r2, r6
    aa76:	6821      	ldr	r1, [r4, #0]
    aa78:	f003 fef4 	bl	e864 <memcpy>
    aa7c:	6862      	ldr	r2, [r4, #4]
    aa7e:	6823      	ldr	r3, [r4, #0]
    aa80:	4655      	mov	r5, sl
    aa82:	1b92      	subs	r2, r2, r6
    aa84:	46ca      	mov	sl, r9
    aa86:	199e      	adds	r6, r3, r6
    aa88:	6062      	str	r2, [r4, #4]
    aa8a:	6026      	str	r6, [r4, #0]
    aa8c:	e610      	b.n	a6b0 <__ssvfscanf_r+0xbe8>
    aa8e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    aa90:	6833      	ldr	r3, [r6, #0]
    aa92:	3604      	adds	r6, #4
    aa94:	9609      	str	r6, [sp, #36]	; 0x24
    aa96:	6018      	str	r0, [r3, #0]
    aa98:	e71d      	b.n	a8d6 <__ssvfscanf_r+0xe0e>
    aa9a:	ad13      	add	r5, sp, #76	; 0x4c
    aa9c:	e003      	b.n	aaa6 <__ssvfscanf_r+0xfde>
    aa9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    aaa2:	f7fe ffc9 	bl	9a38 <_sungetc_r>
    aaa6:	42b5      	cmp	r5, r6
    aaa8:	4640      	mov	r0, r8
    aaaa:	4622      	mov	r2, r4
    aaac:	d3f7      	bcc.n	aa9e <__ssvfscanf_r+0xfd6>
    aaae:	f7ff b859 	b.w	9b64 <__ssvfscanf_r+0x9c>
    aab2:	ad13      	add	r5, sp, #76	; 0x4c
    aab4:	e003      	b.n	aabe <__ssvfscanf_r+0xff6>
    aab6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    aaba:	f7fe ffbd 	bl	9a38 <_sungetc_r>
    aabe:	42b5      	cmp	r5, r6
    aac0:	4640      	mov	r0, r8
    aac2:	4622      	mov	r2, r4
    aac4:	d3f7      	bcc.n	aab6 <__ssvfscanf_r+0xfee>
    aac6:	f7ff b84d 	b.w	9b64 <__ssvfscanf_r+0x9c>
    aaca:	4618      	mov	r0, r3
    aacc:	f004 ff50 	bl	f970 <nanf>
    aad0:	f8c9 0000 	str.w	r0, [r9]
    aad4:	e529      	b.n	a52a <__ssvfscanf_r+0xa62>
    aad6:	f006 fadd 	bl	11094 <_strtoull_r>
    aada:	e7c4      	b.n	aa66 <__ssvfscanf_r+0xf9e>
    aadc:	ad13      	add	r5, sp, #76	; 0x4c
    aade:	e003      	b.n	aae8 <__ssvfscanf_r+0x1020>
    aae0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    aae4:	f7fe ffa8 	bl	9a38 <_sungetc_r>
    aae8:	42b5      	cmp	r5, r6
    aaea:	4640      	mov	r0, r8
    aaec:	4622      	mov	r2, r4
    aaee:	d3f7      	bcc.n	aae0 <__ssvfscanf_r+0x1018>
    aaf0:	f7ff b838 	b.w	9b64 <__ssvfscanf_r+0x9c>

0000aaf4 <__submore>:
    aaf4:	f101 0344 	add.w	r3, r1, #68	; 0x44
    aaf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aafc:	460c      	mov	r4, r1
    aafe:	6b49      	ldr	r1, [r1, #52]	; 0x34
    ab00:	4299      	cmp	r1, r3
    ab02:	d018      	beq.n	ab36 <__submore+0x42>
    ab04:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    ab06:	006f      	lsls	r7, r5, #1
    ab08:	463a      	mov	r2, r7
    ab0a:	f004 fce9 	bl	f4e0 <_realloc_r>
    ab0e:	4606      	mov	r6, r0
    ab10:	b168      	cbz	r0, ab2e <__submore+0x3a>
    ab12:	eb00 0805 	add.w	r8, r0, r5
    ab16:	462a      	mov	r2, r5
    ab18:	4640      	mov	r0, r8
    ab1a:	4631      	mov	r1, r6
    ab1c:	f003 fea2 	bl	e864 <memcpy>
    ab20:	63a7      	str	r7, [r4, #56]	; 0x38
    ab22:	f8c4 8000 	str.w	r8, [r4]
    ab26:	2000      	movs	r0, #0
    ab28:	6366      	str	r6, [r4, #52]	; 0x34
    ab2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ab2e:	f04f 30ff 	mov.w	r0, #4294967295
    ab32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ab36:	f44f 6180 	mov.w	r1, #1024	; 0x400
    ab3a:	f003 fb3d 	bl	e1b8 <_malloc_r>
    ab3e:	4603      	mov	r3, r0
    ab40:	2800      	cmp	r0, #0
    ab42:	d0f4      	beq.n	ab2e <__submore+0x3a>
    ab44:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    ab48:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    ab4c:	3205      	adds	r2, #5
    ab4e:	6360      	str	r0, [r4, #52]	; 0x34
    ab50:	f44f 6080 	mov.w	r0, #1024	; 0x400
    ab54:	63a0      	str	r0, [r4, #56]	; 0x38
    ab56:	7091      	strb	r1, [r2, #2]
    ab58:	2000      	movs	r0, #0
    ab5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    ab5e:	7051      	strb	r1, [r2, #1]
    ab60:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    ab64:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    ab68:	6022      	str	r2, [r4, #0]
    ab6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ab6e:	bf00      	nop

0000ab70 <_ungetc_r>:
    ab70:	f1b1 3fff 	cmp.w	r1, #4294967295
    ab74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ab76:	460c      	mov	r4, r1
    ab78:	4615      	mov	r5, r2
    ab7a:	4606      	mov	r6, r0
    ab7c:	d03a      	beq.n	abf4 <_ungetc_r+0x84>
    ab7e:	b110      	cbz	r0, ab86 <_ungetc_r+0x16>
    ab80:	6983      	ldr	r3, [r0, #24]
    ab82:	2b00      	cmp	r3, #0
    ab84:	d041      	beq.n	ac0a <_ungetc_r+0x9a>
    ab86:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    ab8a:	f2c0 0301 	movt	r3, #1
    ab8e:	429d      	cmp	r5, r3
    ab90:	bf08      	it	eq
    ab92:	6875      	ldreq	r5, [r6, #4]
    ab94:	d00e      	beq.n	abb4 <_ungetc_r+0x44>
    ab96:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    ab9a:	f2c0 0301 	movt	r3, #1
    ab9e:	429d      	cmp	r5, r3
    aba0:	bf08      	it	eq
    aba2:	68b5      	ldreq	r5, [r6, #8]
    aba4:	d006      	beq.n	abb4 <_ungetc_r+0x44>
    aba6:	f243 0308 	movw	r3, #12296	; 0x3008
    abaa:	f2c0 0301 	movt	r3, #1
    abae:	429d      	cmp	r5, r3
    abb0:	bf08      	it	eq
    abb2:	68f5      	ldreq	r5, [r6, #12]
    abb4:	89ab      	ldrh	r3, [r5, #12]
    abb6:	b299      	uxth	r1, r3
    abb8:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    abbc:	d01c      	beq.n	abf8 <_ungetc_r+0x88>
    abbe:	f64f 72df 	movw	r2, #65503	; 0xffdf
    abc2:	f2c0 0200 	movt	r2, #0
    abc6:	ea01 0202 	and.w	r2, r1, r2
    abca:	81aa      	strh	r2, [r5, #12]
    abcc:	b293      	uxth	r3, r2
    abce:	f013 0f04 	tst.w	r3, #4
    abd2:	d03e      	beq.n	ac52 <_ungetc_r+0xe2>
    abd4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    abd6:	b2e7      	uxtb	r7, r4
    abd8:	b1d3      	cbz	r3, ac10 <_ungetc_r+0xa0>
    abda:	686a      	ldr	r2, [r5, #4]
    abdc:	6bab      	ldr	r3, [r5, #56]	; 0x38
    abde:	429a      	cmp	r2, r3
    abe0:	da41      	bge.n	ac66 <_ungetc_r+0xf6>
    abe2:	682b      	ldr	r3, [r5, #0]
    abe4:	463c      	mov	r4, r7
    abe6:	1e5a      	subs	r2, r3, #1
    abe8:	602a      	str	r2, [r5, #0]
    abea:	f803 7c01 	strb.w	r7, [r3, #-1]
    abee:	686b      	ldr	r3, [r5, #4]
    abf0:	3301      	adds	r3, #1
    abf2:	606b      	str	r3, [r5, #4]
    abf4:	4620      	mov	r0, r4
    abf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    abf8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    abfc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    abfe:	81ab      	strh	r3, [r5, #12]
    ac00:	b299      	uxth	r1, r3
    ac02:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    ac06:	666b      	str	r3, [r5, #100]	; 0x64
    ac08:	e7d9      	b.n	abbe <_ungetc_r+0x4e>
    ac0a:	f002 fec1 	bl	d990 <__sinit>
    ac0e:	e7ba      	b.n	ab86 <_ungetc_r+0x16>
    ac10:	692b      	ldr	r3, [r5, #16]
    ac12:	2b00      	cmp	r3, #0
    ac14:	d030      	beq.n	ac78 <_ungetc_r+0x108>
    ac16:	682a      	ldr	r2, [r5, #0]
    ac18:	4293      	cmp	r3, r2
    ac1a:	d204      	bcs.n	ac26 <_ungetc_r+0xb6>
    ac1c:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    ac20:	1e53      	subs	r3, r2, #1
    ac22:	42bc      	cmp	r4, r7
    ac24:	d010      	beq.n	ac48 <_ungetc_r+0xd8>
    ac26:	6869      	ldr	r1, [r5, #4]
    ac28:	462b      	mov	r3, r5
    ac2a:	463c      	mov	r4, r7
    ac2c:	63ea      	str	r2, [r5, #60]	; 0x3c
    ac2e:	f803 7f46 	strb.w	r7, [r3, #70]!
    ac32:	f105 0244 	add.w	r2, r5, #68	; 0x44
    ac36:	6429      	str	r1, [r5, #64]	; 0x40
    ac38:	4620      	mov	r0, r4
    ac3a:	636a      	str	r2, [r5, #52]	; 0x34
    ac3c:	2201      	movs	r2, #1
    ac3e:	602b      	str	r3, [r5, #0]
    ac40:	606a      	str	r2, [r5, #4]
    ac42:	2203      	movs	r2, #3
    ac44:	63aa      	str	r2, [r5, #56]	; 0x38
    ac46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ac48:	686a      	ldr	r2, [r5, #4]
    ac4a:	602b      	str	r3, [r5, #0]
    ac4c:	1c53      	adds	r3, r2, #1
    ac4e:	606b      	str	r3, [r5, #4]
    ac50:	e7d0      	b.n	abf4 <_ungetc_r+0x84>
    ac52:	f013 0f10 	tst.w	r3, #16
    ac56:	d00c      	beq.n	ac72 <_ungetc_r+0x102>
    ac58:	f013 0f08 	tst.w	r3, #8
    ac5c:	d10e      	bne.n	ac7c <_ungetc_r+0x10c>
    ac5e:	f042 0204 	orr.w	r2, r2, #4
    ac62:	81aa      	strh	r2, [r5, #12]
    ac64:	e7b6      	b.n	abd4 <_ungetc_r+0x64>
    ac66:	4630      	mov	r0, r6
    ac68:	4629      	mov	r1, r5
    ac6a:	f7ff ff43 	bl	aaf4 <__submore>
    ac6e:	2800      	cmp	r0, #0
    ac70:	d0b7      	beq.n	abe2 <_ungetc_r+0x72>
    ac72:	f04f 34ff 	mov.w	r4, #4294967295
    ac76:	e7bd      	b.n	abf4 <_ungetc_r+0x84>
    ac78:	682a      	ldr	r2, [r5, #0]
    ac7a:	e7d4      	b.n	ac26 <_ungetc_r+0xb6>
    ac7c:	4630      	mov	r0, r6
    ac7e:	4629      	mov	r1, r5
    ac80:	f002 fd16 	bl	d6b0 <_fflush_r>
    ac84:	2800      	cmp	r0, #0
    ac86:	d1f4      	bne.n	ac72 <_ungetc_r+0x102>
    ac88:	89a9      	ldrh	r1, [r5, #12]
    ac8a:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    ac8e:	f2c0 0200 	movt	r2, #0
    ac92:	61a8      	str	r0, [r5, #24]
    ac94:	ea01 0202 	and.w	r2, r1, r2
    ac98:	60a8      	str	r0, [r5, #8]
    ac9a:	81aa      	strh	r2, [r5, #12]
    ac9c:	e7df      	b.n	ac5e <_ungetc_r+0xee>
    ac9e:	bf00      	nop

0000aca0 <ungetc>:
    aca0:	f240 036c 	movw	r3, #108	; 0x6c
    aca4:	460a      	mov	r2, r1
    aca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acaa:	4601      	mov	r1, r0
    acac:	6818      	ldr	r0, [r3, #0]
    acae:	e75f      	b.n	ab70 <_ungetc_r>

0000acb0 <__sprint_r>:
    acb0:	6893      	ldr	r3, [r2, #8]
    acb2:	b510      	push	{r4, lr}
    acb4:	4614      	mov	r4, r2
    acb6:	b913      	cbnz	r3, acbe <__sprint_r+0xe>
    acb8:	6053      	str	r3, [r2, #4]
    acba:	4618      	mov	r0, r3
    acbc:	bd10      	pop	{r4, pc}
    acbe:	f002 ffcb 	bl	dc58 <__sfvwrite_r>
    acc2:	2300      	movs	r3, #0
    acc4:	6063      	str	r3, [r4, #4]
    acc6:	60a3      	str	r3, [r4, #8]
    acc8:	bd10      	pop	{r4, pc}
    acca:	bf00      	nop

0000accc <_vfprintf_r>:
    accc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    acd0:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    acd4:	b083      	sub	sp, #12
    acd6:	460e      	mov	r6, r1
    acd8:	4615      	mov	r5, r2
    acda:	469a      	mov	sl, r3
    acdc:	4681      	mov	r9, r0
    acde:	f003 f9b9 	bl	e054 <_localeconv_r>
    ace2:	6800      	ldr	r0, [r0, #0]
    ace4:	901d      	str	r0, [sp, #116]	; 0x74
    ace6:	f1b9 0f00 	cmp.w	r9, #0
    acea:	d004      	beq.n	acf6 <_vfprintf_r+0x2a>
    acec:	f8d9 3018 	ldr.w	r3, [r9, #24]
    acf0:	2b00      	cmp	r3, #0
    acf2:	f000 815a 	beq.w	afaa <_vfprintf_r+0x2de>
    acf6:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    acfa:	f2c0 0301 	movt	r3, #1
    acfe:	429e      	cmp	r6, r3
    ad00:	bf08      	it	eq
    ad02:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    ad06:	d010      	beq.n	ad2a <_vfprintf_r+0x5e>
    ad08:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    ad0c:	f2c0 0301 	movt	r3, #1
    ad10:	429e      	cmp	r6, r3
    ad12:	bf08      	it	eq
    ad14:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    ad18:	d007      	beq.n	ad2a <_vfprintf_r+0x5e>
    ad1a:	f243 0308 	movw	r3, #12296	; 0x3008
    ad1e:	f2c0 0301 	movt	r3, #1
    ad22:	429e      	cmp	r6, r3
    ad24:	bf08      	it	eq
    ad26:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    ad2a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    ad2e:	fa1f f38c 	uxth.w	r3, ip
    ad32:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    ad36:	d109      	bne.n	ad4c <_vfprintf_r+0x80>
    ad38:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    ad3c:	6e72      	ldr	r2, [r6, #100]	; 0x64
    ad3e:	f8a6 c00c 	strh.w	ip, [r6, #12]
    ad42:	fa1f f38c 	uxth.w	r3, ip
    ad46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    ad4a:	6672      	str	r2, [r6, #100]	; 0x64
    ad4c:	f013 0f08 	tst.w	r3, #8
    ad50:	f001 8301 	beq.w	c356 <_vfprintf_r+0x168a>
    ad54:	6932      	ldr	r2, [r6, #16]
    ad56:	2a00      	cmp	r2, #0
    ad58:	f001 82fd 	beq.w	c356 <_vfprintf_r+0x168a>
    ad5c:	f003 031a 	and.w	r3, r3, #26
    ad60:	2b0a      	cmp	r3, #10
    ad62:	f000 80e0 	beq.w	af26 <_vfprintf_r+0x25a>
    ad66:	2200      	movs	r2, #0
    ad68:	9212      	str	r2, [sp, #72]	; 0x48
    ad6a:	921a      	str	r2, [sp, #104]	; 0x68
    ad6c:	2300      	movs	r3, #0
    ad6e:	921c      	str	r2, [sp, #112]	; 0x70
    ad70:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    ad74:	9211      	str	r2, [sp, #68]	; 0x44
    ad76:	3404      	adds	r4, #4
    ad78:	9219      	str	r2, [sp, #100]	; 0x64
    ad7a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    ad7e:	931b      	str	r3, [sp, #108]	; 0x6c
    ad80:	3204      	adds	r2, #4
    ad82:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    ad86:	3228      	adds	r2, #40	; 0x28
    ad88:	3303      	adds	r3, #3
    ad8a:	9218      	str	r2, [sp, #96]	; 0x60
    ad8c:	9307      	str	r3, [sp, #28]
    ad8e:	2300      	movs	r3, #0
    ad90:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    ad94:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ad98:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ad9c:	782b      	ldrb	r3, [r5, #0]
    ad9e:	1e1a      	subs	r2, r3, #0
    ada0:	bf18      	it	ne
    ada2:	2201      	movne	r2, #1
    ada4:	2b25      	cmp	r3, #37	; 0x25
    ada6:	bf0c      	ite	eq
    ada8:	2200      	moveq	r2, #0
    adaa:	f002 0201 	andne.w	r2, r2, #1
    adae:	b332      	cbz	r2, adfe <_vfprintf_r+0x132>
    adb0:	462f      	mov	r7, r5
    adb2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    adb6:	1e1a      	subs	r2, r3, #0
    adb8:	bf18      	it	ne
    adba:	2201      	movne	r2, #1
    adbc:	2b25      	cmp	r3, #37	; 0x25
    adbe:	bf0c      	ite	eq
    adc0:	2200      	moveq	r2, #0
    adc2:	f002 0201 	andne.w	r2, r2, #1
    adc6:	2a00      	cmp	r2, #0
    adc8:	d1f3      	bne.n	adb2 <_vfprintf_r+0xe6>
    adca:	ebb7 0805 	subs.w	r8, r7, r5
    adce:	bf08      	it	eq
    add0:	463d      	moveq	r5, r7
    add2:	d014      	beq.n	adfe <_vfprintf_r+0x132>
    add4:	f8c4 8004 	str.w	r8, [r4, #4]
    add8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    addc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ade0:	3301      	adds	r3, #1
    ade2:	6025      	str	r5, [r4, #0]
    ade4:	2b07      	cmp	r3, #7
    ade6:	4442      	add	r2, r8
    ade8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    adec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    adf0:	dc78      	bgt.n	aee4 <_vfprintf_r+0x218>
    adf2:	3408      	adds	r4, #8
    adf4:	9811      	ldr	r0, [sp, #68]	; 0x44
    adf6:	463d      	mov	r5, r7
    adf8:	4440      	add	r0, r8
    adfa:	9011      	str	r0, [sp, #68]	; 0x44
    adfc:	783b      	ldrb	r3, [r7, #0]
    adfe:	2b00      	cmp	r3, #0
    ae00:	d07c      	beq.n	aefc <_vfprintf_r+0x230>
    ae02:	1c6b      	adds	r3, r5, #1
    ae04:	f04f 37ff 	mov.w	r7, #4294967295
    ae08:	202b      	movs	r0, #43	; 0x2b
    ae0a:	f04f 0c20 	mov.w	ip, #32
    ae0e:	2100      	movs	r1, #0
    ae10:	f04f 0200 	mov.w	r2, #0
    ae14:	910f      	str	r1, [sp, #60]	; 0x3c
    ae16:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    ae1a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    ae1e:	786a      	ldrb	r2, [r5, #1]
    ae20:	910a      	str	r1, [sp, #40]	; 0x28
    ae22:	1c5d      	adds	r5, r3, #1
    ae24:	f1a2 0320 	sub.w	r3, r2, #32
    ae28:	2b58      	cmp	r3, #88	; 0x58
    ae2a:	f200 8286 	bhi.w	b33a <_vfprintf_r+0x66e>
    ae2e:	e8df f013 	tbh	[pc, r3, lsl #1]
    ae32:	0298      	.short	0x0298
    ae34:	02840284 	.word	0x02840284
    ae38:	028402a4 	.word	0x028402a4
    ae3c:	02840284 	.word	0x02840284
    ae40:	02840284 	.word	0x02840284
    ae44:	02ad0284 	.word	0x02ad0284
    ae48:	028402ba 	.word	0x028402ba
    ae4c:	02ca02c1 	.word	0x02ca02c1
    ae50:	02e70284 	.word	0x02e70284
    ae54:	02f002f0 	.word	0x02f002f0
    ae58:	02f002f0 	.word	0x02f002f0
    ae5c:	02f002f0 	.word	0x02f002f0
    ae60:	02f002f0 	.word	0x02f002f0
    ae64:	028402f0 	.word	0x028402f0
    ae68:	02840284 	.word	0x02840284
    ae6c:	02840284 	.word	0x02840284
    ae70:	02840284 	.word	0x02840284
    ae74:	02840284 	.word	0x02840284
    ae78:	03040284 	.word	0x03040284
    ae7c:	02840326 	.word	0x02840326
    ae80:	02840326 	.word	0x02840326
    ae84:	02840284 	.word	0x02840284
    ae88:	036a0284 	.word	0x036a0284
    ae8c:	02840284 	.word	0x02840284
    ae90:	02840481 	.word	0x02840481
    ae94:	02840284 	.word	0x02840284
    ae98:	02840284 	.word	0x02840284
    ae9c:	02840414 	.word	0x02840414
    aea0:	042f0284 	.word	0x042f0284
    aea4:	02840284 	.word	0x02840284
    aea8:	02840284 	.word	0x02840284
    aeac:	02840284 	.word	0x02840284
    aeb0:	02840284 	.word	0x02840284
    aeb4:	02840284 	.word	0x02840284
    aeb8:	0465044f 	.word	0x0465044f
    aebc:	03260326 	.word	0x03260326
    aec0:	03730326 	.word	0x03730326
    aec4:	02840465 	.word	0x02840465
    aec8:	03790284 	.word	0x03790284
    aecc:	03850284 	.word	0x03850284
    aed0:	03ad0396 	.word	0x03ad0396
    aed4:	0284040a 	.word	0x0284040a
    aed8:	028403cc 	.word	0x028403cc
    aedc:	028403f4 	.word	0x028403f4
    aee0:	00c00284 	.word	0x00c00284
    aee4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    aee8:	4648      	mov	r0, r9
    aeea:	4631      	mov	r1, r6
    aeec:	320c      	adds	r2, #12
    aeee:	f7ff fedf 	bl	acb0 <__sprint_r>
    aef2:	b958      	cbnz	r0, af0c <_vfprintf_r+0x240>
    aef4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    aef8:	3404      	adds	r4, #4
    aefa:	e77b      	b.n	adf4 <_vfprintf_r+0x128>
    aefc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    af00:	2b00      	cmp	r3, #0
    af02:	f041 8192 	bne.w	c22a <_vfprintf_r+0x155e>
    af06:	2300      	movs	r3, #0
    af08:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    af0c:	89b3      	ldrh	r3, [r6, #12]
    af0e:	f013 0f40 	tst.w	r3, #64	; 0x40
    af12:	d002      	beq.n	af1a <_vfprintf_r+0x24e>
    af14:	f04f 30ff 	mov.w	r0, #4294967295
    af18:	9011      	str	r0, [sp, #68]	; 0x44
    af1a:	9811      	ldr	r0, [sp, #68]	; 0x44
    af1c:	b05f      	add	sp, #380	; 0x17c
    af1e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    af22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af26:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    af2a:	2b00      	cmp	r3, #0
    af2c:	f6ff af1b 	blt.w	ad66 <_vfprintf_r+0x9a>
    af30:	6a37      	ldr	r7, [r6, #32]
    af32:	f02c 0c02 	bic.w	ip, ip, #2
    af36:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    af3a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    af3e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    af42:	340c      	adds	r4, #12
    af44:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    af48:	462a      	mov	r2, r5
    af4a:	4653      	mov	r3, sl
    af4c:	4648      	mov	r0, r9
    af4e:	4621      	mov	r1, r4
    af50:	ad1f      	add	r5, sp, #124	; 0x7c
    af52:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    af56:	2700      	movs	r7, #0
    af58:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    af5c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    af60:	f44f 6580 	mov.w	r5, #1024	; 0x400
    af64:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    af68:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    af6c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    af70:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    af74:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    af78:	f7ff fea8 	bl	accc <_vfprintf_r>
    af7c:	2800      	cmp	r0, #0
    af7e:	9011      	str	r0, [sp, #68]	; 0x44
    af80:	db09      	blt.n	af96 <_vfprintf_r+0x2ca>
    af82:	4621      	mov	r1, r4
    af84:	4648      	mov	r0, r9
    af86:	f002 fb93 	bl	d6b0 <_fflush_r>
    af8a:	9911      	ldr	r1, [sp, #68]	; 0x44
    af8c:	42b8      	cmp	r0, r7
    af8e:	bf18      	it	ne
    af90:	f04f 31ff 	movne.w	r1, #4294967295
    af94:	9111      	str	r1, [sp, #68]	; 0x44
    af96:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    af9a:	f013 0f40 	tst.w	r3, #64	; 0x40
    af9e:	d0bc      	beq.n	af1a <_vfprintf_r+0x24e>
    afa0:	89b3      	ldrh	r3, [r6, #12]
    afa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    afa6:	81b3      	strh	r3, [r6, #12]
    afa8:	e7b7      	b.n	af1a <_vfprintf_r+0x24e>
    afaa:	4648      	mov	r0, r9
    afac:	f002 fcf0 	bl	d990 <__sinit>
    afb0:	e6a1      	b.n	acf6 <_vfprintf_r+0x2a>
    afb2:	980a      	ldr	r0, [sp, #40]	; 0x28
    afb4:	f642 6c48 	movw	ip, #11848	; 0x2e48
    afb8:	f2c0 0c01 	movt	ip, #1
    afbc:	9216      	str	r2, [sp, #88]	; 0x58
    afbe:	f010 0f20 	tst.w	r0, #32
    afc2:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    afc6:	f000 836e 	beq.w	b6a6 <_vfprintf_r+0x9da>
    afca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    afcc:	1dcb      	adds	r3, r1, #7
    afce:	f023 0307 	bic.w	r3, r3, #7
    afd2:	f103 0208 	add.w	r2, r3, #8
    afd6:	920b      	str	r2, [sp, #44]	; 0x2c
    afd8:	e9d3 ab00 	ldrd	sl, fp, [r3]
    afdc:	ea5a 020b 	orrs.w	r2, sl, fp
    afe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    afe2:	bf0c      	ite	eq
    afe4:	2200      	moveq	r2, #0
    afe6:	2201      	movne	r2, #1
    afe8:	4213      	tst	r3, r2
    afea:	f040 866b 	bne.w	bcc4 <_vfprintf_r+0xff8>
    afee:	2302      	movs	r3, #2
    aff0:	f04f 0100 	mov.w	r1, #0
    aff4:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    aff8:	2f00      	cmp	r7, #0
    affa:	bfa2      	ittt	ge
    affc:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    b000:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    b004:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    b008:	2f00      	cmp	r7, #0
    b00a:	bf18      	it	ne
    b00c:	f042 0201 	orrne.w	r2, r2, #1
    b010:	2a00      	cmp	r2, #0
    b012:	f000 841e 	beq.w	b852 <_vfprintf_r+0xb86>
    b016:	2b01      	cmp	r3, #1
    b018:	f000 85de 	beq.w	bbd8 <_vfprintf_r+0xf0c>
    b01c:	2b02      	cmp	r3, #2
    b01e:	f000 85c1 	beq.w	bba4 <_vfprintf_r+0xed8>
    b022:	9918      	ldr	r1, [sp, #96]	; 0x60
    b024:	9113      	str	r1, [sp, #76]	; 0x4c
    b026:	ea4f 08da 	mov.w	r8, sl, lsr #3
    b02a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    b02e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    b032:	f00a 0007 	and.w	r0, sl, #7
    b036:	46e3      	mov	fp, ip
    b038:	46c2      	mov	sl, r8
    b03a:	3030      	adds	r0, #48	; 0x30
    b03c:	ea5a 020b 	orrs.w	r2, sl, fp
    b040:	f801 0d01 	strb.w	r0, [r1, #-1]!
    b044:	d1ef      	bne.n	b026 <_vfprintf_r+0x35a>
    b046:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b04a:	9113      	str	r1, [sp, #76]	; 0x4c
    b04c:	f01c 0f01 	tst.w	ip, #1
    b050:	f040 868c 	bne.w	bd6c <_vfprintf_r+0x10a0>
    b054:	9818      	ldr	r0, [sp, #96]	; 0x60
    b056:	1a40      	subs	r0, r0, r1
    b058:	9010      	str	r0, [sp, #64]	; 0x40
    b05a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b05e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b060:	9717      	str	r7, [sp, #92]	; 0x5c
    b062:	42ba      	cmp	r2, r7
    b064:	bfb8      	it	lt
    b066:	463a      	movlt	r2, r7
    b068:	920c      	str	r2, [sp, #48]	; 0x30
    b06a:	b113      	cbz	r3, b072 <_vfprintf_r+0x3a6>
    b06c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b06e:	3201      	adds	r2, #1
    b070:	920c      	str	r2, [sp, #48]	; 0x30
    b072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b074:	980a      	ldr	r0, [sp, #40]	; 0x28
    b076:	f013 0302 	ands.w	r3, r3, #2
    b07a:	9315      	str	r3, [sp, #84]	; 0x54
    b07c:	bf1e      	ittt	ne
    b07e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    b082:	f10c 0c02 	addne.w	ip, ip, #2
    b086:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    b08a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    b08e:	9014      	str	r0, [sp, #80]	; 0x50
    b090:	d14d      	bne.n	b12e <_vfprintf_r+0x462>
    b092:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b094:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b096:	1a8f      	subs	r7, r1, r2
    b098:	2f00      	cmp	r7, #0
    b09a:	dd48      	ble.n	b12e <_vfprintf_r+0x462>
    b09c:	2f10      	cmp	r7, #16
    b09e:	f642 6894 	movw	r8, #11924	; 0x2e94
    b0a2:	bfd8      	it	le
    b0a4:	f2c0 0801 	movtle	r8, #1
    b0a8:	dd30      	ble.n	b10c <_vfprintf_r+0x440>
    b0aa:	f2c0 0801 	movt	r8, #1
    b0ae:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b0b2:	4643      	mov	r3, r8
    b0b4:	f04f 0a10 	mov.w	sl, #16
    b0b8:	46a8      	mov	r8, r5
    b0ba:	f10b 0b0c 	add.w	fp, fp, #12
    b0be:	461d      	mov	r5, r3
    b0c0:	e002      	b.n	b0c8 <_vfprintf_r+0x3fc>
    b0c2:	3f10      	subs	r7, #16
    b0c4:	2f10      	cmp	r7, #16
    b0c6:	dd1e      	ble.n	b106 <_vfprintf_r+0x43a>
    b0c8:	f8c4 a004 	str.w	sl, [r4, #4]
    b0cc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b0d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b0d4:	3301      	adds	r3, #1
    b0d6:	6025      	str	r5, [r4, #0]
    b0d8:	3210      	adds	r2, #16
    b0da:	2b07      	cmp	r3, #7
    b0dc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b0e0:	f104 0408 	add.w	r4, r4, #8
    b0e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b0e8:	ddeb      	ble.n	b0c2 <_vfprintf_r+0x3f6>
    b0ea:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b0ee:	4648      	mov	r0, r9
    b0f0:	4631      	mov	r1, r6
    b0f2:	465a      	mov	r2, fp
    b0f4:	3404      	adds	r4, #4
    b0f6:	f7ff fddb 	bl	acb0 <__sprint_r>
    b0fa:	2800      	cmp	r0, #0
    b0fc:	f47f af06 	bne.w	af0c <_vfprintf_r+0x240>
    b100:	3f10      	subs	r7, #16
    b102:	2f10      	cmp	r7, #16
    b104:	dce0      	bgt.n	b0c8 <_vfprintf_r+0x3fc>
    b106:	462b      	mov	r3, r5
    b108:	4645      	mov	r5, r8
    b10a:	4698      	mov	r8, r3
    b10c:	6067      	str	r7, [r4, #4]
    b10e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b112:	f8c4 8000 	str.w	r8, [r4]
    b116:	1c5a      	adds	r2, r3, #1
    b118:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b11c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b120:	19db      	adds	r3, r3, r7
    b122:	2a07      	cmp	r2, #7
    b124:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b128:	f300 858a 	bgt.w	bc40 <_vfprintf_r+0xf74>
    b12c:	3408      	adds	r4, #8
    b12e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b132:	b19b      	cbz	r3, b15c <_vfprintf_r+0x490>
    b134:	2301      	movs	r3, #1
    b136:	6063      	str	r3, [r4, #4]
    b138:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b13c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    b140:	3207      	adds	r2, #7
    b142:	6022      	str	r2, [r4, #0]
    b144:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b148:	3301      	adds	r3, #1
    b14a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b14e:	3201      	adds	r2, #1
    b150:	2b07      	cmp	r3, #7
    b152:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b156:	f300 84b6 	bgt.w	bac6 <_vfprintf_r+0xdfa>
    b15a:	3408      	adds	r4, #8
    b15c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    b15e:	b19b      	cbz	r3, b188 <_vfprintf_r+0x4bc>
    b160:	2302      	movs	r3, #2
    b162:	6063      	str	r3, [r4, #4]
    b164:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b168:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    b16c:	3204      	adds	r2, #4
    b16e:	6022      	str	r2, [r4, #0]
    b170:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b174:	3301      	adds	r3, #1
    b176:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b17a:	3202      	adds	r2, #2
    b17c:	2b07      	cmp	r3, #7
    b17e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b182:	f300 84af 	bgt.w	bae4 <_vfprintf_r+0xe18>
    b186:	3408      	adds	r4, #8
    b188:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    b18c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    b190:	f000 8376 	beq.w	b880 <_vfprintf_r+0xbb4>
    b194:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    b196:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b198:	1a9f      	subs	r7, r3, r2
    b19a:	2f00      	cmp	r7, #0
    b19c:	dd43      	ble.n	b226 <_vfprintf_r+0x55a>
    b19e:	2f10      	cmp	r7, #16
    b1a0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; bd30 <_vfprintf_r+0x1064>
    b1a4:	dd2e      	ble.n	b204 <_vfprintf_r+0x538>
    b1a6:	4643      	mov	r3, r8
    b1a8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b1ac:	46a8      	mov	r8, r5
    b1ae:	f04f 0a10 	mov.w	sl, #16
    b1b2:	f10b 0b0c 	add.w	fp, fp, #12
    b1b6:	461d      	mov	r5, r3
    b1b8:	e002      	b.n	b1c0 <_vfprintf_r+0x4f4>
    b1ba:	3f10      	subs	r7, #16
    b1bc:	2f10      	cmp	r7, #16
    b1be:	dd1e      	ble.n	b1fe <_vfprintf_r+0x532>
    b1c0:	f8c4 a004 	str.w	sl, [r4, #4]
    b1c4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b1c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b1cc:	3301      	adds	r3, #1
    b1ce:	6025      	str	r5, [r4, #0]
    b1d0:	3210      	adds	r2, #16
    b1d2:	2b07      	cmp	r3, #7
    b1d4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b1d8:	f104 0408 	add.w	r4, r4, #8
    b1dc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b1e0:	ddeb      	ble.n	b1ba <_vfprintf_r+0x4ee>
    b1e2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b1e6:	4648      	mov	r0, r9
    b1e8:	4631      	mov	r1, r6
    b1ea:	465a      	mov	r2, fp
    b1ec:	3404      	adds	r4, #4
    b1ee:	f7ff fd5f 	bl	acb0 <__sprint_r>
    b1f2:	2800      	cmp	r0, #0
    b1f4:	f47f ae8a 	bne.w	af0c <_vfprintf_r+0x240>
    b1f8:	3f10      	subs	r7, #16
    b1fa:	2f10      	cmp	r7, #16
    b1fc:	dce0      	bgt.n	b1c0 <_vfprintf_r+0x4f4>
    b1fe:	462b      	mov	r3, r5
    b200:	4645      	mov	r5, r8
    b202:	4698      	mov	r8, r3
    b204:	6067      	str	r7, [r4, #4]
    b206:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b20a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b20e:	3301      	adds	r3, #1
    b210:	f8c4 8000 	str.w	r8, [r4]
    b214:	19d2      	adds	r2, r2, r7
    b216:	2b07      	cmp	r3, #7
    b218:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b21c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b220:	f300 8442 	bgt.w	baa8 <_vfprintf_r+0xddc>
    b224:	3408      	adds	r4, #8
    b226:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b22a:	f41c 7f80 	tst.w	ip, #256	; 0x100
    b22e:	f040 829d 	bne.w	b76c <_vfprintf_r+0xaa0>
    b232:	9810      	ldr	r0, [sp, #64]	; 0x40
    b234:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b236:	6060      	str	r0, [r4, #4]
    b238:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b23c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b240:	3301      	adds	r3, #1
    b242:	6021      	str	r1, [r4, #0]
    b244:	1812      	adds	r2, r2, r0
    b246:	2b07      	cmp	r3, #7
    b248:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b24c:	bfd8      	it	le
    b24e:	f104 0308 	addle.w	r3, r4, #8
    b252:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b256:	f300 839b 	bgt.w	b990 <_vfprintf_r+0xcc4>
    b25a:	990a      	ldr	r1, [sp, #40]	; 0x28
    b25c:	f011 0f04 	tst.w	r1, #4
    b260:	d055      	beq.n	b30e <_vfprintf_r+0x642>
    b262:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    b264:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    b268:	ebcc 0702 	rsb	r7, ip, r2
    b26c:	2f00      	cmp	r7, #0
    b26e:	dd4e      	ble.n	b30e <_vfprintf_r+0x642>
    b270:	2f10      	cmp	r7, #16
    b272:	f642 6894 	movw	r8, #11924	; 0x2e94
    b276:	bfd8      	it	le
    b278:	f2c0 0801 	movtle	r8, #1
    b27c:	dd2e      	ble.n	b2dc <_vfprintf_r+0x610>
    b27e:	f2c0 0801 	movt	r8, #1
    b282:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b286:	4642      	mov	r2, r8
    b288:	2410      	movs	r4, #16
    b28a:	46a8      	mov	r8, r5
    b28c:	f10a 0a0c 	add.w	sl, sl, #12
    b290:	4615      	mov	r5, r2
    b292:	e002      	b.n	b29a <_vfprintf_r+0x5ce>
    b294:	3f10      	subs	r7, #16
    b296:	2f10      	cmp	r7, #16
    b298:	dd1d      	ble.n	b2d6 <_vfprintf_r+0x60a>
    b29a:	605c      	str	r4, [r3, #4]
    b29c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b2a0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b2a4:	3201      	adds	r2, #1
    b2a6:	601d      	str	r5, [r3, #0]
    b2a8:	3110      	adds	r1, #16
    b2aa:	2a07      	cmp	r2, #7
    b2ac:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b2b0:	f103 0308 	add.w	r3, r3, #8
    b2b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b2b8:	ddec      	ble.n	b294 <_vfprintf_r+0x5c8>
    b2ba:	4648      	mov	r0, r9
    b2bc:	4631      	mov	r1, r6
    b2be:	4652      	mov	r2, sl
    b2c0:	f7ff fcf6 	bl	acb0 <__sprint_r>
    b2c4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b2c8:	3304      	adds	r3, #4
    b2ca:	2800      	cmp	r0, #0
    b2cc:	f47f ae1e 	bne.w	af0c <_vfprintf_r+0x240>
    b2d0:	3f10      	subs	r7, #16
    b2d2:	2f10      	cmp	r7, #16
    b2d4:	dce1      	bgt.n	b29a <_vfprintf_r+0x5ce>
    b2d6:	462a      	mov	r2, r5
    b2d8:	4645      	mov	r5, r8
    b2da:	4690      	mov	r8, r2
    b2dc:	605f      	str	r7, [r3, #4]
    b2de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b2e2:	f8c3 8000 	str.w	r8, [r3]
    b2e6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b2ea:	3201      	adds	r2, #1
    b2ec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b2f0:	18fb      	adds	r3, r7, r3
    b2f2:	2a07      	cmp	r2, #7
    b2f4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b2f8:	dd0b      	ble.n	b312 <_vfprintf_r+0x646>
    b2fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b2fe:	4648      	mov	r0, r9
    b300:	4631      	mov	r1, r6
    b302:	320c      	adds	r2, #12
    b304:	f7ff fcd4 	bl	acb0 <__sprint_r>
    b308:	2800      	cmp	r0, #0
    b30a:	f47f adff 	bne.w	af0c <_vfprintf_r+0x240>
    b30e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b312:	9811      	ldr	r0, [sp, #68]	; 0x44
    b314:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b316:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b318:	428a      	cmp	r2, r1
    b31a:	bfac      	ite	ge
    b31c:	1880      	addge	r0, r0, r2
    b31e:	1840      	addlt	r0, r0, r1
    b320:	9011      	str	r0, [sp, #68]	; 0x44
    b322:	2b00      	cmp	r3, #0
    b324:	f040 8342 	bne.w	b9ac <_vfprintf_r+0xce0>
    b328:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b32c:	2300      	movs	r3, #0
    b32e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    b332:	3404      	adds	r4, #4
    b334:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b338:	e530      	b.n	ad9c <_vfprintf_r+0xd0>
    b33a:	9216      	str	r2, [sp, #88]	; 0x58
    b33c:	2a00      	cmp	r2, #0
    b33e:	f43f addd 	beq.w	aefc <_vfprintf_r+0x230>
    b342:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    b346:	2301      	movs	r3, #1
    b348:	f04f 0c00 	mov.w	ip, #0
    b34c:	3004      	adds	r0, #4
    b34e:	930c      	str	r3, [sp, #48]	; 0x30
    b350:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    b354:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    b358:	9013      	str	r0, [sp, #76]	; 0x4c
    b35a:	9310      	str	r3, [sp, #64]	; 0x40
    b35c:	2100      	movs	r1, #0
    b35e:	9117      	str	r1, [sp, #92]	; 0x5c
    b360:	e687      	b.n	b072 <_vfprintf_r+0x3a6>
    b362:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b366:	2b00      	cmp	r3, #0
    b368:	f040 852b 	bne.w	bdc2 <_vfprintf_r+0x10f6>
    b36c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b36e:	462b      	mov	r3, r5
    b370:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    b374:	782a      	ldrb	r2, [r5, #0]
    b376:	910b      	str	r1, [sp, #44]	; 0x2c
    b378:	e553      	b.n	ae22 <_vfprintf_r+0x156>
    b37a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b37c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b37e:	f043 0301 	orr.w	r3, r3, #1
    b382:	930a      	str	r3, [sp, #40]	; 0x28
    b384:	462b      	mov	r3, r5
    b386:	782a      	ldrb	r2, [r5, #0]
    b388:	910b      	str	r1, [sp, #44]	; 0x2c
    b38a:	e54a      	b.n	ae22 <_vfprintf_r+0x156>
    b38c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b38e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b390:	6809      	ldr	r1, [r1, #0]
    b392:	910f      	str	r1, [sp, #60]	; 0x3c
    b394:	1d11      	adds	r1, r2, #4
    b396:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    b398:	2b00      	cmp	r3, #0
    b39a:	f2c0 8780 	blt.w	c29e <_vfprintf_r+0x15d2>
    b39e:	782a      	ldrb	r2, [r5, #0]
    b3a0:	462b      	mov	r3, r5
    b3a2:	910b      	str	r1, [sp, #44]	; 0x2c
    b3a4:	e53d      	b.n	ae22 <_vfprintf_r+0x156>
    b3a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b3a8:	462b      	mov	r3, r5
    b3aa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b3ae:	782a      	ldrb	r2, [r5, #0]
    b3b0:	910b      	str	r1, [sp, #44]	; 0x2c
    b3b2:	e536      	b.n	ae22 <_vfprintf_r+0x156>
    b3b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b3b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b3b8:	f043 0304 	orr.w	r3, r3, #4
    b3bc:	930a      	str	r3, [sp, #40]	; 0x28
    b3be:	462b      	mov	r3, r5
    b3c0:	782a      	ldrb	r2, [r5, #0]
    b3c2:	910b      	str	r1, [sp, #44]	; 0x2c
    b3c4:	e52d      	b.n	ae22 <_vfprintf_r+0x156>
    b3c6:	462b      	mov	r3, r5
    b3c8:	f813 2b01 	ldrb.w	r2, [r3], #1
    b3cc:	2a2a      	cmp	r2, #42	; 0x2a
    b3ce:	f001 80cd 	beq.w	c56c <_vfprintf_r+0x18a0>
    b3d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b3d6:	2909      	cmp	r1, #9
    b3d8:	f201 8037 	bhi.w	c44a <_vfprintf_r+0x177e>
    b3dc:	3502      	adds	r5, #2
    b3de:	2700      	movs	r7, #0
    b3e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    b3e4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    b3e8:	462b      	mov	r3, r5
    b3ea:	3501      	adds	r5, #1
    b3ec:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    b3f0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b3f4:	2909      	cmp	r1, #9
    b3f6:	d9f3      	bls.n	b3e0 <_vfprintf_r+0x714>
    b3f8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    b3fc:	461d      	mov	r5, r3
    b3fe:	e511      	b.n	ae24 <_vfprintf_r+0x158>
    b400:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b402:	462b      	mov	r3, r5
    b404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b406:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    b40a:	920a      	str	r2, [sp, #40]	; 0x28
    b40c:	782a      	ldrb	r2, [r5, #0]
    b40e:	910b      	str	r1, [sp, #44]	; 0x2c
    b410:	e507      	b.n	ae22 <_vfprintf_r+0x156>
    b412:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b416:	f04f 0800 	mov.w	r8, #0
    b41a:	462b      	mov	r3, r5
    b41c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    b420:	f813 2b01 	ldrb.w	r2, [r3], #1
    b424:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    b428:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b42c:	461d      	mov	r5, r3
    b42e:	2909      	cmp	r1, #9
    b430:	d9f3      	bls.n	b41a <_vfprintf_r+0x74e>
    b432:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    b436:	461d      	mov	r5, r3
    b438:	e4f4      	b.n	ae24 <_vfprintf_r+0x158>
    b43a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b43c:	9216      	str	r2, [sp, #88]	; 0x58
    b43e:	f043 0310 	orr.w	r3, r3, #16
    b442:	930a      	str	r3, [sp, #40]	; 0x28
    b444:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b448:	f01c 0f20 	tst.w	ip, #32
    b44c:	f000 815d 	beq.w	b70a <_vfprintf_r+0xa3e>
    b450:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b452:	1dc3      	adds	r3, r0, #7
    b454:	f023 0307 	bic.w	r3, r3, #7
    b458:	f103 0108 	add.w	r1, r3, #8
    b45c:	910b      	str	r1, [sp, #44]	; 0x2c
    b45e:	e9d3 ab00 	ldrd	sl, fp, [r3]
    b462:	f1ba 0f00 	cmp.w	sl, #0
    b466:	f17b 0200 	sbcs.w	r2, fp, #0
    b46a:	f2c0 849b 	blt.w	bda4 <_vfprintf_r+0x10d8>
    b46e:	ea5a 030b 	orrs.w	r3, sl, fp
    b472:	f04f 0301 	mov.w	r3, #1
    b476:	bf0c      	ite	eq
    b478:	2200      	moveq	r2, #0
    b47a:	2201      	movne	r2, #1
    b47c:	e5bc      	b.n	aff8 <_vfprintf_r+0x32c>
    b47e:	980a      	ldr	r0, [sp, #40]	; 0x28
    b480:	9216      	str	r2, [sp, #88]	; 0x58
    b482:	f010 0f08 	tst.w	r0, #8
    b486:	f000 84ed 	beq.w	be64 <_vfprintf_r+0x1198>
    b48a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b48c:	1dcb      	adds	r3, r1, #7
    b48e:	f023 0307 	bic.w	r3, r3, #7
    b492:	f103 0208 	add.w	r2, r3, #8
    b496:	920b      	str	r2, [sp, #44]	; 0x2c
    b498:	f8d3 8004 	ldr.w	r8, [r3, #4]
    b49c:	f8d3 a000 	ldr.w	sl, [r3]
    b4a0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    b4a4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    b4a8:	4650      	mov	r0, sl
    b4aa:	4641      	mov	r1, r8
    b4ac:	f004 f9f2 	bl	f894 <__isinfd>
    b4b0:	4683      	mov	fp, r0
    b4b2:	2800      	cmp	r0, #0
    b4b4:	f000 8599 	beq.w	bfea <_vfprintf_r+0x131e>
    b4b8:	4650      	mov	r0, sl
    b4ba:	2200      	movs	r2, #0
    b4bc:	2300      	movs	r3, #0
    b4be:	4641      	mov	r1, r8
    b4c0:	f006 fdb4 	bl	1202c <__aeabi_dcmplt>
    b4c4:	2800      	cmp	r0, #0
    b4c6:	f040 850b 	bne.w	bee0 <_vfprintf_r+0x1214>
    b4ca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b4ce:	f642 613c 	movw	r1, #11836	; 0x2e3c
    b4d2:	f642 6238 	movw	r2, #11832	; 0x2e38
    b4d6:	9816      	ldr	r0, [sp, #88]	; 0x58
    b4d8:	f2c0 0101 	movt	r1, #1
    b4dc:	f2c0 0201 	movt	r2, #1
    b4e0:	f04f 0c03 	mov.w	ip, #3
    b4e4:	2847      	cmp	r0, #71	; 0x47
    b4e6:	bfd8      	it	le
    b4e8:	4611      	movle	r1, r2
    b4ea:	9113      	str	r1, [sp, #76]	; 0x4c
    b4ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    b4ee:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b4f2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    b4f6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b4fa:	910a      	str	r1, [sp, #40]	; 0x28
    b4fc:	f04f 0c00 	mov.w	ip, #0
    b500:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    b504:	e5b1      	b.n	b06a <_vfprintf_r+0x39e>
    b506:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b50a:	f043 0308 	orr.w	r3, r3, #8
    b50e:	930a      	str	r3, [sp, #40]	; 0x28
    b510:	462b      	mov	r3, r5
    b512:	782a      	ldrb	r2, [r5, #0]
    b514:	910b      	str	r1, [sp, #44]	; 0x2c
    b516:	e484      	b.n	ae22 <_vfprintf_r+0x156>
    b518:	990a      	ldr	r1, [sp, #40]	; 0x28
    b51a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    b51e:	910a      	str	r1, [sp, #40]	; 0x28
    b520:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b522:	e73c      	b.n	b39e <_vfprintf_r+0x6d2>
    b524:	782a      	ldrb	r2, [r5, #0]
    b526:	2a6c      	cmp	r2, #108	; 0x6c
    b528:	f000 8555 	beq.w	bfd6 <_vfprintf_r+0x130a>
    b52c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b52e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b530:	910b      	str	r1, [sp, #44]	; 0x2c
    b532:	f043 0310 	orr.w	r3, r3, #16
    b536:	930a      	str	r3, [sp, #40]	; 0x28
    b538:	462b      	mov	r3, r5
    b53a:	e472      	b.n	ae22 <_vfprintf_r+0x156>
    b53c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b53e:	f012 0f20 	tst.w	r2, #32
    b542:	f000 8482 	beq.w	be4a <_vfprintf_r+0x117e>
    b546:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b548:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b54a:	6803      	ldr	r3, [r0, #0]
    b54c:	4610      	mov	r0, r2
    b54e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    b552:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b554:	e9c3 0100 	strd	r0, r1, [r3]
    b558:	f102 0a04 	add.w	sl, r2, #4
    b55c:	e41e      	b.n	ad9c <_vfprintf_r+0xd0>
    b55e:	9216      	str	r2, [sp, #88]	; 0x58
    b560:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b562:	f012 0320 	ands.w	r3, r2, #32
    b566:	f000 80ef 	beq.w	b748 <_vfprintf_r+0xa7c>
    b56a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b56c:	1dda      	adds	r2, r3, #7
    b56e:	2300      	movs	r3, #0
    b570:	f022 0207 	bic.w	r2, r2, #7
    b574:	f102 0c08 	add.w	ip, r2, #8
    b578:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b57c:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b580:	ea5a 000b 	orrs.w	r0, sl, fp
    b584:	bf0c      	ite	eq
    b586:	2200      	moveq	r2, #0
    b588:	2201      	movne	r2, #1
    b58a:	e531      	b.n	aff0 <_vfprintf_r+0x324>
    b58c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b58e:	2178      	movs	r1, #120	; 0x78
    b590:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b594:	9116      	str	r1, [sp, #88]	; 0x58
    b596:	6803      	ldr	r3, [r0, #0]
    b598:	f642 6048 	movw	r0, #11848	; 0x2e48
    b59c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    b5a0:	2130      	movs	r1, #48	; 0x30
    b5a2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    b5a6:	f04c 0c02 	orr.w	ip, ip, #2
    b5aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b5ac:	1e1a      	subs	r2, r3, #0
    b5ae:	bf18      	it	ne
    b5b0:	2201      	movne	r2, #1
    b5b2:	f2c0 0001 	movt	r0, #1
    b5b6:	469a      	mov	sl, r3
    b5b8:	f04f 0b00 	mov.w	fp, #0
    b5bc:	3104      	adds	r1, #4
    b5be:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    b5c2:	9019      	str	r0, [sp, #100]	; 0x64
    b5c4:	2302      	movs	r3, #2
    b5c6:	910b      	str	r1, [sp, #44]	; 0x2c
    b5c8:	e512      	b.n	aff0 <_vfprintf_r+0x324>
    b5ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b5cc:	9216      	str	r2, [sp, #88]	; 0x58
    b5ce:	f04f 0200 	mov.w	r2, #0
    b5d2:	1d18      	adds	r0, r3, #4
    b5d4:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    b5d8:	681b      	ldr	r3, [r3, #0]
    b5da:	900b      	str	r0, [sp, #44]	; 0x2c
    b5dc:	9313      	str	r3, [sp, #76]	; 0x4c
    b5de:	2b00      	cmp	r3, #0
    b5e0:	f000 86c6 	beq.w	c370 <_vfprintf_r+0x16a4>
    b5e4:	2f00      	cmp	r7, #0
    b5e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b5e8:	f2c0 868f 	blt.w	c30a <_vfprintf_r+0x163e>
    b5ec:	2100      	movs	r1, #0
    b5ee:	463a      	mov	r2, r7
    b5f0:	f003 f8fe 	bl	e7f0 <memchr>
    b5f4:	4603      	mov	r3, r0
    b5f6:	2800      	cmp	r0, #0
    b5f8:	f000 86f5 	beq.w	c3e6 <_vfprintf_r+0x171a>
    b5fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b5fe:	1a1b      	subs	r3, r3, r0
    b600:	9310      	str	r3, [sp, #64]	; 0x40
    b602:	42bb      	cmp	r3, r7
    b604:	f340 85be 	ble.w	c184 <_vfprintf_r+0x14b8>
    b608:	9710      	str	r7, [sp, #64]	; 0x40
    b60a:	2100      	movs	r1, #0
    b60c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    b610:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b614:	970c      	str	r7, [sp, #48]	; 0x30
    b616:	9117      	str	r1, [sp, #92]	; 0x5c
    b618:	e527      	b.n	b06a <_vfprintf_r+0x39e>
    b61a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b61e:	9216      	str	r2, [sp, #88]	; 0x58
    b620:	f01c 0f20 	tst.w	ip, #32
    b624:	d023      	beq.n	b66e <_vfprintf_r+0x9a2>
    b626:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b628:	2301      	movs	r3, #1
    b62a:	1dc2      	adds	r2, r0, #7
    b62c:	f022 0207 	bic.w	r2, r2, #7
    b630:	f102 0108 	add.w	r1, r2, #8
    b634:	910b      	str	r1, [sp, #44]	; 0x2c
    b636:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b63a:	ea5a 020b 	orrs.w	r2, sl, fp
    b63e:	bf0c      	ite	eq
    b640:	2200      	moveq	r2, #0
    b642:	2201      	movne	r2, #1
    b644:	e4d4      	b.n	aff0 <_vfprintf_r+0x324>
    b646:	990a      	ldr	r1, [sp, #40]	; 0x28
    b648:	462b      	mov	r3, r5
    b64a:	f041 0120 	orr.w	r1, r1, #32
    b64e:	910a      	str	r1, [sp, #40]	; 0x28
    b650:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b652:	782a      	ldrb	r2, [r5, #0]
    b654:	910b      	str	r1, [sp, #44]	; 0x2c
    b656:	f7ff bbe4 	b.w	ae22 <_vfprintf_r+0x156>
    b65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b65c:	9216      	str	r2, [sp, #88]	; 0x58
    b65e:	f043 0310 	orr.w	r3, r3, #16
    b662:	930a      	str	r3, [sp, #40]	; 0x28
    b664:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b668:	f01c 0f20 	tst.w	ip, #32
    b66c:	d1db      	bne.n	b626 <_vfprintf_r+0x95a>
    b66e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b670:	f013 0f10 	tst.w	r3, #16
    b674:	f000 83d5 	beq.w	be22 <_vfprintf_r+0x1156>
    b678:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b67a:	2301      	movs	r3, #1
    b67c:	1d02      	adds	r2, r0, #4
    b67e:	920b      	str	r2, [sp, #44]	; 0x2c
    b680:	6801      	ldr	r1, [r0, #0]
    b682:	1e0a      	subs	r2, r1, #0
    b684:	bf18      	it	ne
    b686:	2201      	movne	r2, #1
    b688:	468a      	mov	sl, r1
    b68a:	f04f 0b00 	mov.w	fp, #0
    b68e:	e4af      	b.n	aff0 <_vfprintf_r+0x324>
    b690:	980a      	ldr	r0, [sp, #40]	; 0x28
    b692:	9216      	str	r2, [sp, #88]	; 0x58
    b694:	f642 6224 	movw	r2, #11812	; 0x2e24
    b698:	f010 0f20 	tst.w	r0, #32
    b69c:	f2c0 0201 	movt	r2, #1
    b6a0:	9219      	str	r2, [sp, #100]	; 0x64
    b6a2:	f47f ac92 	bne.w	afca <_vfprintf_r+0x2fe>
    b6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b6a8:	f013 0f10 	tst.w	r3, #16
    b6ac:	f040 831a 	bne.w	bce4 <_vfprintf_r+0x1018>
    b6b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b6b2:	f012 0f40 	tst.w	r2, #64	; 0x40
    b6b6:	f000 8315 	beq.w	bce4 <_vfprintf_r+0x1018>
    b6ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b6bc:	f103 0c04 	add.w	ip, r3, #4
    b6c0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b6c4:	f8b3 a000 	ldrh.w	sl, [r3]
    b6c8:	46d2      	mov	sl, sl
    b6ca:	f04f 0b00 	mov.w	fp, #0
    b6ce:	e485      	b.n	afdc <_vfprintf_r+0x310>
    b6d0:	9216      	str	r2, [sp, #88]	; 0x58
    b6d2:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    b6d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b6d8:	f04f 0c01 	mov.w	ip, #1
    b6dc:	f04f 0000 	mov.w	r0, #0
    b6e0:	3104      	adds	r1, #4
    b6e2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b6e6:	6813      	ldr	r3, [r2, #0]
    b6e8:	3204      	adds	r2, #4
    b6ea:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b6ee:	920b      	str	r2, [sp, #44]	; 0x2c
    b6f0:	9113      	str	r1, [sp, #76]	; 0x4c
    b6f2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b6f6:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    b6fa:	e62f      	b.n	b35c <_vfprintf_r+0x690>
    b6fc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b700:	9216      	str	r2, [sp, #88]	; 0x58
    b702:	f01c 0f20 	tst.w	ip, #32
    b706:	f47f aea3 	bne.w	b450 <_vfprintf_r+0x784>
    b70a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b70c:	f012 0f10 	tst.w	r2, #16
    b710:	f040 82f1 	bne.w	bcf6 <_vfprintf_r+0x102a>
    b714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b716:	f012 0f40 	tst.w	r2, #64	; 0x40
    b71a:	f000 82ec 	beq.w	bcf6 <_vfprintf_r+0x102a>
    b71e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b720:	f103 0c04 	add.w	ip, r3, #4
    b724:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b728:	f9b3 a000 	ldrsh.w	sl, [r3]
    b72c:	46d2      	mov	sl, sl
    b72e:	ea4f 7bea 	mov.w	fp, sl, asr #31
    b732:	e696      	b.n	b462 <_vfprintf_r+0x796>
    b734:	990a      	ldr	r1, [sp, #40]	; 0x28
    b736:	9216      	str	r2, [sp, #88]	; 0x58
    b738:	f041 0110 	orr.w	r1, r1, #16
    b73c:	910a      	str	r1, [sp, #40]	; 0x28
    b73e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b740:	f012 0320 	ands.w	r3, r2, #32
    b744:	f47f af11 	bne.w	b56a <_vfprintf_r+0x89e>
    b748:	990a      	ldr	r1, [sp, #40]	; 0x28
    b74a:	f011 0210 	ands.w	r2, r1, #16
    b74e:	f000 8354 	beq.w	bdfa <_vfprintf_r+0x112e>
    b752:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b754:	f102 0c04 	add.w	ip, r2, #4
    b758:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b75c:	6811      	ldr	r1, [r2, #0]
    b75e:	1e0a      	subs	r2, r1, #0
    b760:	bf18      	it	ne
    b762:	2201      	movne	r2, #1
    b764:	468a      	mov	sl, r1
    b766:	f04f 0b00 	mov.w	fp, #0
    b76a:	e441      	b.n	aff0 <_vfprintf_r+0x324>
    b76c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b76e:	2a65      	cmp	r2, #101	; 0x65
    b770:	f340 8128 	ble.w	b9c4 <_vfprintf_r+0xcf8>
    b774:	9812      	ldr	r0, [sp, #72]	; 0x48
    b776:	2200      	movs	r2, #0
    b778:	2300      	movs	r3, #0
    b77a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b77c:	f006 fc4c 	bl	12018 <__aeabi_dcmpeq>
    b780:	2800      	cmp	r0, #0
    b782:	f000 81be 	beq.w	bb02 <_vfprintf_r+0xe36>
    b786:	2301      	movs	r3, #1
    b788:	6063      	str	r3, [r4, #4]
    b78a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b78e:	f642 6364 	movw	r3, #11876	; 0x2e64
    b792:	f2c0 0301 	movt	r3, #1
    b796:	6023      	str	r3, [r4, #0]
    b798:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b79c:	3201      	adds	r2, #1
    b79e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b7a2:	3301      	adds	r3, #1
    b7a4:	2a07      	cmp	r2, #7
    b7a6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b7aa:	bfd8      	it	le
    b7ac:	f104 0308 	addle.w	r3, r4, #8
    b7b0:	f300 839b 	bgt.w	beea <_vfprintf_r+0x121e>
    b7b4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b7b8:	981a      	ldr	r0, [sp, #104]	; 0x68
    b7ba:	4282      	cmp	r2, r0
    b7bc:	db04      	blt.n	b7c8 <_vfprintf_r+0xafc>
    b7be:	990a      	ldr	r1, [sp, #40]	; 0x28
    b7c0:	f011 0f01 	tst.w	r1, #1
    b7c4:	f43f ad49 	beq.w	b25a <_vfprintf_r+0x58e>
    b7c8:	2201      	movs	r2, #1
    b7ca:	605a      	str	r2, [r3, #4]
    b7cc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b7d0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b7d4:	3201      	adds	r2, #1
    b7d6:	981d      	ldr	r0, [sp, #116]	; 0x74
    b7d8:	3101      	adds	r1, #1
    b7da:	2a07      	cmp	r2, #7
    b7dc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b7e0:	6018      	str	r0, [r3, #0]
    b7e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b7e6:	f300 855f 	bgt.w	c2a8 <_vfprintf_r+0x15dc>
    b7ea:	3308      	adds	r3, #8
    b7ec:	991a      	ldr	r1, [sp, #104]	; 0x68
    b7ee:	1e4f      	subs	r7, r1, #1
    b7f0:	2f00      	cmp	r7, #0
    b7f2:	f77f ad32 	ble.w	b25a <_vfprintf_r+0x58e>
    b7f6:	2f10      	cmp	r7, #16
    b7f8:	f8df 8534 	ldr.w	r8, [pc, #1332]	; bd30 <_vfprintf_r+0x1064>
    b7fc:	f340 82ea 	ble.w	bdd4 <_vfprintf_r+0x1108>
    b800:	4642      	mov	r2, r8
    b802:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b806:	46a8      	mov	r8, r5
    b808:	2410      	movs	r4, #16
    b80a:	f10a 0a0c 	add.w	sl, sl, #12
    b80e:	4615      	mov	r5, r2
    b810:	e003      	b.n	b81a <_vfprintf_r+0xb4e>
    b812:	3f10      	subs	r7, #16
    b814:	2f10      	cmp	r7, #16
    b816:	f340 82da 	ble.w	bdce <_vfprintf_r+0x1102>
    b81a:	605c      	str	r4, [r3, #4]
    b81c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b820:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b824:	3201      	adds	r2, #1
    b826:	601d      	str	r5, [r3, #0]
    b828:	3110      	adds	r1, #16
    b82a:	2a07      	cmp	r2, #7
    b82c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b830:	f103 0308 	add.w	r3, r3, #8
    b834:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b838:	ddeb      	ble.n	b812 <_vfprintf_r+0xb46>
    b83a:	4648      	mov	r0, r9
    b83c:	4631      	mov	r1, r6
    b83e:	4652      	mov	r2, sl
    b840:	f7ff fa36 	bl	acb0 <__sprint_r>
    b844:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b848:	3304      	adds	r3, #4
    b84a:	2800      	cmp	r0, #0
    b84c:	d0e1      	beq.n	b812 <_vfprintf_r+0xb46>
    b84e:	f7ff bb5d 	b.w	af0c <_vfprintf_r+0x240>
    b852:	b97b      	cbnz	r3, b874 <_vfprintf_r+0xba8>
    b854:	990a      	ldr	r1, [sp, #40]	; 0x28
    b856:	f011 0f01 	tst.w	r1, #1
    b85a:	d00b      	beq.n	b874 <_vfprintf_r+0xba8>
    b85c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    b860:	2330      	movs	r3, #48	; 0x30
    b862:	3204      	adds	r2, #4
    b864:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    b868:	3227      	adds	r2, #39	; 0x27
    b86a:	2301      	movs	r3, #1
    b86c:	9213      	str	r2, [sp, #76]	; 0x4c
    b86e:	9310      	str	r3, [sp, #64]	; 0x40
    b870:	f7ff bbf3 	b.w	b05a <_vfprintf_r+0x38e>
    b874:	9818      	ldr	r0, [sp, #96]	; 0x60
    b876:	2100      	movs	r1, #0
    b878:	9110      	str	r1, [sp, #64]	; 0x40
    b87a:	9013      	str	r0, [sp, #76]	; 0x4c
    b87c:	f7ff bbed 	b.w	b05a <_vfprintf_r+0x38e>
    b880:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b882:	990c      	ldr	r1, [sp, #48]	; 0x30
    b884:	1a47      	subs	r7, r0, r1
    b886:	2f00      	cmp	r7, #0
    b888:	f77f ac84 	ble.w	b194 <_vfprintf_r+0x4c8>
    b88c:	2f10      	cmp	r7, #16
    b88e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; bd30 <_vfprintf_r+0x1064>
    b892:	dd2e      	ble.n	b8f2 <_vfprintf_r+0xc26>
    b894:	4643      	mov	r3, r8
    b896:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b89a:	46a8      	mov	r8, r5
    b89c:	f04f 0a10 	mov.w	sl, #16
    b8a0:	f10b 0b0c 	add.w	fp, fp, #12
    b8a4:	461d      	mov	r5, r3
    b8a6:	e002      	b.n	b8ae <_vfprintf_r+0xbe2>
    b8a8:	3f10      	subs	r7, #16
    b8aa:	2f10      	cmp	r7, #16
    b8ac:	dd1e      	ble.n	b8ec <_vfprintf_r+0xc20>
    b8ae:	f8c4 a004 	str.w	sl, [r4, #4]
    b8b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b8b6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b8ba:	3301      	adds	r3, #1
    b8bc:	6025      	str	r5, [r4, #0]
    b8be:	3210      	adds	r2, #16
    b8c0:	2b07      	cmp	r3, #7
    b8c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b8c6:	f104 0408 	add.w	r4, r4, #8
    b8ca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b8ce:	ddeb      	ble.n	b8a8 <_vfprintf_r+0xbdc>
    b8d0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b8d4:	4648      	mov	r0, r9
    b8d6:	4631      	mov	r1, r6
    b8d8:	465a      	mov	r2, fp
    b8da:	3404      	adds	r4, #4
    b8dc:	f7ff f9e8 	bl	acb0 <__sprint_r>
    b8e0:	2800      	cmp	r0, #0
    b8e2:	f47f ab13 	bne.w	af0c <_vfprintf_r+0x240>
    b8e6:	3f10      	subs	r7, #16
    b8e8:	2f10      	cmp	r7, #16
    b8ea:	dce0      	bgt.n	b8ae <_vfprintf_r+0xbe2>
    b8ec:	462b      	mov	r3, r5
    b8ee:	4645      	mov	r5, r8
    b8f0:	4698      	mov	r8, r3
    b8f2:	6067      	str	r7, [r4, #4]
    b8f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b8f8:	f8c4 8000 	str.w	r8, [r4]
    b8fc:	1c5a      	adds	r2, r3, #1
    b8fe:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b902:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b906:	19db      	adds	r3, r3, r7
    b908:	2a07      	cmp	r2, #7
    b90a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b90e:	f300 823a 	bgt.w	bd86 <_vfprintf_r+0x10ba>
    b912:	3408      	adds	r4, #8
    b914:	e43e      	b.n	b194 <_vfprintf_r+0x4c8>
    b916:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b918:	6063      	str	r3, [r4, #4]
    b91a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b91e:	6021      	str	r1, [r4, #0]
    b920:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b924:	3201      	adds	r2, #1
    b926:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b92a:	18cb      	adds	r3, r1, r3
    b92c:	2a07      	cmp	r2, #7
    b92e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b932:	f300 8549 	bgt.w	c3c8 <_vfprintf_r+0x16fc>
    b936:	3408      	adds	r4, #8
    b938:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    b93a:	2301      	movs	r3, #1
    b93c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    b940:	6063      	str	r3, [r4, #4]
    b942:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b946:	6022      	str	r2, [r4, #0]
    b948:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b94c:	3301      	adds	r3, #1
    b94e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b952:	3201      	adds	r2, #1
    b954:	2b07      	cmp	r3, #7
    b956:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b95a:	bfd8      	it	le
    b95c:	f104 0308 	addle.w	r3, r4, #8
    b960:	f300 8523 	bgt.w	c3aa <_vfprintf_r+0x16de>
    b964:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b966:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b96a:	19c7      	adds	r7, r0, r7
    b96c:	981a      	ldr	r0, [sp, #104]	; 0x68
    b96e:	601f      	str	r7, [r3, #0]
    b970:	1a81      	subs	r1, r0, r2
    b972:	6059      	str	r1, [r3, #4]
    b974:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b978:	1a8a      	subs	r2, r1, r2
    b97a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    b97e:	1812      	adds	r2, r2, r0
    b980:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b984:	3101      	adds	r1, #1
    b986:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    b98a:	2907      	cmp	r1, #7
    b98c:	f340 8232 	ble.w	bdf4 <_vfprintf_r+0x1128>
    b990:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b994:	4648      	mov	r0, r9
    b996:	4631      	mov	r1, r6
    b998:	320c      	adds	r2, #12
    b99a:	f7ff f989 	bl	acb0 <__sprint_r>
    b99e:	2800      	cmp	r0, #0
    b9a0:	f47f aab4 	bne.w	af0c <_vfprintf_r+0x240>
    b9a4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b9a8:	3304      	adds	r3, #4
    b9aa:	e456      	b.n	b25a <_vfprintf_r+0x58e>
    b9ac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b9b0:	4648      	mov	r0, r9
    b9b2:	4631      	mov	r1, r6
    b9b4:	320c      	adds	r2, #12
    b9b6:	f7ff f97b 	bl	acb0 <__sprint_r>
    b9ba:	2800      	cmp	r0, #0
    b9bc:	f43f acb4 	beq.w	b328 <_vfprintf_r+0x65c>
    b9c0:	f7ff baa4 	b.w	af0c <_vfprintf_r+0x240>
    b9c4:	991a      	ldr	r1, [sp, #104]	; 0x68
    b9c6:	2901      	cmp	r1, #1
    b9c8:	dd4c      	ble.n	ba64 <_vfprintf_r+0xd98>
    b9ca:	2301      	movs	r3, #1
    b9cc:	6063      	str	r3, [r4, #4]
    b9ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b9d2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b9d6:	3301      	adds	r3, #1
    b9d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b9da:	3201      	adds	r2, #1
    b9dc:	2b07      	cmp	r3, #7
    b9de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b9e2:	6020      	str	r0, [r4, #0]
    b9e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b9e8:	f300 81b2 	bgt.w	bd50 <_vfprintf_r+0x1084>
    b9ec:	3408      	adds	r4, #8
    b9ee:	2301      	movs	r3, #1
    b9f0:	6063      	str	r3, [r4, #4]
    b9f2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b9f6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b9fa:	3301      	adds	r3, #1
    b9fc:	991d      	ldr	r1, [sp, #116]	; 0x74
    b9fe:	3201      	adds	r2, #1
    ba00:	2b07      	cmp	r3, #7
    ba02:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba06:	6021      	str	r1, [r4, #0]
    ba08:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ba0c:	f300 8192 	bgt.w	bd34 <_vfprintf_r+0x1068>
    ba10:	3408      	adds	r4, #8
    ba12:	9812      	ldr	r0, [sp, #72]	; 0x48
    ba14:	2200      	movs	r2, #0
    ba16:	2300      	movs	r3, #0
    ba18:	991b      	ldr	r1, [sp, #108]	; 0x6c
    ba1a:	f006 fafd 	bl	12018 <__aeabi_dcmpeq>
    ba1e:	2800      	cmp	r0, #0
    ba20:	f040 811d 	bne.w	bc5e <_vfprintf_r+0xf92>
    ba24:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    ba26:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ba28:	1e5a      	subs	r2, r3, #1
    ba2a:	6062      	str	r2, [r4, #4]
    ba2c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ba30:	1c41      	adds	r1, r0, #1
    ba32:	6021      	str	r1, [r4, #0]
    ba34:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    ba38:	3301      	adds	r3, #1
    ba3a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ba3e:	188a      	adds	r2, r1, r2
    ba40:	2b07      	cmp	r3, #7
    ba42:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba46:	dc21      	bgt.n	ba8c <_vfprintf_r+0xdc0>
    ba48:	3408      	adds	r4, #8
    ba4a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    ba4c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    ba50:	981c      	ldr	r0, [sp, #112]	; 0x70
    ba52:	6022      	str	r2, [r4, #0]
    ba54:	6063      	str	r3, [r4, #4]
    ba56:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ba5a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ba5e:	3301      	adds	r3, #1
    ba60:	f7ff bbf0 	b.w	b244 <_vfprintf_r+0x578>
    ba64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ba66:	f012 0f01 	tst.w	r2, #1
    ba6a:	d1ae      	bne.n	b9ca <_vfprintf_r+0xcfe>
    ba6c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    ba6e:	2301      	movs	r3, #1
    ba70:	6063      	str	r3, [r4, #4]
    ba72:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ba76:	6022      	str	r2, [r4, #0]
    ba78:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ba7c:	3301      	adds	r3, #1
    ba7e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ba82:	3201      	adds	r2, #1
    ba84:	2b07      	cmp	r3, #7
    ba86:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba8a:	dddd      	ble.n	ba48 <_vfprintf_r+0xd7c>
    ba8c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ba90:	4648      	mov	r0, r9
    ba92:	4631      	mov	r1, r6
    ba94:	320c      	adds	r2, #12
    ba96:	f7ff f90b 	bl	acb0 <__sprint_r>
    ba9a:	2800      	cmp	r0, #0
    ba9c:	f47f aa36 	bne.w	af0c <_vfprintf_r+0x240>
    baa0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    baa4:	3404      	adds	r4, #4
    baa6:	e7d0      	b.n	ba4a <_vfprintf_r+0xd7e>
    baa8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    baac:	4648      	mov	r0, r9
    baae:	4631      	mov	r1, r6
    bab0:	320c      	adds	r2, #12
    bab2:	f7ff f8fd 	bl	acb0 <__sprint_r>
    bab6:	2800      	cmp	r0, #0
    bab8:	f47f aa28 	bne.w	af0c <_vfprintf_r+0x240>
    babc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bac0:	3404      	adds	r4, #4
    bac2:	f7ff bbb0 	b.w	b226 <_vfprintf_r+0x55a>
    bac6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    baca:	4648      	mov	r0, r9
    bacc:	4631      	mov	r1, r6
    bace:	320c      	adds	r2, #12
    bad0:	f7ff f8ee 	bl	acb0 <__sprint_r>
    bad4:	2800      	cmp	r0, #0
    bad6:	f47f aa19 	bne.w	af0c <_vfprintf_r+0x240>
    bada:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bade:	3404      	adds	r4, #4
    bae0:	f7ff bb3c 	b.w	b15c <_vfprintf_r+0x490>
    bae4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bae8:	4648      	mov	r0, r9
    baea:	4631      	mov	r1, r6
    baec:	320c      	adds	r2, #12
    baee:	f7ff f8df 	bl	acb0 <__sprint_r>
    baf2:	2800      	cmp	r0, #0
    baf4:	f47f aa0a 	bne.w	af0c <_vfprintf_r+0x240>
    baf8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bafc:	3404      	adds	r4, #4
    bafe:	f7ff bb43 	b.w	b188 <_vfprintf_r+0x4bc>
    bb02:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    bb06:	2b00      	cmp	r3, #0
    bb08:	f340 81fd 	ble.w	bf06 <_vfprintf_r+0x123a>
    bb0c:	991a      	ldr	r1, [sp, #104]	; 0x68
    bb0e:	428b      	cmp	r3, r1
    bb10:	f6ff af01 	blt.w	b916 <_vfprintf_r+0xc4a>
    bb14:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    bb16:	6061      	str	r1, [r4, #4]
    bb18:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb1c:	6022      	str	r2, [r4, #0]
    bb1e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bb22:	3301      	adds	r3, #1
    bb24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bb28:	1852      	adds	r2, r2, r1
    bb2a:	2b07      	cmp	r3, #7
    bb2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bb30:	bfd8      	it	le
    bb32:	f104 0308 	addle.w	r3, r4, #8
    bb36:	f300 8429 	bgt.w	c38c <_vfprintf_r+0x16c0>
    bb3a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    bb3e:	981a      	ldr	r0, [sp, #104]	; 0x68
    bb40:	1a24      	subs	r4, r4, r0
    bb42:	2c00      	cmp	r4, #0
    bb44:	f340 81b3 	ble.w	beae <_vfprintf_r+0x11e2>
    bb48:	2c10      	cmp	r4, #16
    bb4a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; bd30 <_vfprintf_r+0x1064>
    bb4e:	f340 819d 	ble.w	be8c <_vfprintf_r+0x11c0>
    bb52:	4642      	mov	r2, r8
    bb54:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    bb58:	46a8      	mov	r8, r5
    bb5a:	2710      	movs	r7, #16
    bb5c:	f10a 0a0c 	add.w	sl, sl, #12
    bb60:	4615      	mov	r5, r2
    bb62:	e003      	b.n	bb6c <_vfprintf_r+0xea0>
    bb64:	3c10      	subs	r4, #16
    bb66:	2c10      	cmp	r4, #16
    bb68:	f340 818d 	ble.w	be86 <_vfprintf_r+0x11ba>
    bb6c:	605f      	str	r7, [r3, #4]
    bb6e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bb72:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bb76:	3201      	adds	r2, #1
    bb78:	601d      	str	r5, [r3, #0]
    bb7a:	3110      	adds	r1, #16
    bb7c:	2a07      	cmp	r2, #7
    bb7e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bb82:	f103 0308 	add.w	r3, r3, #8
    bb86:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bb8a:	ddeb      	ble.n	bb64 <_vfprintf_r+0xe98>
    bb8c:	4648      	mov	r0, r9
    bb8e:	4631      	mov	r1, r6
    bb90:	4652      	mov	r2, sl
    bb92:	f7ff f88d 	bl	acb0 <__sprint_r>
    bb96:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bb9a:	3304      	adds	r3, #4
    bb9c:	2800      	cmp	r0, #0
    bb9e:	d0e1      	beq.n	bb64 <_vfprintf_r+0xe98>
    bba0:	f7ff b9b4 	b.w	af0c <_vfprintf_r+0x240>
    bba4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bba6:	9819      	ldr	r0, [sp, #100]	; 0x64
    bba8:	4613      	mov	r3, r2
    bbaa:	9213      	str	r2, [sp, #76]	; 0x4c
    bbac:	f00a 020f 	and.w	r2, sl, #15
    bbb0:	ea4f 111a 	mov.w	r1, sl, lsr #4
    bbb4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    bbb8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    bbbc:	5c82      	ldrb	r2, [r0, r2]
    bbbe:	468a      	mov	sl, r1
    bbc0:	46e3      	mov	fp, ip
    bbc2:	ea5a 0c0b 	orrs.w	ip, sl, fp
    bbc6:	f803 2d01 	strb.w	r2, [r3, #-1]!
    bbca:	d1ef      	bne.n	bbac <_vfprintf_r+0xee0>
    bbcc:	9818      	ldr	r0, [sp, #96]	; 0x60
    bbce:	9313      	str	r3, [sp, #76]	; 0x4c
    bbd0:	1ac0      	subs	r0, r0, r3
    bbd2:	9010      	str	r0, [sp, #64]	; 0x40
    bbd4:	f7ff ba41 	b.w	b05a <_vfprintf_r+0x38e>
    bbd8:	2209      	movs	r2, #9
    bbda:	2300      	movs	r3, #0
    bbdc:	4552      	cmp	r2, sl
    bbde:	eb73 000b 	sbcs.w	r0, r3, fp
    bbe2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    bbe6:	d21f      	bcs.n	bc28 <_vfprintf_r+0xf5c>
    bbe8:	4623      	mov	r3, r4
    bbea:	4644      	mov	r4, r8
    bbec:	46b8      	mov	r8, r7
    bbee:	461f      	mov	r7, r3
    bbf0:	4650      	mov	r0, sl
    bbf2:	4659      	mov	r1, fp
    bbf4:	220a      	movs	r2, #10
    bbf6:	2300      	movs	r3, #0
    bbf8:	f006 fb26 	bl	12248 <__aeabi_uldivmod>
    bbfc:	2300      	movs	r3, #0
    bbfe:	4650      	mov	r0, sl
    bc00:	4659      	mov	r1, fp
    bc02:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    bc06:	220a      	movs	r2, #10
    bc08:	f804 cd01 	strb.w	ip, [r4, #-1]!
    bc0c:	f006 fb1c 	bl	12248 <__aeabi_uldivmod>
    bc10:	2209      	movs	r2, #9
    bc12:	2300      	movs	r3, #0
    bc14:	4682      	mov	sl, r0
    bc16:	468b      	mov	fp, r1
    bc18:	4552      	cmp	r2, sl
    bc1a:	eb73 030b 	sbcs.w	r3, r3, fp
    bc1e:	d3e7      	bcc.n	bbf0 <_vfprintf_r+0xf24>
    bc20:	463b      	mov	r3, r7
    bc22:	4647      	mov	r7, r8
    bc24:	46a0      	mov	r8, r4
    bc26:	461c      	mov	r4, r3
    bc28:	f108 30ff 	add.w	r0, r8, #4294967295
    bc2c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    bc30:	9013      	str	r0, [sp, #76]	; 0x4c
    bc32:	f808 ac01 	strb.w	sl, [r8, #-1]
    bc36:	9918      	ldr	r1, [sp, #96]	; 0x60
    bc38:	1a09      	subs	r1, r1, r0
    bc3a:	9110      	str	r1, [sp, #64]	; 0x40
    bc3c:	f7ff ba0d 	b.w	b05a <_vfprintf_r+0x38e>
    bc40:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc44:	4648      	mov	r0, r9
    bc46:	4631      	mov	r1, r6
    bc48:	320c      	adds	r2, #12
    bc4a:	f7ff f831 	bl	acb0 <__sprint_r>
    bc4e:	2800      	cmp	r0, #0
    bc50:	f47f a95c 	bne.w	af0c <_vfprintf_r+0x240>
    bc54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bc58:	3404      	adds	r4, #4
    bc5a:	f7ff ba68 	b.w	b12e <_vfprintf_r+0x462>
    bc5e:	991a      	ldr	r1, [sp, #104]	; 0x68
    bc60:	1e4f      	subs	r7, r1, #1
    bc62:	2f00      	cmp	r7, #0
    bc64:	f77f aef1 	ble.w	ba4a <_vfprintf_r+0xd7e>
    bc68:	2f10      	cmp	r7, #16
    bc6a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; bd30 <_vfprintf_r+0x1064>
    bc6e:	dd4e      	ble.n	bd0e <_vfprintf_r+0x1042>
    bc70:	4643      	mov	r3, r8
    bc72:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    bc76:	46a8      	mov	r8, r5
    bc78:	f04f 0a10 	mov.w	sl, #16
    bc7c:	f10b 0b0c 	add.w	fp, fp, #12
    bc80:	461d      	mov	r5, r3
    bc82:	e002      	b.n	bc8a <_vfprintf_r+0xfbe>
    bc84:	3f10      	subs	r7, #16
    bc86:	2f10      	cmp	r7, #16
    bc88:	dd3e      	ble.n	bd08 <_vfprintf_r+0x103c>
    bc8a:	f8c4 a004 	str.w	sl, [r4, #4]
    bc8e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bc92:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bc96:	3301      	adds	r3, #1
    bc98:	6025      	str	r5, [r4, #0]
    bc9a:	3210      	adds	r2, #16
    bc9c:	2b07      	cmp	r3, #7
    bc9e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bca2:	f104 0408 	add.w	r4, r4, #8
    bca6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bcaa:	ddeb      	ble.n	bc84 <_vfprintf_r+0xfb8>
    bcac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bcb0:	4648      	mov	r0, r9
    bcb2:	4631      	mov	r1, r6
    bcb4:	465a      	mov	r2, fp
    bcb6:	3404      	adds	r4, #4
    bcb8:	f7fe fffa 	bl	acb0 <__sprint_r>
    bcbc:	2800      	cmp	r0, #0
    bcbe:	d0e1      	beq.n	bc84 <_vfprintf_r+0xfb8>
    bcc0:	f7ff b924 	b.w	af0c <_vfprintf_r+0x240>
    bcc4:	9816      	ldr	r0, [sp, #88]	; 0x58
    bcc6:	2130      	movs	r1, #48	; 0x30
    bcc8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    bccc:	2201      	movs	r2, #1
    bcce:	2302      	movs	r3, #2
    bcd0:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    bcd4:	f04c 0c02 	orr.w	ip, ip, #2
    bcd8:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    bcdc:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    bce0:	f7ff b986 	b.w	aff0 <_vfprintf_r+0x324>
    bce4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bce6:	1d01      	adds	r1, r0, #4
    bce8:	6803      	ldr	r3, [r0, #0]
    bcea:	910b      	str	r1, [sp, #44]	; 0x2c
    bcec:	469a      	mov	sl, r3
    bcee:	f04f 0b00 	mov.w	fp, #0
    bcf2:	f7ff b973 	b.w	afdc <_vfprintf_r+0x310>
    bcf6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bcf8:	1d01      	adds	r1, r0, #4
    bcfa:	6803      	ldr	r3, [r0, #0]
    bcfc:	910b      	str	r1, [sp, #44]	; 0x2c
    bcfe:	469a      	mov	sl, r3
    bd00:	ea4f 7bea 	mov.w	fp, sl, asr #31
    bd04:	f7ff bbad 	b.w	b462 <_vfprintf_r+0x796>
    bd08:	462b      	mov	r3, r5
    bd0a:	4645      	mov	r5, r8
    bd0c:	4698      	mov	r8, r3
    bd0e:	6067      	str	r7, [r4, #4]
    bd10:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bd14:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bd18:	3301      	adds	r3, #1
    bd1a:	f8c4 8000 	str.w	r8, [r4]
    bd1e:	19d2      	adds	r2, r2, r7
    bd20:	2b07      	cmp	r3, #7
    bd22:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bd26:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bd2a:	f77f ae8d 	ble.w	ba48 <_vfprintf_r+0xd7c>
    bd2e:	e6ad      	b.n	ba8c <_vfprintf_r+0xdc0>
    bd30:	00012ea4 	.word	0x00012ea4
    bd34:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bd38:	4648      	mov	r0, r9
    bd3a:	4631      	mov	r1, r6
    bd3c:	320c      	adds	r2, #12
    bd3e:	f7fe ffb7 	bl	acb0 <__sprint_r>
    bd42:	2800      	cmp	r0, #0
    bd44:	f47f a8e2 	bne.w	af0c <_vfprintf_r+0x240>
    bd48:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bd4c:	3404      	adds	r4, #4
    bd4e:	e660      	b.n	ba12 <_vfprintf_r+0xd46>
    bd50:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bd54:	4648      	mov	r0, r9
    bd56:	4631      	mov	r1, r6
    bd58:	320c      	adds	r2, #12
    bd5a:	f7fe ffa9 	bl	acb0 <__sprint_r>
    bd5e:	2800      	cmp	r0, #0
    bd60:	f47f a8d4 	bne.w	af0c <_vfprintf_r+0x240>
    bd64:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bd68:	3404      	adds	r4, #4
    bd6a:	e640      	b.n	b9ee <_vfprintf_r+0xd22>
    bd6c:	2830      	cmp	r0, #48	; 0x30
    bd6e:	f000 82ec 	beq.w	c34a <_vfprintf_r+0x167e>
    bd72:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bd74:	2330      	movs	r3, #48	; 0x30
    bd76:	f800 3d01 	strb.w	r3, [r0, #-1]!
    bd7a:	9918      	ldr	r1, [sp, #96]	; 0x60
    bd7c:	9013      	str	r0, [sp, #76]	; 0x4c
    bd7e:	1a09      	subs	r1, r1, r0
    bd80:	9110      	str	r1, [sp, #64]	; 0x40
    bd82:	f7ff b96a 	b.w	b05a <_vfprintf_r+0x38e>
    bd86:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bd8a:	4648      	mov	r0, r9
    bd8c:	4631      	mov	r1, r6
    bd8e:	320c      	adds	r2, #12
    bd90:	f7fe ff8e 	bl	acb0 <__sprint_r>
    bd94:	2800      	cmp	r0, #0
    bd96:	f47f a8b9 	bne.w	af0c <_vfprintf_r+0x240>
    bd9a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bd9e:	3404      	adds	r4, #4
    bda0:	f7ff b9f8 	b.w	b194 <_vfprintf_r+0x4c8>
    bda4:	f1da 0a00 	rsbs	sl, sl, #0
    bda8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    bdac:	232d      	movs	r3, #45	; 0x2d
    bdae:	ea5a 0c0b 	orrs.w	ip, sl, fp
    bdb2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    bdb6:	bf0c      	ite	eq
    bdb8:	2200      	moveq	r2, #0
    bdba:	2201      	movne	r2, #1
    bdbc:	2301      	movs	r3, #1
    bdbe:	f7ff b91b 	b.w	aff8 <_vfprintf_r+0x32c>
    bdc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bdc4:	462b      	mov	r3, r5
    bdc6:	782a      	ldrb	r2, [r5, #0]
    bdc8:	910b      	str	r1, [sp, #44]	; 0x2c
    bdca:	f7ff b82a 	b.w	ae22 <_vfprintf_r+0x156>
    bdce:	462a      	mov	r2, r5
    bdd0:	4645      	mov	r5, r8
    bdd2:	4690      	mov	r8, r2
    bdd4:	605f      	str	r7, [r3, #4]
    bdd6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bdda:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bdde:	3201      	adds	r2, #1
    bde0:	f8c3 8000 	str.w	r8, [r3]
    bde4:	19c9      	adds	r1, r1, r7
    bde6:	2a07      	cmp	r2, #7
    bde8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bdec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bdf0:	f73f adce 	bgt.w	b990 <_vfprintf_r+0xcc4>
    bdf4:	3308      	adds	r3, #8
    bdf6:	f7ff ba30 	b.w	b25a <_vfprintf_r+0x58e>
    bdfa:	980a      	ldr	r0, [sp, #40]	; 0x28
    bdfc:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    be00:	f000 81ed 	beq.w	c1de <_vfprintf_r+0x1512>
    be04:	990b      	ldr	r1, [sp, #44]	; 0x2c
    be06:	4613      	mov	r3, r2
    be08:	1d0a      	adds	r2, r1, #4
    be0a:	920b      	str	r2, [sp, #44]	; 0x2c
    be0c:	f8b1 a000 	ldrh.w	sl, [r1]
    be10:	f1ba 0200 	subs.w	r2, sl, #0
    be14:	bf18      	it	ne
    be16:	2201      	movne	r2, #1
    be18:	46d2      	mov	sl, sl
    be1a:	f04f 0b00 	mov.w	fp, #0
    be1e:	f7ff b8e7 	b.w	aff0 <_vfprintf_r+0x324>
    be22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    be24:	f013 0f40 	tst.w	r3, #64	; 0x40
    be28:	f000 81cc 	beq.w	c1c4 <_vfprintf_r+0x14f8>
    be2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    be2e:	2301      	movs	r3, #1
    be30:	1d01      	adds	r1, r0, #4
    be32:	910b      	str	r1, [sp, #44]	; 0x2c
    be34:	f8b0 a000 	ldrh.w	sl, [r0]
    be38:	f1ba 0200 	subs.w	r2, sl, #0
    be3c:	bf18      	it	ne
    be3e:	2201      	movne	r2, #1
    be40:	46d2      	mov	sl, sl
    be42:	f04f 0b00 	mov.w	fp, #0
    be46:	f7ff b8d3 	b.w	aff0 <_vfprintf_r+0x324>
    be4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    be4c:	f013 0f10 	tst.w	r3, #16
    be50:	f000 81a4 	beq.w	c19c <_vfprintf_r+0x14d0>
    be54:	980b      	ldr	r0, [sp, #44]	; 0x2c
    be56:	9911      	ldr	r1, [sp, #68]	; 0x44
    be58:	f100 0a04 	add.w	sl, r0, #4
    be5c:	6803      	ldr	r3, [r0, #0]
    be5e:	6019      	str	r1, [r3, #0]
    be60:	f7fe bf9c 	b.w	ad9c <_vfprintf_r+0xd0>
    be64:	980b      	ldr	r0, [sp, #44]	; 0x2c
    be66:	1dc3      	adds	r3, r0, #7
    be68:	f023 0307 	bic.w	r3, r3, #7
    be6c:	f103 0108 	add.w	r1, r3, #8
    be70:	910b      	str	r1, [sp, #44]	; 0x2c
    be72:	f8d3 8004 	ldr.w	r8, [r3, #4]
    be76:	f8d3 a000 	ldr.w	sl, [r3]
    be7a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    be7e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    be82:	f7ff bb11 	b.w	b4a8 <_vfprintf_r+0x7dc>
    be86:	462a      	mov	r2, r5
    be88:	4645      	mov	r5, r8
    be8a:	4690      	mov	r8, r2
    be8c:	605c      	str	r4, [r3, #4]
    be8e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    be92:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    be96:	3201      	adds	r2, #1
    be98:	f8c3 8000 	str.w	r8, [r3]
    be9c:	1909      	adds	r1, r1, r4
    be9e:	2a07      	cmp	r2, #7
    bea0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bea4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bea8:	f300 82ea 	bgt.w	c480 <_vfprintf_r+0x17b4>
    beac:	3308      	adds	r3, #8
    beae:	990a      	ldr	r1, [sp, #40]	; 0x28
    beb0:	f011 0f01 	tst.w	r1, #1
    beb4:	f43f a9d1 	beq.w	b25a <_vfprintf_r+0x58e>
    beb8:	2201      	movs	r2, #1
    beba:	605a      	str	r2, [r3, #4]
    bebc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bec0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bec4:	3201      	adds	r2, #1
    bec6:	981d      	ldr	r0, [sp, #116]	; 0x74
    bec8:	3101      	adds	r1, #1
    beca:	2a07      	cmp	r2, #7
    becc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bed0:	6018      	str	r0, [r3, #0]
    bed2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bed6:	f73f ad5b 	bgt.w	b990 <_vfprintf_r+0xcc4>
    beda:	3308      	adds	r3, #8
    bedc:	f7ff b9bd 	b.w	b25a <_vfprintf_r+0x58e>
    bee0:	232d      	movs	r3, #45	; 0x2d
    bee2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    bee6:	f7ff baf2 	b.w	b4ce <_vfprintf_r+0x802>
    beea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    beee:	4648      	mov	r0, r9
    bef0:	4631      	mov	r1, r6
    bef2:	320c      	adds	r2, #12
    bef4:	f7fe fedc 	bl	acb0 <__sprint_r>
    bef8:	2800      	cmp	r0, #0
    befa:	f47f a807 	bne.w	af0c <_vfprintf_r+0x240>
    befe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bf02:	3304      	adds	r3, #4
    bf04:	e456      	b.n	b7b4 <_vfprintf_r+0xae8>
    bf06:	2301      	movs	r3, #1
    bf08:	6063      	str	r3, [r4, #4]
    bf0a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bf0e:	f642 6364 	movw	r3, #11876	; 0x2e64
    bf12:	f2c0 0301 	movt	r3, #1
    bf16:	6023      	str	r3, [r4, #0]
    bf18:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    bf1c:	3201      	adds	r2, #1
    bf1e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bf22:	3301      	adds	r3, #1
    bf24:	2a07      	cmp	r2, #7
    bf26:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    bf2a:	bfd8      	it	le
    bf2c:	f104 0308 	addle.w	r3, r4, #8
    bf30:	f300 8187 	bgt.w	c242 <_vfprintf_r+0x1576>
    bf34:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    bf38:	b93a      	cbnz	r2, bf4a <_vfprintf_r+0x127e>
    bf3a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    bf3c:	b92a      	cbnz	r2, bf4a <_vfprintf_r+0x127e>
    bf3e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    bf42:	f01c 0f01 	tst.w	ip, #1
    bf46:	f43f a988 	beq.w	b25a <_vfprintf_r+0x58e>
    bf4a:	2201      	movs	r2, #1
    bf4c:	605a      	str	r2, [r3, #4]
    bf4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bf52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bf56:	3201      	adds	r2, #1
    bf58:	981d      	ldr	r0, [sp, #116]	; 0x74
    bf5a:	3101      	adds	r1, #1
    bf5c:	2a07      	cmp	r2, #7
    bf5e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bf62:	6018      	str	r0, [r3, #0]
    bf64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bf68:	f300 8179 	bgt.w	c25e <_vfprintf_r+0x1592>
    bf6c:	3308      	adds	r3, #8
    bf6e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    bf72:	427f      	negs	r7, r7
    bf74:	2f00      	cmp	r7, #0
    bf76:	f340 81b3 	ble.w	c2e0 <_vfprintf_r+0x1614>
    bf7a:	2f10      	cmp	r7, #16
    bf7c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; c5d0 <_vfprintf_r+0x1904>
    bf80:	f340 81d2 	ble.w	c328 <_vfprintf_r+0x165c>
    bf84:	4642      	mov	r2, r8
    bf86:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    bf8a:	46a8      	mov	r8, r5
    bf8c:	2410      	movs	r4, #16
    bf8e:	f10a 0a0c 	add.w	sl, sl, #12
    bf92:	4615      	mov	r5, r2
    bf94:	e003      	b.n	bf9e <_vfprintf_r+0x12d2>
    bf96:	3f10      	subs	r7, #16
    bf98:	2f10      	cmp	r7, #16
    bf9a:	f340 81c2 	ble.w	c322 <_vfprintf_r+0x1656>
    bf9e:	605c      	str	r4, [r3, #4]
    bfa0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bfa4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bfa8:	3201      	adds	r2, #1
    bfaa:	601d      	str	r5, [r3, #0]
    bfac:	3110      	adds	r1, #16
    bfae:	2a07      	cmp	r2, #7
    bfb0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bfb4:	f103 0308 	add.w	r3, r3, #8
    bfb8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bfbc:	ddeb      	ble.n	bf96 <_vfprintf_r+0x12ca>
    bfbe:	4648      	mov	r0, r9
    bfc0:	4631      	mov	r1, r6
    bfc2:	4652      	mov	r2, sl
    bfc4:	f7fe fe74 	bl	acb0 <__sprint_r>
    bfc8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bfcc:	3304      	adds	r3, #4
    bfce:	2800      	cmp	r0, #0
    bfd0:	d0e1      	beq.n	bf96 <_vfprintf_r+0x12ca>
    bfd2:	f7fe bf9b 	b.w	af0c <_vfprintf_r+0x240>
    bfd6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bfd8:	1c6b      	adds	r3, r5, #1
    bfda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bfdc:	f042 0220 	orr.w	r2, r2, #32
    bfe0:	920a      	str	r2, [sp, #40]	; 0x28
    bfe2:	786a      	ldrb	r2, [r5, #1]
    bfe4:	910b      	str	r1, [sp, #44]	; 0x2c
    bfe6:	f7fe bf1c 	b.w	ae22 <_vfprintf_r+0x156>
    bfea:	4650      	mov	r0, sl
    bfec:	4641      	mov	r1, r8
    bfee:	f003 fc63 	bl	f8b8 <__isnand>
    bff2:	2800      	cmp	r0, #0
    bff4:	f040 80ff 	bne.w	c1f6 <_vfprintf_r+0x152a>
    bff8:	f1b7 3fff 	cmp.w	r7, #4294967295
    bffc:	f000 8251 	beq.w	c4a2 <_vfprintf_r+0x17d6>
    c000:	9816      	ldr	r0, [sp, #88]	; 0x58
    c002:	2867      	cmp	r0, #103	; 0x67
    c004:	bf14      	ite	ne
    c006:	2300      	movne	r3, #0
    c008:	2301      	moveq	r3, #1
    c00a:	2847      	cmp	r0, #71	; 0x47
    c00c:	bf08      	it	eq
    c00e:	f043 0301 	orreq.w	r3, r3, #1
    c012:	b113      	cbz	r3, c01a <_vfprintf_r+0x134e>
    c014:	2f00      	cmp	r7, #0
    c016:	bf08      	it	eq
    c018:	2701      	moveq	r7, #1
    c01a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    c01e:	4643      	mov	r3, r8
    c020:	4652      	mov	r2, sl
    c022:	990a      	ldr	r1, [sp, #40]	; 0x28
    c024:	e9c0 2300 	strd	r2, r3, [r0]
    c028:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    c02c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    c030:	910a      	str	r1, [sp, #40]	; 0x28
    c032:	2b00      	cmp	r3, #0
    c034:	f2c0 8264 	blt.w	c500 <_vfprintf_r+0x1834>
    c038:	2100      	movs	r1, #0
    c03a:	9117      	str	r1, [sp, #92]	; 0x5c
    c03c:	9816      	ldr	r0, [sp, #88]	; 0x58
    c03e:	2866      	cmp	r0, #102	; 0x66
    c040:	bf14      	ite	ne
    c042:	2300      	movne	r3, #0
    c044:	2301      	moveq	r3, #1
    c046:	2846      	cmp	r0, #70	; 0x46
    c048:	bf08      	it	eq
    c04a:	f043 0301 	orreq.w	r3, r3, #1
    c04e:	9310      	str	r3, [sp, #64]	; 0x40
    c050:	2b00      	cmp	r3, #0
    c052:	f000 81d1 	beq.w	c3f8 <_vfprintf_r+0x172c>
    c056:	46bc      	mov	ip, r7
    c058:	2303      	movs	r3, #3
    c05a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    c05e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    c062:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    c066:	4648      	mov	r0, r9
    c068:	9300      	str	r3, [sp, #0]
    c06a:	9102      	str	r1, [sp, #8]
    c06c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    c070:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c074:	310c      	adds	r1, #12
    c076:	f8cd c004 	str.w	ip, [sp, #4]
    c07a:	9103      	str	r1, [sp, #12]
    c07c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    c080:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    c084:	9104      	str	r1, [sp, #16]
    c086:	f000 fbc7 	bl	c818 <_dtoa_r>
    c08a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c08c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    c090:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    c094:	bf18      	it	ne
    c096:	2301      	movne	r3, #1
    c098:	2a47      	cmp	r2, #71	; 0x47
    c09a:	bf0c      	ite	eq
    c09c:	2300      	moveq	r3, #0
    c09e:	f003 0301 	andne.w	r3, r3, #1
    c0a2:	9013      	str	r0, [sp, #76]	; 0x4c
    c0a4:	b933      	cbnz	r3, c0b4 <_vfprintf_r+0x13e8>
    c0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c0a8:	f013 0f01 	tst.w	r3, #1
    c0ac:	bf08      	it	eq
    c0ae:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    c0b2:	d016      	beq.n	c0e2 <_vfprintf_r+0x1416>
    c0b4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c0b6:	9910      	ldr	r1, [sp, #64]	; 0x40
    c0b8:	eb00 0b0c 	add.w	fp, r0, ip
    c0bc:	b131      	cbz	r1, c0cc <_vfprintf_r+0x1400>
    c0be:	7803      	ldrb	r3, [r0, #0]
    c0c0:	2b30      	cmp	r3, #48	; 0x30
    c0c2:	f000 80da 	beq.w	c27a <_vfprintf_r+0x15ae>
    c0c6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    c0ca:	449b      	add	fp, r3
    c0cc:	4650      	mov	r0, sl
    c0ce:	2200      	movs	r2, #0
    c0d0:	2300      	movs	r3, #0
    c0d2:	4641      	mov	r1, r8
    c0d4:	f005 ffa0 	bl	12018 <__aeabi_dcmpeq>
    c0d8:	2800      	cmp	r0, #0
    c0da:	f000 81c2 	beq.w	c462 <_vfprintf_r+0x1796>
    c0de:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    c0e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c0e4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c0e6:	2a67      	cmp	r2, #103	; 0x67
    c0e8:	bf14      	ite	ne
    c0ea:	2300      	movne	r3, #0
    c0ec:	2301      	moveq	r3, #1
    c0ee:	2a47      	cmp	r2, #71	; 0x47
    c0f0:	bf08      	it	eq
    c0f2:	f043 0301 	orreq.w	r3, r3, #1
    c0f6:	ebc0 000b 	rsb	r0, r0, fp
    c0fa:	901a      	str	r0, [sp, #104]	; 0x68
    c0fc:	2b00      	cmp	r3, #0
    c0fe:	f000 818a 	beq.w	c416 <_vfprintf_r+0x174a>
    c102:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    c106:	f111 0f03 	cmn.w	r1, #3
    c10a:	9110      	str	r1, [sp, #64]	; 0x40
    c10c:	db02      	blt.n	c114 <_vfprintf_r+0x1448>
    c10e:	428f      	cmp	r7, r1
    c110:	f280 818c 	bge.w	c42c <_vfprintf_r+0x1760>
    c114:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c116:	3a02      	subs	r2, #2
    c118:	9216      	str	r2, [sp, #88]	; 0x58
    c11a:	9910      	ldr	r1, [sp, #64]	; 0x40
    c11c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c11e:	1e4b      	subs	r3, r1, #1
    c120:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    c124:	2b00      	cmp	r3, #0
    c126:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    c12a:	f2c0 8234 	blt.w	c596 <_vfprintf_r+0x18ca>
    c12e:	222b      	movs	r2, #43	; 0x2b
    c130:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    c134:	2b09      	cmp	r3, #9
    c136:	f300 81b6 	bgt.w	c4a6 <_vfprintf_r+0x17da>
    c13a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    c13e:	3330      	adds	r3, #48	; 0x30
    c140:	3204      	adds	r2, #4
    c142:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    c146:	2330      	movs	r3, #48	; 0x30
    c148:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    c14c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    c150:	981a      	ldr	r0, [sp, #104]	; 0x68
    c152:	991a      	ldr	r1, [sp, #104]	; 0x68
    c154:	1ad3      	subs	r3, r2, r3
    c156:	1818      	adds	r0, r3, r0
    c158:	931c      	str	r3, [sp, #112]	; 0x70
    c15a:	2901      	cmp	r1, #1
    c15c:	9010      	str	r0, [sp, #64]	; 0x40
    c15e:	f340 8210 	ble.w	c582 <_vfprintf_r+0x18b6>
    c162:	9810      	ldr	r0, [sp, #64]	; 0x40
    c164:	3001      	adds	r0, #1
    c166:	9010      	str	r0, [sp, #64]	; 0x40
    c168:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    c16c:	910c      	str	r1, [sp, #48]	; 0x30
    c16e:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c170:	2800      	cmp	r0, #0
    c172:	f000 816e 	beq.w	c452 <_vfprintf_r+0x1786>
    c176:	232d      	movs	r3, #45	; 0x2d
    c178:	2100      	movs	r1, #0
    c17a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    c17e:	9117      	str	r1, [sp, #92]	; 0x5c
    c180:	f7fe bf74 	b.w	b06c <_vfprintf_r+0x3a0>
    c184:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c186:	f04f 0c00 	mov.w	ip, #0
    c18a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c18e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    c192:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    c196:	920c      	str	r2, [sp, #48]	; 0x30
    c198:	f7fe bf67 	b.w	b06a <_vfprintf_r+0x39e>
    c19c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c19e:	f012 0f40 	tst.w	r2, #64	; 0x40
    c1a2:	bf17      	itett	ne
    c1a4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    c1a6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    c1a8:	9911      	ldrne	r1, [sp, #68]	; 0x44
    c1aa:	f100 0a04 	addne.w	sl, r0, #4
    c1ae:	bf11      	iteee	ne
    c1b0:	6803      	ldrne	r3, [r0, #0]
    c1b2:	f102 0a04 	addeq.w	sl, r2, #4
    c1b6:	6813      	ldreq	r3, [r2, #0]
    c1b8:	9811      	ldreq	r0, [sp, #68]	; 0x44
    c1ba:	bf14      	ite	ne
    c1bc:	8019      	strhne	r1, [r3, #0]
    c1be:	6018      	streq	r0, [r3, #0]
    c1c0:	f7fe bdec 	b.w	ad9c <_vfprintf_r+0xd0>
    c1c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c1c6:	1d13      	adds	r3, r2, #4
    c1c8:	930b      	str	r3, [sp, #44]	; 0x2c
    c1ca:	6811      	ldr	r1, [r2, #0]
    c1cc:	2301      	movs	r3, #1
    c1ce:	1e0a      	subs	r2, r1, #0
    c1d0:	bf18      	it	ne
    c1d2:	2201      	movne	r2, #1
    c1d4:	468a      	mov	sl, r1
    c1d6:	f04f 0b00 	mov.w	fp, #0
    c1da:	f7fe bf09 	b.w	aff0 <_vfprintf_r+0x324>
    c1de:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c1e0:	1d02      	adds	r2, r0, #4
    c1e2:	920b      	str	r2, [sp, #44]	; 0x2c
    c1e4:	6801      	ldr	r1, [r0, #0]
    c1e6:	1e0a      	subs	r2, r1, #0
    c1e8:	bf18      	it	ne
    c1ea:	2201      	movne	r2, #1
    c1ec:	468a      	mov	sl, r1
    c1ee:	f04f 0b00 	mov.w	fp, #0
    c1f2:	f7fe befd 	b.w	aff0 <_vfprintf_r+0x324>
    c1f6:	f642 6244 	movw	r2, #11844	; 0x2e44
    c1fa:	f642 6340 	movw	r3, #11840	; 0x2e40
    c1fe:	9916      	ldr	r1, [sp, #88]	; 0x58
    c200:	f2c0 0301 	movt	r3, #1
    c204:	f2c0 0201 	movt	r2, #1
    c208:	2003      	movs	r0, #3
    c20a:	2947      	cmp	r1, #71	; 0x47
    c20c:	bfd8      	it	le
    c20e:	461a      	movle	r2, r3
    c210:	9213      	str	r2, [sp, #76]	; 0x4c
    c212:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c214:	900c      	str	r0, [sp, #48]	; 0x30
    c216:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    c21a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    c21e:	920a      	str	r2, [sp, #40]	; 0x28
    c220:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c224:	9010      	str	r0, [sp, #64]	; 0x40
    c226:	f7fe bf20 	b.w	b06a <_vfprintf_r+0x39e>
    c22a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c22e:	4648      	mov	r0, r9
    c230:	4631      	mov	r1, r6
    c232:	320c      	adds	r2, #12
    c234:	f7fe fd3c 	bl	acb0 <__sprint_r>
    c238:	2800      	cmp	r0, #0
    c23a:	f47e ae67 	bne.w	af0c <_vfprintf_r+0x240>
    c23e:	f7fe be62 	b.w	af06 <_vfprintf_r+0x23a>
    c242:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c246:	4648      	mov	r0, r9
    c248:	4631      	mov	r1, r6
    c24a:	320c      	adds	r2, #12
    c24c:	f7fe fd30 	bl	acb0 <__sprint_r>
    c250:	2800      	cmp	r0, #0
    c252:	f47e ae5b 	bne.w	af0c <_vfprintf_r+0x240>
    c256:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c25a:	3304      	adds	r3, #4
    c25c:	e66a      	b.n	bf34 <_vfprintf_r+0x1268>
    c25e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c262:	4648      	mov	r0, r9
    c264:	4631      	mov	r1, r6
    c266:	320c      	adds	r2, #12
    c268:	f7fe fd22 	bl	acb0 <__sprint_r>
    c26c:	2800      	cmp	r0, #0
    c26e:	f47e ae4d 	bne.w	af0c <_vfprintf_r+0x240>
    c272:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c276:	3304      	adds	r3, #4
    c278:	e679      	b.n	bf6e <_vfprintf_r+0x12a2>
    c27a:	4650      	mov	r0, sl
    c27c:	2200      	movs	r2, #0
    c27e:	2300      	movs	r3, #0
    c280:	4641      	mov	r1, r8
    c282:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    c286:	f005 fec7 	bl	12018 <__aeabi_dcmpeq>
    c28a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    c28e:	2800      	cmp	r0, #0
    c290:	f47f af19 	bne.w	c0c6 <_vfprintf_r+0x13fa>
    c294:	f1cc 0301 	rsb	r3, ip, #1
    c298:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    c29c:	e715      	b.n	c0ca <_vfprintf_r+0x13fe>
    c29e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c2a0:	4252      	negs	r2, r2
    c2a2:	920f      	str	r2, [sp, #60]	; 0x3c
    c2a4:	f7ff b887 	b.w	b3b6 <_vfprintf_r+0x6ea>
    c2a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c2ac:	4648      	mov	r0, r9
    c2ae:	4631      	mov	r1, r6
    c2b0:	320c      	adds	r2, #12
    c2b2:	f7fe fcfd 	bl	acb0 <__sprint_r>
    c2b6:	2800      	cmp	r0, #0
    c2b8:	f47e ae28 	bne.w	af0c <_vfprintf_r+0x240>
    c2bc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c2c0:	3304      	adds	r3, #4
    c2c2:	f7ff ba93 	b.w	b7ec <_vfprintf_r+0xb20>
    c2c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c2ca:	4648      	mov	r0, r9
    c2cc:	4631      	mov	r1, r6
    c2ce:	320c      	adds	r2, #12
    c2d0:	f7fe fcee 	bl	acb0 <__sprint_r>
    c2d4:	2800      	cmp	r0, #0
    c2d6:	f47e ae19 	bne.w	af0c <_vfprintf_r+0x240>
    c2da:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c2de:	3304      	adds	r3, #4
    c2e0:	991a      	ldr	r1, [sp, #104]	; 0x68
    c2e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c2e4:	6059      	str	r1, [r3, #4]
    c2e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c2ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c2ee:	6018      	str	r0, [r3, #0]
    c2f0:	3201      	adds	r2, #1
    c2f2:	981a      	ldr	r0, [sp, #104]	; 0x68
    c2f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c2f8:	1809      	adds	r1, r1, r0
    c2fa:	2a07      	cmp	r2, #7
    c2fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c300:	f73f ab46 	bgt.w	b990 <_vfprintf_r+0xcc4>
    c304:	3308      	adds	r3, #8
    c306:	f7fe bfa8 	b.w	b25a <_vfprintf_r+0x58e>
    c30a:	2100      	movs	r1, #0
    c30c:	9117      	str	r1, [sp, #92]	; 0x5c
    c30e:	f7fc f81d 	bl	834c <strlen>
    c312:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c316:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c31a:	9010      	str	r0, [sp, #64]	; 0x40
    c31c:	920c      	str	r2, [sp, #48]	; 0x30
    c31e:	f7fe bea4 	b.w	b06a <_vfprintf_r+0x39e>
    c322:	462a      	mov	r2, r5
    c324:	4645      	mov	r5, r8
    c326:	4690      	mov	r8, r2
    c328:	605f      	str	r7, [r3, #4]
    c32a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c32e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c332:	3201      	adds	r2, #1
    c334:	f8c3 8000 	str.w	r8, [r3]
    c338:	19c9      	adds	r1, r1, r7
    c33a:	2a07      	cmp	r2, #7
    c33c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c340:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c344:	dcbf      	bgt.n	c2c6 <_vfprintf_r+0x15fa>
    c346:	3308      	adds	r3, #8
    c348:	e7ca      	b.n	c2e0 <_vfprintf_r+0x1614>
    c34a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    c34c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    c34e:	1a51      	subs	r1, r2, r1
    c350:	9110      	str	r1, [sp, #64]	; 0x40
    c352:	f7fe be82 	b.w	b05a <_vfprintf_r+0x38e>
    c356:	4648      	mov	r0, r9
    c358:	4631      	mov	r1, r6
    c35a:	f000 f949 	bl	c5f0 <__swsetup_r>
    c35e:	2800      	cmp	r0, #0
    c360:	f47e add8 	bne.w	af14 <_vfprintf_r+0x248>
    c364:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    c368:	fa1f f38c 	uxth.w	r3, ip
    c36c:	f7fe bcf6 	b.w	ad5c <_vfprintf_r+0x90>
    c370:	2f06      	cmp	r7, #6
    c372:	bf28      	it	cs
    c374:	2706      	movcs	r7, #6
    c376:	f642 615c 	movw	r1, #11868	; 0x2e5c
    c37a:	f2c0 0101 	movt	r1, #1
    c37e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    c382:	9710      	str	r7, [sp, #64]	; 0x40
    c384:	9113      	str	r1, [sp, #76]	; 0x4c
    c386:	920c      	str	r2, [sp, #48]	; 0x30
    c388:	f7fe bfe8 	b.w	b35c <_vfprintf_r+0x690>
    c38c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c390:	4648      	mov	r0, r9
    c392:	4631      	mov	r1, r6
    c394:	320c      	adds	r2, #12
    c396:	f7fe fc8b 	bl	acb0 <__sprint_r>
    c39a:	2800      	cmp	r0, #0
    c39c:	f47e adb6 	bne.w	af0c <_vfprintf_r+0x240>
    c3a0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c3a4:	3304      	adds	r3, #4
    c3a6:	f7ff bbc8 	b.w	bb3a <_vfprintf_r+0xe6e>
    c3aa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c3ae:	4648      	mov	r0, r9
    c3b0:	4631      	mov	r1, r6
    c3b2:	320c      	adds	r2, #12
    c3b4:	f7fe fc7c 	bl	acb0 <__sprint_r>
    c3b8:	2800      	cmp	r0, #0
    c3ba:	f47e ada7 	bne.w	af0c <_vfprintf_r+0x240>
    c3be:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c3c2:	3304      	adds	r3, #4
    c3c4:	f7ff bace 	b.w	b964 <_vfprintf_r+0xc98>
    c3c8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c3cc:	4648      	mov	r0, r9
    c3ce:	4631      	mov	r1, r6
    c3d0:	320c      	adds	r2, #12
    c3d2:	f7fe fc6d 	bl	acb0 <__sprint_r>
    c3d6:	2800      	cmp	r0, #0
    c3d8:	f47e ad98 	bne.w	af0c <_vfprintf_r+0x240>
    c3dc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    c3e0:	3404      	adds	r4, #4
    c3e2:	f7ff baa9 	b.w	b938 <_vfprintf_r+0xc6c>
    c3e6:	9710      	str	r7, [sp, #64]	; 0x40
    c3e8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    c3ec:	9017      	str	r0, [sp, #92]	; 0x5c
    c3ee:	970c      	str	r7, [sp, #48]	; 0x30
    c3f0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c3f4:	f7fe be39 	b.w	b06a <_vfprintf_r+0x39e>
    c3f8:	9916      	ldr	r1, [sp, #88]	; 0x58
    c3fa:	2965      	cmp	r1, #101	; 0x65
    c3fc:	bf14      	ite	ne
    c3fe:	2300      	movne	r3, #0
    c400:	2301      	moveq	r3, #1
    c402:	2945      	cmp	r1, #69	; 0x45
    c404:	bf08      	it	eq
    c406:	f043 0301 	orreq.w	r3, r3, #1
    c40a:	2b00      	cmp	r3, #0
    c40c:	d046      	beq.n	c49c <_vfprintf_r+0x17d0>
    c40e:	f107 0c01 	add.w	ip, r7, #1
    c412:	2302      	movs	r3, #2
    c414:	e621      	b.n	c05a <_vfprintf_r+0x138e>
    c416:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c418:	2b65      	cmp	r3, #101	; 0x65
    c41a:	dd76      	ble.n	c50a <_vfprintf_r+0x183e>
    c41c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c41e:	2a66      	cmp	r2, #102	; 0x66
    c420:	bf1c      	itt	ne
    c422:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    c426:	9310      	strne	r3, [sp, #64]	; 0x40
    c428:	f000 8083 	beq.w	c532 <_vfprintf_r+0x1866>
    c42c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    c42e:	9810      	ldr	r0, [sp, #64]	; 0x40
    c430:	4283      	cmp	r3, r0
    c432:	dc6e      	bgt.n	c512 <_vfprintf_r+0x1846>
    c434:	990a      	ldr	r1, [sp, #40]	; 0x28
    c436:	f011 0f01 	tst.w	r1, #1
    c43a:	f040 808e 	bne.w	c55a <_vfprintf_r+0x188e>
    c43e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c442:	2367      	movs	r3, #103	; 0x67
    c444:	920c      	str	r2, [sp, #48]	; 0x30
    c446:	9316      	str	r3, [sp, #88]	; 0x58
    c448:	e691      	b.n	c16e <_vfprintf_r+0x14a2>
    c44a:	2700      	movs	r7, #0
    c44c:	461d      	mov	r5, r3
    c44e:	f7fe bce9 	b.w	ae24 <_vfprintf_r+0x158>
    c452:	9910      	ldr	r1, [sp, #64]	; 0x40
    c454:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c458:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    c45c:	910c      	str	r1, [sp, #48]	; 0x30
    c45e:	f7fe be04 	b.w	b06a <_vfprintf_r+0x39e>
    c462:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    c466:	459b      	cmp	fp, r3
    c468:	bf98      	it	ls
    c46a:	469b      	movls	fp, r3
    c46c:	f67f ae39 	bls.w	c0e2 <_vfprintf_r+0x1416>
    c470:	2230      	movs	r2, #48	; 0x30
    c472:	f803 2b01 	strb.w	r2, [r3], #1
    c476:	459b      	cmp	fp, r3
    c478:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    c47c:	d8f9      	bhi.n	c472 <_vfprintf_r+0x17a6>
    c47e:	e630      	b.n	c0e2 <_vfprintf_r+0x1416>
    c480:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c484:	4648      	mov	r0, r9
    c486:	4631      	mov	r1, r6
    c488:	320c      	adds	r2, #12
    c48a:	f7fe fc11 	bl	acb0 <__sprint_r>
    c48e:	2800      	cmp	r0, #0
    c490:	f47e ad3c 	bne.w	af0c <_vfprintf_r+0x240>
    c494:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c498:	3304      	adds	r3, #4
    c49a:	e508      	b.n	beae <_vfprintf_r+0x11e2>
    c49c:	46bc      	mov	ip, r7
    c49e:	3302      	adds	r3, #2
    c4a0:	e5db      	b.n	c05a <_vfprintf_r+0x138e>
    c4a2:	3707      	adds	r7, #7
    c4a4:	e5b9      	b.n	c01a <_vfprintf_r+0x134e>
    c4a6:	f246 6c67 	movw	ip, #26215	; 0x6667
    c4aa:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    c4ae:	3103      	adds	r1, #3
    c4b0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    c4b4:	fb8c 2003 	smull	r2, r0, ip, r3
    c4b8:	17da      	asrs	r2, r3, #31
    c4ba:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    c4be:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    c4c2:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    c4c6:	4613      	mov	r3, r2
    c4c8:	3030      	adds	r0, #48	; 0x30
    c4ca:	2a09      	cmp	r2, #9
    c4cc:	f801 0d01 	strb.w	r0, [r1, #-1]!
    c4d0:	dcf0      	bgt.n	c4b4 <_vfprintf_r+0x17e8>
    c4d2:	3330      	adds	r3, #48	; 0x30
    c4d4:	1e48      	subs	r0, r1, #1
    c4d6:	b2da      	uxtb	r2, r3
    c4d8:	f801 2c01 	strb.w	r2, [r1, #-1]
    c4dc:	9b07      	ldr	r3, [sp, #28]
    c4de:	4283      	cmp	r3, r0
    c4e0:	d96a      	bls.n	c5b8 <_vfprintf_r+0x18ec>
    c4e2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    c4e6:	3303      	adds	r3, #3
    c4e8:	e001      	b.n	c4ee <_vfprintf_r+0x1822>
    c4ea:	f811 2b01 	ldrb.w	r2, [r1], #1
    c4ee:	f803 2c01 	strb.w	r2, [r3, #-1]
    c4f2:	461a      	mov	r2, r3
    c4f4:	f8dd c01c 	ldr.w	ip, [sp, #28]
    c4f8:	3301      	adds	r3, #1
    c4fa:	458c      	cmp	ip, r1
    c4fc:	d8f5      	bhi.n	c4ea <_vfprintf_r+0x181e>
    c4fe:	e625      	b.n	c14c <_vfprintf_r+0x1480>
    c500:	222d      	movs	r2, #45	; 0x2d
    c502:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    c506:	9217      	str	r2, [sp, #92]	; 0x5c
    c508:	e598      	b.n	c03c <_vfprintf_r+0x1370>
    c50a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    c50e:	9010      	str	r0, [sp, #64]	; 0x40
    c510:	e603      	b.n	c11a <_vfprintf_r+0x144e>
    c512:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c514:	991a      	ldr	r1, [sp, #104]	; 0x68
    c516:	2b00      	cmp	r3, #0
    c518:	bfda      	itte	le
    c51a:	9810      	ldrle	r0, [sp, #64]	; 0x40
    c51c:	f1c0 0302 	rsble	r3, r0, #2
    c520:	2301      	movgt	r3, #1
    c522:	185b      	adds	r3, r3, r1
    c524:	2267      	movs	r2, #103	; 0x67
    c526:	9310      	str	r3, [sp, #64]	; 0x40
    c528:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    c52c:	9216      	str	r2, [sp, #88]	; 0x58
    c52e:	930c      	str	r3, [sp, #48]	; 0x30
    c530:	e61d      	b.n	c16e <_vfprintf_r+0x14a2>
    c532:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    c536:	2800      	cmp	r0, #0
    c538:	9010      	str	r0, [sp, #64]	; 0x40
    c53a:	dd31      	ble.n	c5a0 <_vfprintf_r+0x18d4>
    c53c:	b91f      	cbnz	r7, c546 <_vfprintf_r+0x187a>
    c53e:	990a      	ldr	r1, [sp, #40]	; 0x28
    c540:	f011 0f01 	tst.w	r1, #1
    c544:	d00e      	beq.n	c564 <_vfprintf_r+0x1898>
    c546:	9810      	ldr	r0, [sp, #64]	; 0x40
    c548:	2166      	movs	r1, #102	; 0x66
    c54a:	9116      	str	r1, [sp, #88]	; 0x58
    c54c:	1c43      	adds	r3, r0, #1
    c54e:	19db      	adds	r3, r3, r7
    c550:	9310      	str	r3, [sp, #64]	; 0x40
    c552:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    c556:	920c      	str	r2, [sp, #48]	; 0x30
    c558:	e609      	b.n	c16e <_vfprintf_r+0x14a2>
    c55a:	9810      	ldr	r0, [sp, #64]	; 0x40
    c55c:	2167      	movs	r1, #103	; 0x67
    c55e:	9116      	str	r1, [sp, #88]	; 0x58
    c560:	3001      	adds	r0, #1
    c562:	9010      	str	r0, [sp, #64]	; 0x40
    c564:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c568:	920c      	str	r2, [sp, #48]	; 0x30
    c56a:	e600      	b.n	c16e <_vfprintf_r+0x14a2>
    c56c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c56e:	781a      	ldrb	r2, [r3, #0]
    c570:	680f      	ldr	r7, [r1, #0]
    c572:	3104      	adds	r1, #4
    c574:	910b      	str	r1, [sp, #44]	; 0x2c
    c576:	2f00      	cmp	r7, #0
    c578:	bfb8      	it	lt
    c57a:	f04f 37ff 	movlt.w	r7, #4294967295
    c57e:	f7fe bc50 	b.w	ae22 <_vfprintf_r+0x156>
    c582:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c584:	f012 0f01 	tst.w	r2, #1
    c588:	bf04      	itt	eq
    c58a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    c58e:	930c      	streq	r3, [sp, #48]	; 0x30
    c590:	f43f aded 	beq.w	c16e <_vfprintf_r+0x14a2>
    c594:	e5e5      	b.n	c162 <_vfprintf_r+0x1496>
    c596:	222d      	movs	r2, #45	; 0x2d
    c598:	425b      	negs	r3, r3
    c59a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    c59e:	e5c9      	b.n	c134 <_vfprintf_r+0x1468>
    c5a0:	b977      	cbnz	r7, c5c0 <_vfprintf_r+0x18f4>
    c5a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c5a4:	f013 0f01 	tst.w	r3, #1
    c5a8:	d10a      	bne.n	c5c0 <_vfprintf_r+0x18f4>
    c5aa:	f04f 0c01 	mov.w	ip, #1
    c5ae:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    c5b2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    c5b6:	e5da      	b.n	c16e <_vfprintf_r+0x14a2>
    c5b8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    c5bc:	3202      	adds	r2, #2
    c5be:	e5c5      	b.n	c14c <_vfprintf_r+0x1480>
    c5c0:	3702      	adds	r7, #2
    c5c2:	2166      	movs	r1, #102	; 0x66
    c5c4:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    c5c8:	9710      	str	r7, [sp, #64]	; 0x40
    c5ca:	9116      	str	r1, [sp, #88]	; 0x58
    c5cc:	920c      	str	r2, [sp, #48]	; 0x30
    c5ce:	e5ce      	b.n	c16e <_vfprintf_r+0x14a2>
    c5d0:	00012ea4 	.word	0x00012ea4

0000c5d4 <vfprintf>:
    c5d4:	b410      	push	{r4}
    c5d6:	f240 046c 	movw	r4, #108	; 0x6c
    c5da:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c5de:	468c      	mov	ip, r1
    c5e0:	4613      	mov	r3, r2
    c5e2:	4601      	mov	r1, r0
    c5e4:	4662      	mov	r2, ip
    c5e6:	6820      	ldr	r0, [r4, #0]
    c5e8:	bc10      	pop	{r4}
    c5ea:	f7fe bb6f 	b.w	accc <_vfprintf_r>
    c5ee:	bf00      	nop

0000c5f0 <__swsetup_r>:
    c5f0:	b570      	push	{r4, r5, r6, lr}
    c5f2:	f240 056c 	movw	r5, #108	; 0x6c
    c5f6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    c5fa:	4606      	mov	r6, r0
    c5fc:	460c      	mov	r4, r1
    c5fe:	6828      	ldr	r0, [r5, #0]
    c600:	b110      	cbz	r0, c608 <__swsetup_r+0x18>
    c602:	6983      	ldr	r3, [r0, #24]
    c604:	2b00      	cmp	r3, #0
    c606:	d036      	beq.n	c676 <__swsetup_r+0x86>
    c608:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    c60c:	f2c0 0301 	movt	r3, #1
    c610:	429c      	cmp	r4, r3
    c612:	d038      	beq.n	c686 <__swsetup_r+0x96>
    c614:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    c618:	f2c0 0301 	movt	r3, #1
    c61c:	429c      	cmp	r4, r3
    c61e:	d041      	beq.n	c6a4 <__swsetup_r+0xb4>
    c620:	f243 0308 	movw	r3, #12296	; 0x3008
    c624:	f2c0 0301 	movt	r3, #1
    c628:	429c      	cmp	r4, r3
    c62a:	bf04      	itt	eq
    c62c:	682b      	ldreq	r3, [r5, #0]
    c62e:	68dc      	ldreq	r4, [r3, #12]
    c630:	89a2      	ldrh	r2, [r4, #12]
    c632:	4611      	mov	r1, r2
    c634:	b293      	uxth	r3, r2
    c636:	f013 0f08 	tst.w	r3, #8
    c63a:	4618      	mov	r0, r3
    c63c:	bf18      	it	ne
    c63e:	6922      	ldrne	r2, [r4, #16]
    c640:	d033      	beq.n	c6aa <__swsetup_r+0xba>
    c642:	b31a      	cbz	r2, c68c <__swsetup_r+0x9c>
    c644:	f013 0101 	ands.w	r1, r3, #1
    c648:	d007      	beq.n	c65a <__swsetup_r+0x6a>
    c64a:	6963      	ldr	r3, [r4, #20]
    c64c:	2100      	movs	r1, #0
    c64e:	60a1      	str	r1, [r4, #8]
    c650:	425b      	negs	r3, r3
    c652:	61a3      	str	r3, [r4, #24]
    c654:	b142      	cbz	r2, c668 <__swsetup_r+0x78>
    c656:	2000      	movs	r0, #0
    c658:	bd70      	pop	{r4, r5, r6, pc}
    c65a:	f013 0f02 	tst.w	r3, #2
    c65e:	bf08      	it	eq
    c660:	6961      	ldreq	r1, [r4, #20]
    c662:	60a1      	str	r1, [r4, #8]
    c664:	2a00      	cmp	r2, #0
    c666:	d1f6      	bne.n	c656 <__swsetup_r+0x66>
    c668:	89a3      	ldrh	r3, [r4, #12]
    c66a:	f013 0f80 	tst.w	r3, #128	; 0x80
    c66e:	d0f2      	beq.n	c656 <__swsetup_r+0x66>
    c670:	f04f 30ff 	mov.w	r0, #4294967295
    c674:	bd70      	pop	{r4, r5, r6, pc}
    c676:	f001 f98b 	bl	d990 <__sinit>
    c67a:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    c67e:	f2c0 0301 	movt	r3, #1
    c682:	429c      	cmp	r4, r3
    c684:	d1c6      	bne.n	c614 <__swsetup_r+0x24>
    c686:	682b      	ldr	r3, [r5, #0]
    c688:	685c      	ldr	r4, [r3, #4]
    c68a:	e7d1      	b.n	c630 <__swsetup_r+0x40>
    c68c:	f403 7120 	and.w	r1, r3, #640	; 0x280
    c690:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    c694:	d0d6      	beq.n	c644 <__swsetup_r+0x54>
    c696:	4630      	mov	r0, r6
    c698:	4621      	mov	r1, r4
    c69a:	f001 fd0f 	bl	e0bc <__smakebuf_r>
    c69e:	89a3      	ldrh	r3, [r4, #12]
    c6a0:	6922      	ldr	r2, [r4, #16]
    c6a2:	e7cf      	b.n	c644 <__swsetup_r+0x54>
    c6a4:	682b      	ldr	r3, [r5, #0]
    c6a6:	689c      	ldr	r4, [r3, #8]
    c6a8:	e7c2      	b.n	c630 <__swsetup_r+0x40>
    c6aa:	f013 0f10 	tst.w	r3, #16
    c6ae:	d0df      	beq.n	c670 <__swsetup_r+0x80>
    c6b0:	f013 0f04 	tst.w	r3, #4
    c6b4:	bf08      	it	eq
    c6b6:	6922      	ldreq	r2, [r4, #16]
    c6b8:	d017      	beq.n	c6ea <__swsetup_r+0xfa>
    c6ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c6bc:	b151      	cbz	r1, c6d4 <__swsetup_r+0xe4>
    c6be:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c6c2:	4299      	cmp	r1, r3
    c6c4:	d003      	beq.n	c6ce <__swsetup_r+0xde>
    c6c6:	4630      	mov	r0, r6
    c6c8:	f001 f9e6 	bl	da98 <_free_r>
    c6cc:	89a2      	ldrh	r2, [r4, #12]
    c6ce:	b290      	uxth	r0, r2
    c6d0:	2300      	movs	r3, #0
    c6d2:	6363      	str	r3, [r4, #52]	; 0x34
    c6d4:	6922      	ldr	r2, [r4, #16]
    c6d6:	f64f 71db 	movw	r1, #65499	; 0xffdb
    c6da:	f2c0 0100 	movt	r1, #0
    c6de:	2300      	movs	r3, #0
    c6e0:	ea00 0101 	and.w	r1, r0, r1
    c6e4:	6063      	str	r3, [r4, #4]
    c6e6:	81a1      	strh	r1, [r4, #12]
    c6e8:	6022      	str	r2, [r4, #0]
    c6ea:	f041 0308 	orr.w	r3, r1, #8
    c6ee:	81a3      	strh	r3, [r4, #12]
    c6f0:	b29b      	uxth	r3, r3
    c6f2:	e7a6      	b.n	c642 <__swsetup_r+0x52>
    c6f4:	0000      	lsls	r0, r0, #0
	...

0000c6f8 <quorem>:
    c6f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c6fc:	6903      	ldr	r3, [r0, #16]
    c6fe:	690e      	ldr	r6, [r1, #16]
    c700:	4682      	mov	sl, r0
    c702:	4689      	mov	r9, r1
    c704:	429e      	cmp	r6, r3
    c706:	f300 8083 	bgt.w	c810 <quorem+0x118>
    c70a:	1cf2      	adds	r2, r6, #3
    c70c:	f101 0514 	add.w	r5, r1, #20
    c710:	f100 0414 	add.w	r4, r0, #20
    c714:	3e01      	subs	r6, #1
    c716:	0092      	lsls	r2, r2, #2
    c718:	188b      	adds	r3, r1, r2
    c71a:	1812      	adds	r2, r2, r0
    c71c:	f103 0804 	add.w	r8, r3, #4
    c720:	6859      	ldr	r1, [r3, #4]
    c722:	6850      	ldr	r0, [r2, #4]
    c724:	3101      	adds	r1, #1
    c726:	f005 fae3 	bl	11cf0 <__aeabi_uidiv>
    c72a:	4607      	mov	r7, r0
    c72c:	2800      	cmp	r0, #0
    c72e:	d039      	beq.n	c7a4 <quorem+0xac>
    c730:	2300      	movs	r3, #0
    c732:	469c      	mov	ip, r3
    c734:	461a      	mov	r2, r3
    c736:	58e9      	ldr	r1, [r5, r3]
    c738:	58e0      	ldr	r0, [r4, r3]
    c73a:	fa1f fe81 	uxth.w	lr, r1
    c73e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    c742:	b281      	uxth	r1, r0
    c744:	fb0e ce07 	mla	lr, lr, r7, ip
    c748:	1851      	adds	r1, r2, r1
    c74a:	fb0b fc07 	mul.w	ip, fp, r7
    c74e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    c752:	fa1f fe8e 	uxth.w	lr, lr
    c756:	ebce 0101 	rsb	r1, lr, r1
    c75a:	fa1f f28c 	uxth.w	r2, ip
    c75e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    c762:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c766:	fa1f fe81 	uxth.w	lr, r1
    c76a:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c76e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    c772:	50e1      	str	r1, [r4, r3]
    c774:	3304      	adds	r3, #4
    c776:	1412      	asrs	r2, r2, #16
    c778:	1959      	adds	r1, r3, r5
    c77a:	4588      	cmp	r8, r1
    c77c:	d2db      	bcs.n	c736 <quorem+0x3e>
    c77e:	1d32      	adds	r2, r6, #4
    c780:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c784:	6859      	ldr	r1, [r3, #4]
    c786:	b969      	cbnz	r1, c7a4 <quorem+0xac>
    c788:	429c      	cmp	r4, r3
    c78a:	d209      	bcs.n	c7a0 <quorem+0xa8>
    c78c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c790:	b112      	cbz	r2, c798 <quorem+0xa0>
    c792:	e005      	b.n	c7a0 <quorem+0xa8>
    c794:	681a      	ldr	r2, [r3, #0]
    c796:	b91a      	cbnz	r2, c7a0 <quorem+0xa8>
    c798:	3b04      	subs	r3, #4
    c79a:	3e01      	subs	r6, #1
    c79c:	429c      	cmp	r4, r3
    c79e:	d3f9      	bcc.n	c794 <quorem+0x9c>
    c7a0:	f8ca 6010 	str.w	r6, [sl, #16]
    c7a4:	4649      	mov	r1, r9
    c7a6:	4650      	mov	r0, sl
    c7a8:	f002 fa40 	bl	ec2c <__mcmp>
    c7ac:	2800      	cmp	r0, #0
    c7ae:	db2c      	blt.n	c80a <quorem+0x112>
    c7b0:	2300      	movs	r3, #0
    c7b2:	3701      	adds	r7, #1
    c7b4:	469c      	mov	ip, r3
    c7b6:	58ea      	ldr	r2, [r5, r3]
    c7b8:	58e0      	ldr	r0, [r4, r3]
    c7ba:	b291      	uxth	r1, r2
    c7bc:	0c12      	lsrs	r2, r2, #16
    c7be:	fa1f f980 	uxth.w	r9, r0
    c7c2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c7c6:	ebc1 0109 	rsb	r1, r1, r9
    c7ca:	4461      	add	r1, ip
    c7cc:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c7d0:	b289      	uxth	r1, r1
    c7d2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    c7d6:	50e1      	str	r1, [r4, r3]
    c7d8:	3304      	adds	r3, #4
    c7da:	ea4f 4c22 	mov.w	ip, r2, asr #16
    c7de:	195a      	adds	r2, r3, r5
    c7e0:	4590      	cmp	r8, r2
    c7e2:	d2e8      	bcs.n	c7b6 <quorem+0xbe>
    c7e4:	1d32      	adds	r2, r6, #4
    c7e6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c7ea:	6859      	ldr	r1, [r3, #4]
    c7ec:	b969      	cbnz	r1, c80a <quorem+0x112>
    c7ee:	429c      	cmp	r4, r3
    c7f0:	d209      	bcs.n	c806 <quorem+0x10e>
    c7f2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c7f6:	b112      	cbz	r2, c7fe <quorem+0x106>
    c7f8:	e005      	b.n	c806 <quorem+0x10e>
    c7fa:	681a      	ldr	r2, [r3, #0]
    c7fc:	b91a      	cbnz	r2, c806 <quorem+0x10e>
    c7fe:	3b04      	subs	r3, #4
    c800:	3e01      	subs	r6, #1
    c802:	429c      	cmp	r4, r3
    c804:	d3f9      	bcc.n	c7fa <quorem+0x102>
    c806:	f8ca 6010 	str.w	r6, [sl, #16]
    c80a:	4638      	mov	r0, r7
    c80c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c810:	2000      	movs	r0, #0
    c812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c816:	bf00      	nop

0000c818 <_dtoa_r>:
    c818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c81c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    c81e:	b0a1      	sub	sp, #132	; 0x84
    c820:	4604      	mov	r4, r0
    c822:	4690      	mov	r8, r2
    c824:	4699      	mov	r9, r3
    c826:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    c828:	2e00      	cmp	r6, #0
    c82a:	f000 8423 	beq.w	d074 <_dtoa_r+0x85c>
    c82e:	6832      	ldr	r2, [r6, #0]
    c830:	b182      	cbz	r2, c854 <_dtoa_r+0x3c>
    c832:	6a61      	ldr	r1, [r4, #36]	; 0x24
    c834:	f04f 0c01 	mov.w	ip, #1
    c838:	6876      	ldr	r6, [r6, #4]
    c83a:	4620      	mov	r0, r4
    c83c:	680b      	ldr	r3, [r1, #0]
    c83e:	6056      	str	r6, [r2, #4]
    c840:	684a      	ldr	r2, [r1, #4]
    c842:	4619      	mov	r1, r3
    c844:	fa0c f202 	lsl.w	r2, ip, r2
    c848:	609a      	str	r2, [r3, #8]
    c84a:	f002 fb29 	bl	eea0 <_Bfree>
    c84e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c850:	2200      	movs	r2, #0
    c852:	601a      	str	r2, [r3, #0]
    c854:	f1b9 0600 	subs.w	r6, r9, #0
    c858:	db38      	blt.n	c8cc <_dtoa_r+0xb4>
    c85a:	2300      	movs	r3, #0
    c85c:	602b      	str	r3, [r5, #0]
    c85e:	f240 0300 	movw	r3, #0
    c862:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    c866:	461a      	mov	r2, r3
    c868:	ea06 0303 	and.w	r3, r6, r3
    c86c:	4293      	cmp	r3, r2
    c86e:	d017      	beq.n	c8a0 <_dtoa_r+0x88>
    c870:	2200      	movs	r2, #0
    c872:	2300      	movs	r3, #0
    c874:	4640      	mov	r0, r8
    c876:	4649      	mov	r1, r9
    c878:	e9cd 8906 	strd	r8, r9, [sp, #24]
    c87c:	f005 fbcc 	bl	12018 <__aeabi_dcmpeq>
    c880:	2800      	cmp	r0, #0
    c882:	d029      	beq.n	c8d8 <_dtoa_r+0xc0>
    c884:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c886:	2301      	movs	r3, #1
    c888:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c88a:	6003      	str	r3, [r0, #0]
    c88c:	2900      	cmp	r1, #0
    c88e:	f000 80d0 	beq.w	ca32 <_dtoa_r+0x21a>
    c892:	4b79      	ldr	r3, [pc, #484]	; (ca78 <_dtoa_r+0x260>)
    c894:	1e58      	subs	r0, r3, #1
    c896:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    c898:	6013      	str	r3, [r2, #0]
    c89a:	b021      	add	sp, #132	; 0x84
    c89c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c8a0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c8a2:	f242 730f 	movw	r3, #9999	; 0x270f
    c8a6:	6003      	str	r3, [r0, #0]
    c8a8:	f1b8 0f00 	cmp.w	r8, #0
    c8ac:	f000 8095 	beq.w	c9da <_dtoa_r+0x1c2>
    c8b0:	f642 70c4 	movw	r0, #12228	; 0x2fc4
    c8b4:	f2c0 0001 	movt	r0, #1
    c8b8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c8ba:	2900      	cmp	r1, #0
    c8bc:	d0ed      	beq.n	c89a <_dtoa_r+0x82>
    c8be:	78c2      	ldrb	r2, [r0, #3]
    c8c0:	1cc3      	adds	r3, r0, #3
    c8c2:	2a00      	cmp	r2, #0
    c8c4:	d0e7      	beq.n	c896 <_dtoa_r+0x7e>
    c8c6:	f100 0308 	add.w	r3, r0, #8
    c8ca:	e7e4      	b.n	c896 <_dtoa_r+0x7e>
    c8cc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    c8d0:	2301      	movs	r3, #1
    c8d2:	46b1      	mov	r9, r6
    c8d4:	602b      	str	r3, [r5, #0]
    c8d6:	e7c2      	b.n	c85e <_dtoa_r+0x46>
    c8d8:	4620      	mov	r0, r4
    c8da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    c8de:	a91e      	add	r1, sp, #120	; 0x78
    c8e0:	9100      	str	r1, [sp, #0]
    c8e2:	a91f      	add	r1, sp, #124	; 0x7c
    c8e4:	9101      	str	r1, [sp, #4]
    c8e6:	f002 fb2d 	bl	ef44 <__d2b>
    c8ea:	f3c6 550a 	ubfx	r5, r6, #20, #11
    c8ee:	4683      	mov	fp, r0
    c8f0:	2d00      	cmp	r5, #0
    c8f2:	d07e      	beq.n	c9f2 <_dtoa_r+0x1da>
    c8f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c8f8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    c8fc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c8fe:	3d07      	subs	r5, #7
    c900:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    c904:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    c908:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    c90c:	2300      	movs	r3, #0
    c90e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    c912:	9319      	str	r3, [sp, #100]	; 0x64
    c914:	f240 0300 	movw	r3, #0
    c918:	2200      	movs	r2, #0
    c91a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    c91e:	f7fb f817 	bl	7950 <__aeabi_dsub>
    c922:	a34f      	add	r3, pc, #316	; (adr r3, ca60 <_dtoa_r+0x248>)
    c924:	e9d3 2300 	ldrd	r2, r3, [r3]
    c928:	f7fb f9c6 	bl	7cb8 <__aeabi_dmul>
    c92c:	a34e      	add	r3, pc, #312	; (adr r3, ca68 <_dtoa_r+0x250>)
    c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
    c932:	f7fb f80f 	bl	7954 <__adddf3>
    c936:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c93a:	4628      	mov	r0, r5
    c93c:	f7fb f956 	bl	7bec <__aeabi_i2d>
    c940:	a34b      	add	r3, pc, #300	; (adr r3, ca70 <_dtoa_r+0x258>)
    c942:	e9d3 2300 	ldrd	r2, r3, [r3]
    c946:	f7fb f9b7 	bl	7cb8 <__aeabi_dmul>
    c94a:	4602      	mov	r2, r0
    c94c:	460b      	mov	r3, r1
    c94e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c952:	f7fa ffff 	bl	7954 <__adddf3>
    c956:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c95a:	f7fb fbbf 	bl	80dc <__aeabi_d2iz>
    c95e:	2200      	movs	r2, #0
    c960:	2300      	movs	r3, #0
    c962:	4606      	mov	r6, r0
    c964:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c968:	f005 fb60 	bl	1202c <__aeabi_dcmplt>
    c96c:	b140      	cbz	r0, c980 <_dtoa_r+0x168>
    c96e:	4630      	mov	r0, r6
    c970:	f7fb f93c 	bl	7bec <__aeabi_i2d>
    c974:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    c978:	f005 fb4e 	bl	12018 <__aeabi_dcmpeq>
    c97c:	b900      	cbnz	r0, c980 <_dtoa_r+0x168>
    c97e:	3e01      	subs	r6, #1
    c980:	2e16      	cmp	r6, #22
    c982:	d95b      	bls.n	ca3c <_dtoa_r+0x224>
    c984:	2301      	movs	r3, #1
    c986:	9318      	str	r3, [sp, #96]	; 0x60
    c988:	3f01      	subs	r7, #1
    c98a:	ebb7 0a05 	subs.w	sl, r7, r5
    c98e:	bf42      	ittt	mi
    c990:	f1ca 0a00 	rsbmi	sl, sl, #0
    c994:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    c998:	f04f 0a00 	movmi.w	sl, #0
    c99c:	d401      	bmi.n	c9a2 <_dtoa_r+0x18a>
    c99e:	2200      	movs	r2, #0
    c9a0:	920f      	str	r2, [sp, #60]	; 0x3c
    c9a2:	2e00      	cmp	r6, #0
    c9a4:	f2c0 8371 	blt.w	d08a <_dtoa_r+0x872>
    c9a8:	44b2      	add	sl, r6
    c9aa:	2300      	movs	r3, #0
    c9ac:	9617      	str	r6, [sp, #92]	; 0x5c
    c9ae:	9315      	str	r3, [sp, #84]	; 0x54
    c9b0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    c9b2:	2b09      	cmp	r3, #9
    c9b4:	d862      	bhi.n	ca7c <_dtoa_r+0x264>
    c9b6:	2b05      	cmp	r3, #5
    c9b8:	f340 8677 	ble.w	d6aa <_dtoa_r+0xe92>
    c9bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    c9be:	2700      	movs	r7, #0
    c9c0:	3804      	subs	r0, #4
    c9c2:	902a      	str	r0, [sp, #168]	; 0xa8
    c9c4:	992a      	ldr	r1, [sp, #168]	; 0xa8
    c9c6:	1e8b      	subs	r3, r1, #2
    c9c8:	2b03      	cmp	r3, #3
    c9ca:	f200 83dd 	bhi.w	d188 <_dtoa_r+0x970>
    c9ce:	e8df f013 	tbh	[pc, r3, lsl #1]
    c9d2:	03a5      	.short	0x03a5
    c9d4:	03d503d8 	.word	0x03d503d8
    c9d8:	03c4      	.short	0x03c4
    c9da:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    c9de:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    c9e2:	2e00      	cmp	r6, #0
    c9e4:	f47f af64 	bne.w	c8b0 <_dtoa_r+0x98>
    c9e8:	f642 70b8 	movw	r0, #12216	; 0x2fb8
    c9ec:	f2c0 0001 	movt	r0, #1
    c9f0:	e762      	b.n	c8b8 <_dtoa_r+0xa0>
    c9f2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c9f4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    c9f6:	18fb      	adds	r3, r7, r3
    c9f8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    c9fc:	1c9d      	adds	r5, r3, #2
    c9fe:	2d20      	cmp	r5, #32
    ca00:	bfdc      	itt	le
    ca02:	f1c5 0020 	rsble	r0, r5, #32
    ca06:	fa08 f000 	lslle.w	r0, r8, r0
    ca0a:	dd08      	ble.n	ca1e <_dtoa_r+0x206>
    ca0c:	3b1e      	subs	r3, #30
    ca0e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    ca12:	fa16 f202 	lsls.w	r2, r6, r2
    ca16:	fa28 f303 	lsr.w	r3, r8, r3
    ca1a:	ea42 0003 	orr.w	r0, r2, r3
    ca1e:	f7fb f8d5 	bl	7bcc <__aeabi_ui2d>
    ca22:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    ca26:	2201      	movs	r2, #1
    ca28:	3d03      	subs	r5, #3
    ca2a:	9219      	str	r2, [sp, #100]	; 0x64
    ca2c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    ca30:	e770      	b.n	c914 <_dtoa_r+0xfc>
    ca32:	f642 6064 	movw	r0, #11876	; 0x2e64
    ca36:	f2c0 0001 	movt	r0, #1
    ca3a:	e72e      	b.n	c89a <_dtoa_r+0x82>
    ca3c:	f243 0370 	movw	r3, #12400	; 0x3070
    ca40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    ca44:	f2c0 0301 	movt	r3, #1
    ca48:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    ca4c:	e9d3 2300 	ldrd	r2, r3, [r3]
    ca50:	f005 faec 	bl	1202c <__aeabi_dcmplt>
    ca54:	2800      	cmp	r0, #0
    ca56:	f040 8320 	bne.w	d09a <_dtoa_r+0x882>
    ca5a:	9018      	str	r0, [sp, #96]	; 0x60
    ca5c:	e794      	b.n	c988 <_dtoa_r+0x170>
    ca5e:	bf00      	nop
    ca60:	636f4361 	.word	0x636f4361
    ca64:	3fd287a7 	.word	0x3fd287a7
    ca68:	8b60c8b3 	.word	0x8b60c8b3
    ca6c:	3fc68a28 	.word	0x3fc68a28
    ca70:	509f79fb 	.word	0x509f79fb
    ca74:	3fd34413 	.word	0x3fd34413
    ca78:	00012e65 	.word	0x00012e65
    ca7c:	2300      	movs	r3, #0
    ca7e:	f04f 30ff 	mov.w	r0, #4294967295
    ca82:	461f      	mov	r7, r3
    ca84:	2101      	movs	r1, #1
    ca86:	932a      	str	r3, [sp, #168]	; 0xa8
    ca88:	9011      	str	r0, [sp, #68]	; 0x44
    ca8a:	9116      	str	r1, [sp, #88]	; 0x58
    ca8c:	9008      	str	r0, [sp, #32]
    ca8e:	932b      	str	r3, [sp, #172]	; 0xac
    ca90:	6a65      	ldr	r5, [r4, #36]	; 0x24
    ca92:	2300      	movs	r3, #0
    ca94:	606b      	str	r3, [r5, #4]
    ca96:	4620      	mov	r0, r4
    ca98:	6869      	ldr	r1, [r5, #4]
    ca9a:	f002 fa1d 	bl	eed8 <_Balloc>
    ca9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    caa0:	6028      	str	r0, [r5, #0]
    caa2:	681b      	ldr	r3, [r3, #0]
    caa4:	9310      	str	r3, [sp, #64]	; 0x40
    caa6:	2f00      	cmp	r7, #0
    caa8:	f000 815b 	beq.w	cd62 <_dtoa_r+0x54a>
    caac:	2e00      	cmp	r6, #0
    caae:	f340 842a 	ble.w	d306 <_dtoa_r+0xaee>
    cab2:	f243 0370 	movw	r3, #12400	; 0x3070
    cab6:	f006 020f 	and.w	r2, r6, #15
    caba:	f2c0 0301 	movt	r3, #1
    cabe:	1135      	asrs	r5, r6, #4
    cac0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    cac4:	f015 0f10 	tst.w	r5, #16
    cac8:	e9d3 0100 	ldrd	r0, r1, [r3]
    cacc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cad0:	f000 82e7 	beq.w	d0a2 <_dtoa_r+0x88a>
    cad4:	f243 1348 	movw	r3, #12616	; 0x3148
    cad8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cadc:	f2c0 0301 	movt	r3, #1
    cae0:	f005 050f 	and.w	r5, r5, #15
    cae4:	f04f 0803 	mov.w	r8, #3
    cae8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    caec:	f7fb fa0e 	bl	7f0c <__aeabi_ddiv>
    caf0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    caf4:	b1bd      	cbz	r5, cb26 <_dtoa_r+0x30e>
    caf6:	f243 1748 	movw	r7, #12616	; 0x3148
    cafa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cafe:	f2c0 0701 	movt	r7, #1
    cb02:	f015 0f01 	tst.w	r5, #1
    cb06:	4610      	mov	r0, r2
    cb08:	4619      	mov	r1, r3
    cb0a:	d007      	beq.n	cb1c <_dtoa_r+0x304>
    cb0c:	e9d7 2300 	ldrd	r2, r3, [r7]
    cb10:	f108 0801 	add.w	r8, r8, #1
    cb14:	f7fb f8d0 	bl	7cb8 <__aeabi_dmul>
    cb18:	4602      	mov	r2, r0
    cb1a:	460b      	mov	r3, r1
    cb1c:	3708      	adds	r7, #8
    cb1e:	106d      	asrs	r5, r5, #1
    cb20:	d1ef      	bne.n	cb02 <_dtoa_r+0x2ea>
    cb22:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    cb26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cb2a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    cb2e:	f7fb f9ed 	bl	7f0c <__aeabi_ddiv>
    cb32:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cb36:	9918      	ldr	r1, [sp, #96]	; 0x60
    cb38:	2900      	cmp	r1, #0
    cb3a:	f000 80de 	beq.w	ccfa <_dtoa_r+0x4e2>
    cb3e:	f240 0300 	movw	r3, #0
    cb42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb46:	2200      	movs	r2, #0
    cb48:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    cb4c:	f04f 0500 	mov.w	r5, #0
    cb50:	f005 fa6c 	bl	1202c <__aeabi_dcmplt>
    cb54:	b108      	cbz	r0, cb5a <_dtoa_r+0x342>
    cb56:	f04f 0501 	mov.w	r5, #1
    cb5a:	9a08      	ldr	r2, [sp, #32]
    cb5c:	2a00      	cmp	r2, #0
    cb5e:	bfd4      	ite	le
    cb60:	2500      	movle	r5, #0
    cb62:	f005 0501 	andgt.w	r5, r5, #1
    cb66:	2d00      	cmp	r5, #0
    cb68:	f000 80c7 	beq.w	ccfa <_dtoa_r+0x4e2>
    cb6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cb6e:	2b00      	cmp	r3, #0
    cb70:	f340 80f5 	ble.w	cd5e <_dtoa_r+0x546>
    cb74:	f240 0300 	movw	r3, #0
    cb78:	2200      	movs	r2, #0
    cb7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cb7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb82:	f7fb f899 	bl	7cb8 <__aeabi_dmul>
    cb86:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cb8a:	f108 0001 	add.w	r0, r8, #1
    cb8e:	1e71      	subs	r1, r6, #1
    cb90:	9112      	str	r1, [sp, #72]	; 0x48
    cb92:	f7fb f82b 	bl	7bec <__aeabi_i2d>
    cb96:	4602      	mov	r2, r0
    cb98:	460b      	mov	r3, r1
    cb9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb9e:	f7fb f88b 	bl	7cb8 <__aeabi_dmul>
    cba2:	f240 0300 	movw	r3, #0
    cba6:	2200      	movs	r2, #0
    cba8:	f2c4 031c 	movt	r3, #16412	; 0x401c
    cbac:	f7fa fed2 	bl	7954 <__adddf3>
    cbb0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    cbb4:	4680      	mov	r8, r0
    cbb6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    cbba:	9b16      	ldr	r3, [sp, #88]	; 0x58
    cbbc:	2b00      	cmp	r3, #0
    cbbe:	f000 83ad 	beq.w	d31c <_dtoa_r+0xb04>
    cbc2:	f243 0370 	movw	r3, #12400	; 0x3070
    cbc6:	f240 0100 	movw	r1, #0
    cbca:	f2c0 0301 	movt	r3, #1
    cbce:	2000      	movs	r0, #0
    cbd0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    cbd4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    cbd8:	f8cd c00c 	str.w	ip, [sp, #12]
    cbdc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    cbe0:	f7fb f994 	bl	7f0c <__aeabi_ddiv>
    cbe4:	4642      	mov	r2, r8
    cbe6:	464b      	mov	r3, r9
    cbe8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cbea:	f7fa feb1 	bl	7950 <__aeabi_dsub>
    cbee:	4680      	mov	r8, r0
    cbf0:	4689      	mov	r9, r1
    cbf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cbf6:	f7fb fa71 	bl	80dc <__aeabi_d2iz>
    cbfa:	4607      	mov	r7, r0
    cbfc:	f7fa fff6 	bl	7bec <__aeabi_i2d>
    cc00:	4602      	mov	r2, r0
    cc02:	460b      	mov	r3, r1
    cc04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cc08:	f7fa fea2 	bl	7950 <__aeabi_dsub>
    cc0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    cc10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cc14:	4640      	mov	r0, r8
    cc16:	f805 3b01 	strb.w	r3, [r5], #1
    cc1a:	4649      	mov	r1, r9
    cc1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cc20:	f005 fa22 	bl	12068 <__aeabi_dcmpgt>
    cc24:	2800      	cmp	r0, #0
    cc26:	f040 8213 	bne.w	d050 <_dtoa_r+0x838>
    cc2a:	f240 0100 	movw	r1, #0
    cc2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cc32:	2000      	movs	r0, #0
    cc34:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    cc38:	f7fa fe8a 	bl	7950 <__aeabi_dsub>
    cc3c:	4602      	mov	r2, r0
    cc3e:	460b      	mov	r3, r1
    cc40:	4640      	mov	r0, r8
    cc42:	4649      	mov	r1, r9
    cc44:	f005 fa10 	bl	12068 <__aeabi_dcmpgt>
    cc48:	f8dd c00c 	ldr.w	ip, [sp, #12]
    cc4c:	2800      	cmp	r0, #0
    cc4e:	f040 83e7 	bne.w	d420 <_dtoa_r+0xc08>
    cc52:	f1bc 0f01 	cmp.w	ip, #1
    cc56:	f340 8082 	ble.w	cd5e <_dtoa_r+0x546>
    cc5a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    cc5e:	2701      	movs	r7, #1
    cc60:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    cc64:	961d      	str	r6, [sp, #116]	; 0x74
    cc66:	4666      	mov	r6, ip
    cc68:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    cc6c:	940c      	str	r4, [sp, #48]	; 0x30
    cc6e:	e010      	b.n	cc92 <_dtoa_r+0x47a>
    cc70:	f240 0100 	movw	r1, #0
    cc74:	2000      	movs	r0, #0
    cc76:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    cc7a:	f7fa fe69 	bl	7950 <__aeabi_dsub>
    cc7e:	4642      	mov	r2, r8
    cc80:	464b      	mov	r3, r9
    cc82:	f005 f9d3 	bl	1202c <__aeabi_dcmplt>
    cc86:	2800      	cmp	r0, #0
    cc88:	f040 83c7 	bne.w	d41a <_dtoa_r+0xc02>
    cc8c:	42b7      	cmp	r7, r6
    cc8e:	f280 848b 	bge.w	d5a8 <_dtoa_r+0xd90>
    cc92:	f240 0300 	movw	r3, #0
    cc96:	4640      	mov	r0, r8
    cc98:	4649      	mov	r1, r9
    cc9a:	2200      	movs	r2, #0
    cc9c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cca0:	3501      	adds	r5, #1
    cca2:	f7fb f809 	bl	7cb8 <__aeabi_dmul>
    cca6:	f240 0300 	movw	r3, #0
    ccaa:	2200      	movs	r2, #0
    ccac:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ccb0:	4680      	mov	r8, r0
    ccb2:	4689      	mov	r9, r1
    ccb4:	4650      	mov	r0, sl
    ccb6:	4659      	mov	r1, fp
    ccb8:	f7fa fffe 	bl	7cb8 <__aeabi_dmul>
    ccbc:	468b      	mov	fp, r1
    ccbe:	4682      	mov	sl, r0
    ccc0:	f7fb fa0c 	bl	80dc <__aeabi_d2iz>
    ccc4:	4604      	mov	r4, r0
    ccc6:	f7fa ff91 	bl	7bec <__aeabi_i2d>
    ccca:	3430      	adds	r4, #48	; 0x30
    cccc:	4602      	mov	r2, r0
    ccce:	460b      	mov	r3, r1
    ccd0:	4650      	mov	r0, sl
    ccd2:	4659      	mov	r1, fp
    ccd4:	f7fa fe3c 	bl	7950 <__aeabi_dsub>
    ccd8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    ccda:	464b      	mov	r3, r9
    ccdc:	55d4      	strb	r4, [r2, r7]
    ccde:	4642      	mov	r2, r8
    cce0:	3701      	adds	r7, #1
    cce2:	4682      	mov	sl, r0
    cce4:	468b      	mov	fp, r1
    cce6:	f005 f9a1 	bl	1202c <__aeabi_dcmplt>
    ccea:	4652      	mov	r2, sl
    ccec:	465b      	mov	r3, fp
    ccee:	2800      	cmp	r0, #0
    ccf0:	d0be      	beq.n	cc70 <_dtoa_r+0x458>
    ccf2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    ccf6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    ccf8:	e1aa      	b.n	d050 <_dtoa_r+0x838>
    ccfa:	4640      	mov	r0, r8
    ccfc:	f7fa ff76 	bl	7bec <__aeabi_i2d>
    cd00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cd04:	f7fa ffd8 	bl	7cb8 <__aeabi_dmul>
    cd08:	f240 0300 	movw	r3, #0
    cd0c:	2200      	movs	r2, #0
    cd0e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    cd12:	f7fa fe1f 	bl	7954 <__adddf3>
    cd16:	9a08      	ldr	r2, [sp, #32]
    cd18:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    cd1c:	4680      	mov	r8, r0
    cd1e:	46a9      	mov	r9, r5
    cd20:	2a00      	cmp	r2, #0
    cd22:	f040 82ec 	bne.w	d2fe <_dtoa_r+0xae6>
    cd26:	f240 0300 	movw	r3, #0
    cd2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd2e:	2200      	movs	r2, #0
    cd30:	f2c4 0314 	movt	r3, #16404	; 0x4014
    cd34:	f7fa fe0c 	bl	7950 <__aeabi_dsub>
    cd38:	4642      	mov	r2, r8
    cd3a:	462b      	mov	r3, r5
    cd3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cd40:	f005 f992 	bl	12068 <__aeabi_dcmpgt>
    cd44:	2800      	cmp	r0, #0
    cd46:	f040 824a 	bne.w	d1de <_dtoa_r+0x9c6>
    cd4a:	4642      	mov	r2, r8
    cd4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd50:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    cd54:	f005 f96a 	bl	1202c <__aeabi_dcmplt>
    cd58:	2800      	cmp	r0, #0
    cd5a:	f040 81d5 	bne.w	d108 <_dtoa_r+0x8f0>
    cd5e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    cd62:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    cd64:	ea6f 0703 	mvn.w	r7, r3
    cd68:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    cd6c:	2e0e      	cmp	r6, #14
    cd6e:	bfcc      	ite	gt
    cd70:	2700      	movgt	r7, #0
    cd72:	f007 0701 	andle.w	r7, r7, #1
    cd76:	2f00      	cmp	r7, #0
    cd78:	f000 80b7 	beq.w	ceea <_dtoa_r+0x6d2>
    cd7c:	982b      	ldr	r0, [sp, #172]	; 0xac
    cd7e:	f243 0370 	movw	r3, #12400	; 0x3070
    cd82:	f2c0 0301 	movt	r3, #1
    cd86:	9908      	ldr	r1, [sp, #32]
    cd88:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    cd8c:	0fc2      	lsrs	r2, r0, #31
    cd8e:	2900      	cmp	r1, #0
    cd90:	bfcc      	ite	gt
    cd92:	2200      	movgt	r2, #0
    cd94:	f002 0201 	andle.w	r2, r2, #1
    cd98:	e9d3 0100 	ldrd	r0, r1, [r3]
    cd9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    cda0:	2a00      	cmp	r2, #0
    cda2:	f040 81a0 	bne.w	d0e6 <_dtoa_r+0x8ce>
    cda6:	4602      	mov	r2, r0
    cda8:	460b      	mov	r3, r1
    cdaa:	4640      	mov	r0, r8
    cdac:	4649      	mov	r1, r9
    cdae:	f7fb f8ad 	bl	7f0c <__aeabi_ddiv>
    cdb2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cdb4:	f7fb f992 	bl	80dc <__aeabi_d2iz>
    cdb8:	4682      	mov	sl, r0
    cdba:	f7fa ff17 	bl	7bec <__aeabi_i2d>
    cdbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    cdc2:	f7fa ff79 	bl	7cb8 <__aeabi_dmul>
    cdc6:	4602      	mov	r2, r0
    cdc8:	460b      	mov	r3, r1
    cdca:	4640      	mov	r0, r8
    cdcc:	4649      	mov	r1, r9
    cdce:	f7fa fdbf 	bl	7950 <__aeabi_dsub>
    cdd2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    cdd6:	f805 3b01 	strb.w	r3, [r5], #1
    cdda:	9a08      	ldr	r2, [sp, #32]
    cddc:	2a01      	cmp	r2, #1
    cdde:	4680      	mov	r8, r0
    cde0:	4689      	mov	r9, r1
    cde2:	d052      	beq.n	ce8a <_dtoa_r+0x672>
    cde4:	f240 0300 	movw	r3, #0
    cde8:	2200      	movs	r2, #0
    cdea:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cdee:	f7fa ff63 	bl	7cb8 <__aeabi_dmul>
    cdf2:	2200      	movs	r2, #0
    cdf4:	2300      	movs	r3, #0
    cdf6:	e9cd 0106 	strd	r0, r1, [sp, #24]
    cdfa:	f005 f90d 	bl	12018 <__aeabi_dcmpeq>
    cdfe:	2800      	cmp	r0, #0
    ce00:	f040 81eb 	bne.w	d1da <_dtoa_r+0x9c2>
    ce04:	9810      	ldr	r0, [sp, #64]	; 0x40
    ce06:	f04f 0801 	mov.w	r8, #1
    ce0a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    ce0e:	46a3      	mov	fp, r4
    ce10:	1c87      	adds	r7, r0, #2
    ce12:	960f      	str	r6, [sp, #60]	; 0x3c
    ce14:	f8dd 9020 	ldr.w	r9, [sp, #32]
    ce18:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    ce1c:	e00a      	b.n	ce34 <_dtoa_r+0x61c>
    ce1e:	f7fa ff4b 	bl	7cb8 <__aeabi_dmul>
    ce22:	2200      	movs	r2, #0
    ce24:	2300      	movs	r3, #0
    ce26:	4604      	mov	r4, r0
    ce28:	460d      	mov	r5, r1
    ce2a:	f005 f8f5 	bl	12018 <__aeabi_dcmpeq>
    ce2e:	2800      	cmp	r0, #0
    ce30:	f040 81ce 	bne.w	d1d0 <_dtoa_r+0x9b8>
    ce34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ce38:	4620      	mov	r0, r4
    ce3a:	4629      	mov	r1, r5
    ce3c:	f108 0801 	add.w	r8, r8, #1
    ce40:	f7fb f864 	bl	7f0c <__aeabi_ddiv>
    ce44:	463e      	mov	r6, r7
    ce46:	f7fb f949 	bl	80dc <__aeabi_d2iz>
    ce4a:	4682      	mov	sl, r0
    ce4c:	f7fa fece 	bl	7bec <__aeabi_i2d>
    ce50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ce54:	f7fa ff30 	bl	7cb8 <__aeabi_dmul>
    ce58:	4602      	mov	r2, r0
    ce5a:	460b      	mov	r3, r1
    ce5c:	4620      	mov	r0, r4
    ce5e:	4629      	mov	r1, r5
    ce60:	f7fa fd76 	bl	7950 <__aeabi_dsub>
    ce64:	2200      	movs	r2, #0
    ce66:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    ce6a:	f807 cc01 	strb.w	ip, [r7, #-1]
    ce6e:	3701      	adds	r7, #1
    ce70:	45c1      	cmp	r9, r8
    ce72:	f240 0300 	movw	r3, #0
    ce76:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ce7a:	d1d0      	bne.n	ce1e <_dtoa_r+0x606>
    ce7c:	4635      	mov	r5, r6
    ce7e:	465c      	mov	r4, fp
    ce80:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    ce82:	4680      	mov	r8, r0
    ce84:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    ce88:	4689      	mov	r9, r1
    ce8a:	4642      	mov	r2, r8
    ce8c:	464b      	mov	r3, r9
    ce8e:	4640      	mov	r0, r8
    ce90:	4649      	mov	r1, r9
    ce92:	f7fa fd5f 	bl	7954 <__adddf3>
    ce96:	4680      	mov	r8, r0
    ce98:	4689      	mov	r9, r1
    ce9a:	4642      	mov	r2, r8
    ce9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    cea0:	464b      	mov	r3, r9
    cea2:	f005 f8c3 	bl	1202c <__aeabi_dcmplt>
    cea6:	b960      	cbnz	r0, cec2 <_dtoa_r+0x6aa>
    cea8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ceac:	4642      	mov	r2, r8
    ceae:	464b      	mov	r3, r9
    ceb0:	f005 f8b2 	bl	12018 <__aeabi_dcmpeq>
    ceb4:	2800      	cmp	r0, #0
    ceb6:	f000 8190 	beq.w	d1da <_dtoa_r+0x9c2>
    ceba:	f01a 0f01 	tst.w	sl, #1
    cebe:	f000 818c 	beq.w	d1da <_dtoa_r+0x9c2>
    cec2:	9910      	ldr	r1, [sp, #64]	; 0x40
    cec4:	e000      	b.n	cec8 <_dtoa_r+0x6b0>
    cec6:	461d      	mov	r5, r3
    cec8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    cecc:	1e6b      	subs	r3, r5, #1
    cece:	2a39      	cmp	r2, #57	; 0x39
    ced0:	f040 8367 	bne.w	d5a2 <_dtoa_r+0xd8a>
    ced4:	428b      	cmp	r3, r1
    ced6:	d1f6      	bne.n	cec6 <_dtoa_r+0x6ae>
    ced8:	9910      	ldr	r1, [sp, #64]	; 0x40
    ceda:	2330      	movs	r3, #48	; 0x30
    cedc:	3601      	adds	r6, #1
    cede:	2231      	movs	r2, #49	; 0x31
    cee0:	700b      	strb	r3, [r1, #0]
    cee2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cee4:	701a      	strb	r2, [r3, #0]
    cee6:	9612      	str	r6, [sp, #72]	; 0x48
    cee8:	e0b2      	b.n	d050 <_dtoa_r+0x838>
    ceea:	9a16      	ldr	r2, [sp, #88]	; 0x58
    ceec:	2a00      	cmp	r2, #0
    ceee:	f040 80df 	bne.w	d0b0 <_dtoa_r+0x898>
    cef2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    cef4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cef6:	920c      	str	r2, [sp, #48]	; 0x30
    cef8:	2d00      	cmp	r5, #0
    cefa:	bfd4      	ite	le
    cefc:	2300      	movle	r3, #0
    cefe:	2301      	movgt	r3, #1
    cf00:	f1ba 0f00 	cmp.w	sl, #0
    cf04:	bfd4      	ite	le
    cf06:	2300      	movle	r3, #0
    cf08:	f003 0301 	andgt.w	r3, r3, #1
    cf0c:	b14b      	cbz	r3, cf22 <_dtoa_r+0x70a>
    cf0e:	45aa      	cmp	sl, r5
    cf10:	bfb4      	ite	lt
    cf12:	4653      	movlt	r3, sl
    cf14:	462b      	movge	r3, r5
    cf16:	980f      	ldr	r0, [sp, #60]	; 0x3c
    cf18:	ebc3 0a0a 	rsb	sl, r3, sl
    cf1c:	1aed      	subs	r5, r5, r3
    cf1e:	1ac0      	subs	r0, r0, r3
    cf20:	900f      	str	r0, [sp, #60]	; 0x3c
    cf22:	9915      	ldr	r1, [sp, #84]	; 0x54
    cf24:	2900      	cmp	r1, #0
    cf26:	dd1c      	ble.n	cf62 <_dtoa_r+0x74a>
    cf28:	9a16      	ldr	r2, [sp, #88]	; 0x58
    cf2a:	2a00      	cmp	r2, #0
    cf2c:	f000 82e9 	beq.w	d502 <_dtoa_r+0xcea>
    cf30:	2f00      	cmp	r7, #0
    cf32:	dd12      	ble.n	cf5a <_dtoa_r+0x742>
    cf34:	990c      	ldr	r1, [sp, #48]	; 0x30
    cf36:	463a      	mov	r2, r7
    cf38:	4620      	mov	r0, r4
    cf3a:	f002 fa2d 	bl	f398 <__pow5mult>
    cf3e:	465a      	mov	r2, fp
    cf40:	900c      	str	r0, [sp, #48]	; 0x30
    cf42:	4620      	mov	r0, r4
    cf44:	990c      	ldr	r1, [sp, #48]	; 0x30
    cf46:	f002 f93f 	bl	f1c8 <__multiply>
    cf4a:	4659      	mov	r1, fp
    cf4c:	4603      	mov	r3, r0
    cf4e:	4620      	mov	r0, r4
    cf50:	9303      	str	r3, [sp, #12]
    cf52:	f001 ffa5 	bl	eea0 <_Bfree>
    cf56:	9b03      	ldr	r3, [sp, #12]
    cf58:	469b      	mov	fp, r3
    cf5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    cf5c:	1bda      	subs	r2, r3, r7
    cf5e:	f040 8311 	bne.w	d584 <_dtoa_r+0xd6c>
    cf62:	2101      	movs	r1, #1
    cf64:	4620      	mov	r0, r4
    cf66:	f002 f9c9 	bl	f2fc <__i2b>
    cf6a:	9006      	str	r0, [sp, #24]
    cf6c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    cf6e:	2800      	cmp	r0, #0
    cf70:	dd05      	ble.n	cf7e <_dtoa_r+0x766>
    cf72:	9906      	ldr	r1, [sp, #24]
    cf74:	4620      	mov	r0, r4
    cf76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    cf78:	f002 fa0e 	bl	f398 <__pow5mult>
    cf7c:	9006      	str	r0, [sp, #24]
    cf7e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    cf80:	2901      	cmp	r1, #1
    cf82:	f340 810a 	ble.w	d19a <_dtoa_r+0x982>
    cf86:	2700      	movs	r7, #0
    cf88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    cf8a:	2b00      	cmp	r3, #0
    cf8c:	f040 8261 	bne.w	d452 <_dtoa_r+0xc3a>
    cf90:	2301      	movs	r3, #1
    cf92:	4453      	add	r3, sl
    cf94:	f013 031f 	ands.w	r3, r3, #31
    cf98:	f040 812a 	bne.w	d1f0 <_dtoa_r+0x9d8>
    cf9c:	231c      	movs	r3, #28
    cf9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    cfa0:	449a      	add	sl, r3
    cfa2:	18ed      	adds	r5, r5, r3
    cfa4:	18d2      	adds	r2, r2, r3
    cfa6:	920f      	str	r2, [sp, #60]	; 0x3c
    cfa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cfaa:	2b00      	cmp	r3, #0
    cfac:	dd05      	ble.n	cfba <_dtoa_r+0x7a2>
    cfae:	4659      	mov	r1, fp
    cfb0:	461a      	mov	r2, r3
    cfb2:	4620      	mov	r0, r4
    cfb4:	f002 f8aa 	bl	f10c <__lshift>
    cfb8:	4683      	mov	fp, r0
    cfba:	f1ba 0f00 	cmp.w	sl, #0
    cfbe:	dd05      	ble.n	cfcc <_dtoa_r+0x7b4>
    cfc0:	9906      	ldr	r1, [sp, #24]
    cfc2:	4652      	mov	r2, sl
    cfc4:	4620      	mov	r0, r4
    cfc6:	f002 f8a1 	bl	f10c <__lshift>
    cfca:	9006      	str	r0, [sp, #24]
    cfcc:	9818      	ldr	r0, [sp, #96]	; 0x60
    cfce:	2800      	cmp	r0, #0
    cfd0:	f040 8229 	bne.w	d426 <_dtoa_r+0xc0e>
    cfd4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    cfd6:	9908      	ldr	r1, [sp, #32]
    cfd8:	2802      	cmp	r0, #2
    cfda:	bfd4      	ite	le
    cfdc:	2300      	movle	r3, #0
    cfde:	2301      	movgt	r3, #1
    cfe0:	2900      	cmp	r1, #0
    cfe2:	bfcc      	ite	gt
    cfe4:	2300      	movgt	r3, #0
    cfe6:	f003 0301 	andle.w	r3, r3, #1
    cfea:	2b00      	cmp	r3, #0
    cfec:	f000 810c 	beq.w	d208 <_dtoa_r+0x9f0>
    cff0:	2900      	cmp	r1, #0
    cff2:	f040 808c 	bne.w	d10e <_dtoa_r+0x8f6>
    cff6:	2205      	movs	r2, #5
    cff8:	9906      	ldr	r1, [sp, #24]
    cffa:	9b08      	ldr	r3, [sp, #32]
    cffc:	4620      	mov	r0, r4
    cffe:	f002 f987 	bl	f310 <__multadd>
    d002:	9006      	str	r0, [sp, #24]
    d004:	4658      	mov	r0, fp
    d006:	9906      	ldr	r1, [sp, #24]
    d008:	f001 fe10 	bl	ec2c <__mcmp>
    d00c:	2800      	cmp	r0, #0
    d00e:	dd7e      	ble.n	d10e <_dtoa_r+0x8f6>
    d010:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d012:	3601      	adds	r6, #1
    d014:	2700      	movs	r7, #0
    d016:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d01a:	2331      	movs	r3, #49	; 0x31
    d01c:	f805 3b01 	strb.w	r3, [r5], #1
    d020:	9906      	ldr	r1, [sp, #24]
    d022:	4620      	mov	r0, r4
    d024:	f001 ff3c 	bl	eea0 <_Bfree>
    d028:	f1ba 0f00 	cmp.w	sl, #0
    d02c:	f000 80d5 	beq.w	d1da <_dtoa_r+0x9c2>
    d030:	1e3b      	subs	r3, r7, #0
    d032:	bf18      	it	ne
    d034:	2301      	movne	r3, #1
    d036:	4557      	cmp	r7, sl
    d038:	bf0c      	ite	eq
    d03a:	2300      	moveq	r3, #0
    d03c:	f003 0301 	andne.w	r3, r3, #1
    d040:	2b00      	cmp	r3, #0
    d042:	f040 80d0 	bne.w	d1e6 <_dtoa_r+0x9ce>
    d046:	4651      	mov	r1, sl
    d048:	4620      	mov	r0, r4
    d04a:	f001 ff29 	bl	eea0 <_Bfree>
    d04e:	9612      	str	r6, [sp, #72]	; 0x48
    d050:	4620      	mov	r0, r4
    d052:	4659      	mov	r1, fp
    d054:	f001 ff24 	bl	eea0 <_Bfree>
    d058:	9a12      	ldr	r2, [sp, #72]	; 0x48
    d05a:	1c53      	adds	r3, r2, #1
    d05c:	2200      	movs	r2, #0
    d05e:	702a      	strb	r2, [r5, #0]
    d060:	982c      	ldr	r0, [sp, #176]	; 0xb0
    d062:	992e      	ldr	r1, [sp, #184]	; 0xb8
    d064:	6003      	str	r3, [r0, #0]
    d066:	2900      	cmp	r1, #0
    d068:	f000 81d4 	beq.w	d414 <_dtoa_r+0xbfc>
    d06c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    d06e:	9810      	ldr	r0, [sp, #64]	; 0x40
    d070:	6015      	str	r5, [r2, #0]
    d072:	e412      	b.n	c89a <_dtoa_r+0x82>
    d074:	2010      	movs	r0, #16
    d076:	f001 f897 	bl	e1a8 <malloc>
    d07a:	60c6      	str	r6, [r0, #12]
    d07c:	6046      	str	r6, [r0, #4]
    d07e:	6086      	str	r6, [r0, #8]
    d080:	6006      	str	r6, [r0, #0]
    d082:	4606      	mov	r6, r0
    d084:	6260      	str	r0, [r4, #36]	; 0x24
    d086:	f7ff bbd2 	b.w	c82e <_dtoa_r+0x16>
    d08a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    d08c:	4271      	negs	r1, r6
    d08e:	2200      	movs	r2, #0
    d090:	9115      	str	r1, [sp, #84]	; 0x54
    d092:	1b80      	subs	r0, r0, r6
    d094:	9217      	str	r2, [sp, #92]	; 0x5c
    d096:	900f      	str	r0, [sp, #60]	; 0x3c
    d098:	e48a      	b.n	c9b0 <_dtoa_r+0x198>
    d09a:	2100      	movs	r1, #0
    d09c:	3e01      	subs	r6, #1
    d09e:	9118      	str	r1, [sp, #96]	; 0x60
    d0a0:	e472      	b.n	c988 <_dtoa_r+0x170>
    d0a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    d0a6:	f04f 0802 	mov.w	r8, #2
    d0aa:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    d0ae:	e521      	b.n	caf4 <_dtoa_r+0x2dc>
    d0b0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    d0b2:	2801      	cmp	r0, #1
    d0b4:	f340 826c 	ble.w	d590 <_dtoa_r+0xd78>
    d0b8:	9a08      	ldr	r2, [sp, #32]
    d0ba:	9815      	ldr	r0, [sp, #84]	; 0x54
    d0bc:	1e53      	subs	r3, r2, #1
    d0be:	4298      	cmp	r0, r3
    d0c0:	f2c0 8258 	blt.w	d574 <_dtoa_r+0xd5c>
    d0c4:	1ac7      	subs	r7, r0, r3
    d0c6:	9b08      	ldr	r3, [sp, #32]
    d0c8:	2b00      	cmp	r3, #0
    d0ca:	bfa8      	it	ge
    d0cc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    d0ce:	f2c0 8273 	blt.w	d5b8 <_dtoa_r+0xda0>
    d0d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d0d4:	4620      	mov	r0, r4
    d0d6:	2101      	movs	r1, #1
    d0d8:	449a      	add	sl, r3
    d0da:	18d2      	adds	r2, r2, r3
    d0dc:	920f      	str	r2, [sp, #60]	; 0x3c
    d0de:	f002 f90d 	bl	f2fc <__i2b>
    d0e2:	900c      	str	r0, [sp, #48]	; 0x30
    d0e4:	e708      	b.n	cef8 <_dtoa_r+0x6e0>
    d0e6:	9b08      	ldr	r3, [sp, #32]
    d0e8:	b973      	cbnz	r3, d108 <_dtoa_r+0x8f0>
    d0ea:	f240 0300 	movw	r3, #0
    d0ee:	2200      	movs	r2, #0
    d0f0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    d0f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    d0f8:	f7fa fdde 	bl	7cb8 <__aeabi_dmul>
    d0fc:	4642      	mov	r2, r8
    d0fe:	464b      	mov	r3, r9
    d100:	f004 ffa8 	bl	12054 <__aeabi_dcmpge>
    d104:	2800      	cmp	r0, #0
    d106:	d06a      	beq.n	d1de <_dtoa_r+0x9c6>
    d108:	2200      	movs	r2, #0
    d10a:	9206      	str	r2, [sp, #24]
    d10c:	920c      	str	r2, [sp, #48]	; 0x30
    d10e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    d110:	2700      	movs	r7, #0
    d112:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d116:	43de      	mvns	r6, r3
    d118:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d11a:	e781      	b.n	d020 <_dtoa_r+0x808>
    d11c:	2100      	movs	r1, #0
    d11e:	9116      	str	r1, [sp, #88]	; 0x58
    d120:	982b      	ldr	r0, [sp, #172]	; 0xac
    d122:	2800      	cmp	r0, #0
    d124:	f340 819f 	ble.w	d466 <_dtoa_r+0xc4e>
    d128:	982b      	ldr	r0, [sp, #172]	; 0xac
    d12a:	4601      	mov	r1, r0
    d12c:	9011      	str	r0, [sp, #68]	; 0x44
    d12e:	9008      	str	r0, [sp, #32]
    d130:	6a65      	ldr	r5, [r4, #36]	; 0x24
    d132:	2200      	movs	r2, #0
    d134:	2917      	cmp	r1, #23
    d136:	606a      	str	r2, [r5, #4]
    d138:	f240 82ab 	bls.w	d692 <_dtoa_r+0xe7a>
    d13c:	2304      	movs	r3, #4
    d13e:	005b      	lsls	r3, r3, #1
    d140:	3201      	adds	r2, #1
    d142:	f103 0014 	add.w	r0, r3, #20
    d146:	4288      	cmp	r0, r1
    d148:	d9f9      	bls.n	d13e <_dtoa_r+0x926>
    d14a:	9b08      	ldr	r3, [sp, #32]
    d14c:	606a      	str	r2, [r5, #4]
    d14e:	2b0e      	cmp	r3, #14
    d150:	bf8c      	ite	hi
    d152:	2700      	movhi	r7, #0
    d154:	f007 0701 	andls.w	r7, r7, #1
    d158:	e49d      	b.n	ca96 <_dtoa_r+0x27e>
    d15a:	2201      	movs	r2, #1
    d15c:	9216      	str	r2, [sp, #88]	; 0x58
    d15e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    d160:	18f3      	adds	r3, r6, r3
    d162:	9311      	str	r3, [sp, #68]	; 0x44
    d164:	1c59      	adds	r1, r3, #1
    d166:	2900      	cmp	r1, #0
    d168:	bfc8      	it	gt
    d16a:	9108      	strgt	r1, [sp, #32]
    d16c:	dce0      	bgt.n	d130 <_dtoa_r+0x918>
    d16e:	290e      	cmp	r1, #14
    d170:	bf8c      	ite	hi
    d172:	2700      	movhi	r7, #0
    d174:	f007 0701 	andls.w	r7, r7, #1
    d178:	9108      	str	r1, [sp, #32]
    d17a:	e489      	b.n	ca90 <_dtoa_r+0x278>
    d17c:	2301      	movs	r3, #1
    d17e:	9316      	str	r3, [sp, #88]	; 0x58
    d180:	e7ce      	b.n	d120 <_dtoa_r+0x908>
    d182:	2200      	movs	r2, #0
    d184:	9216      	str	r2, [sp, #88]	; 0x58
    d186:	e7ea      	b.n	d15e <_dtoa_r+0x946>
    d188:	f04f 33ff 	mov.w	r3, #4294967295
    d18c:	2700      	movs	r7, #0
    d18e:	2001      	movs	r0, #1
    d190:	9311      	str	r3, [sp, #68]	; 0x44
    d192:	9016      	str	r0, [sp, #88]	; 0x58
    d194:	9308      	str	r3, [sp, #32]
    d196:	972b      	str	r7, [sp, #172]	; 0xac
    d198:	e47a      	b.n	ca90 <_dtoa_r+0x278>
    d19a:	f1b8 0f00 	cmp.w	r8, #0
    d19e:	f47f aef2 	bne.w	cf86 <_dtoa_r+0x76e>
    d1a2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    d1a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    d1aa:	2b00      	cmp	r3, #0
    d1ac:	f47f aeeb 	bne.w	cf86 <_dtoa_r+0x76e>
    d1b0:	f240 0300 	movw	r3, #0
    d1b4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    d1b8:	ea09 0303 	and.w	r3, r9, r3
    d1bc:	2b00      	cmp	r3, #0
    d1be:	f43f aee2 	beq.w	cf86 <_dtoa_r+0x76e>
    d1c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d1c4:	f10a 0a01 	add.w	sl, sl, #1
    d1c8:	2701      	movs	r7, #1
    d1ca:	3201      	adds	r2, #1
    d1cc:	920f      	str	r2, [sp, #60]	; 0x3c
    d1ce:	e6db      	b.n	cf88 <_dtoa_r+0x770>
    d1d0:	4635      	mov	r5, r6
    d1d2:	465c      	mov	r4, fp
    d1d4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    d1d6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    d1da:	9612      	str	r6, [sp, #72]	; 0x48
    d1dc:	e738      	b.n	d050 <_dtoa_r+0x838>
    d1de:	2000      	movs	r0, #0
    d1e0:	9006      	str	r0, [sp, #24]
    d1e2:	900c      	str	r0, [sp, #48]	; 0x30
    d1e4:	e714      	b.n	d010 <_dtoa_r+0x7f8>
    d1e6:	4639      	mov	r1, r7
    d1e8:	4620      	mov	r0, r4
    d1ea:	f001 fe59 	bl	eea0 <_Bfree>
    d1ee:	e72a      	b.n	d046 <_dtoa_r+0x82e>
    d1f0:	f1c3 0320 	rsb	r3, r3, #32
    d1f4:	2b04      	cmp	r3, #4
    d1f6:	f340 8254 	ble.w	d6a2 <_dtoa_r+0xe8a>
    d1fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d1fc:	3b04      	subs	r3, #4
    d1fe:	449a      	add	sl, r3
    d200:	18ed      	adds	r5, r5, r3
    d202:	18c9      	adds	r1, r1, r3
    d204:	910f      	str	r1, [sp, #60]	; 0x3c
    d206:	e6cf      	b.n	cfa8 <_dtoa_r+0x790>
    d208:	9916      	ldr	r1, [sp, #88]	; 0x58
    d20a:	2900      	cmp	r1, #0
    d20c:	f000 8131 	beq.w	d472 <_dtoa_r+0xc5a>
    d210:	2d00      	cmp	r5, #0
    d212:	dd05      	ble.n	d220 <_dtoa_r+0xa08>
    d214:	990c      	ldr	r1, [sp, #48]	; 0x30
    d216:	462a      	mov	r2, r5
    d218:	4620      	mov	r0, r4
    d21a:	f001 ff77 	bl	f10c <__lshift>
    d21e:	900c      	str	r0, [sp, #48]	; 0x30
    d220:	2f00      	cmp	r7, #0
    d222:	f040 81ea 	bne.w	d5fa <_dtoa_r+0xde2>
    d226:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d22a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d22c:	2301      	movs	r3, #1
    d22e:	f008 0001 	and.w	r0, r8, #1
    d232:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    d234:	9011      	str	r0, [sp, #68]	; 0x44
    d236:	950f      	str	r5, [sp, #60]	; 0x3c
    d238:	461d      	mov	r5, r3
    d23a:	960c      	str	r6, [sp, #48]	; 0x30
    d23c:	9906      	ldr	r1, [sp, #24]
    d23e:	4658      	mov	r0, fp
    d240:	f7ff fa5a 	bl	c6f8 <quorem>
    d244:	4639      	mov	r1, r7
    d246:	3030      	adds	r0, #48	; 0x30
    d248:	900b      	str	r0, [sp, #44]	; 0x2c
    d24a:	4658      	mov	r0, fp
    d24c:	f001 fcee 	bl	ec2c <__mcmp>
    d250:	9906      	ldr	r1, [sp, #24]
    d252:	4652      	mov	r2, sl
    d254:	4606      	mov	r6, r0
    d256:	4620      	mov	r0, r4
    d258:	f001 fedc 	bl	f014 <__mdiff>
    d25c:	68c3      	ldr	r3, [r0, #12]
    d25e:	4680      	mov	r8, r0
    d260:	2b00      	cmp	r3, #0
    d262:	d03d      	beq.n	d2e0 <_dtoa_r+0xac8>
    d264:	f04f 0901 	mov.w	r9, #1
    d268:	4641      	mov	r1, r8
    d26a:	4620      	mov	r0, r4
    d26c:	f001 fe18 	bl	eea0 <_Bfree>
    d270:	992a      	ldr	r1, [sp, #168]	; 0xa8
    d272:	ea59 0101 	orrs.w	r1, r9, r1
    d276:	d103      	bne.n	d280 <_dtoa_r+0xa68>
    d278:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d27a:	2a00      	cmp	r2, #0
    d27c:	f000 81eb 	beq.w	d656 <_dtoa_r+0xe3e>
    d280:	2e00      	cmp	r6, #0
    d282:	f2c0 819e 	blt.w	d5c2 <_dtoa_r+0xdaa>
    d286:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    d288:	4332      	orrs	r2, r6
    d28a:	d103      	bne.n	d294 <_dtoa_r+0xa7c>
    d28c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d28e:	2b00      	cmp	r3, #0
    d290:	f000 8197 	beq.w	d5c2 <_dtoa_r+0xdaa>
    d294:	f1b9 0f00 	cmp.w	r9, #0
    d298:	f300 81ce 	bgt.w	d638 <_dtoa_r+0xe20>
    d29c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d29e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d2a0:	f801 2b01 	strb.w	r2, [r1], #1
    d2a4:	9b08      	ldr	r3, [sp, #32]
    d2a6:	910f      	str	r1, [sp, #60]	; 0x3c
    d2a8:	429d      	cmp	r5, r3
    d2aa:	f000 81c2 	beq.w	d632 <_dtoa_r+0xe1a>
    d2ae:	4659      	mov	r1, fp
    d2b0:	220a      	movs	r2, #10
    d2b2:	2300      	movs	r3, #0
    d2b4:	4620      	mov	r0, r4
    d2b6:	f002 f82b 	bl	f310 <__multadd>
    d2ba:	4557      	cmp	r7, sl
    d2bc:	4639      	mov	r1, r7
    d2be:	4683      	mov	fp, r0
    d2c0:	d014      	beq.n	d2ec <_dtoa_r+0xad4>
    d2c2:	220a      	movs	r2, #10
    d2c4:	2300      	movs	r3, #0
    d2c6:	4620      	mov	r0, r4
    d2c8:	3501      	adds	r5, #1
    d2ca:	f002 f821 	bl	f310 <__multadd>
    d2ce:	4651      	mov	r1, sl
    d2d0:	220a      	movs	r2, #10
    d2d2:	2300      	movs	r3, #0
    d2d4:	4607      	mov	r7, r0
    d2d6:	4620      	mov	r0, r4
    d2d8:	f002 f81a 	bl	f310 <__multadd>
    d2dc:	4682      	mov	sl, r0
    d2de:	e7ad      	b.n	d23c <_dtoa_r+0xa24>
    d2e0:	4658      	mov	r0, fp
    d2e2:	4641      	mov	r1, r8
    d2e4:	f001 fca2 	bl	ec2c <__mcmp>
    d2e8:	4681      	mov	r9, r0
    d2ea:	e7bd      	b.n	d268 <_dtoa_r+0xa50>
    d2ec:	4620      	mov	r0, r4
    d2ee:	220a      	movs	r2, #10
    d2f0:	2300      	movs	r3, #0
    d2f2:	3501      	adds	r5, #1
    d2f4:	f002 f80c 	bl	f310 <__multadd>
    d2f8:	4607      	mov	r7, r0
    d2fa:	4682      	mov	sl, r0
    d2fc:	e79e      	b.n	d23c <_dtoa_r+0xa24>
    d2fe:	9612      	str	r6, [sp, #72]	; 0x48
    d300:	f8dd c020 	ldr.w	ip, [sp, #32]
    d304:	e459      	b.n	cbba <_dtoa_r+0x3a2>
    d306:	4275      	negs	r5, r6
    d308:	2d00      	cmp	r5, #0
    d30a:	f040 8101 	bne.w	d510 <_dtoa_r+0xcf8>
    d30e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    d312:	f04f 0802 	mov.w	r8, #2
    d316:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d31a:	e40c      	b.n	cb36 <_dtoa_r+0x31e>
    d31c:	f243 0170 	movw	r1, #12400	; 0x3070
    d320:	4642      	mov	r2, r8
    d322:	f2c0 0101 	movt	r1, #1
    d326:	464b      	mov	r3, r9
    d328:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    d32c:	f8cd c00c 	str.w	ip, [sp, #12]
    d330:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d332:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    d336:	f7fa fcbf 	bl	7cb8 <__aeabi_dmul>
    d33a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    d33e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d342:	f7fa fecb 	bl	80dc <__aeabi_d2iz>
    d346:	4607      	mov	r7, r0
    d348:	f7fa fc50 	bl	7bec <__aeabi_i2d>
    d34c:	460b      	mov	r3, r1
    d34e:	4602      	mov	r2, r0
    d350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d354:	f7fa fafc 	bl	7950 <__aeabi_dsub>
    d358:	f107 0330 	add.w	r3, r7, #48	; 0x30
    d35c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d360:	f805 3b01 	strb.w	r3, [r5], #1
    d364:	f8dd c00c 	ldr.w	ip, [sp, #12]
    d368:	f1bc 0f01 	cmp.w	ip, #1
    d36c:	d029      	beq.n	d3c2 <_dtoa_r+0xbaa>
    d36e:	46d1      	mov	r9, sl
    d370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d374:	46b2      	mov	sl, r6
    d376:	9e10      	ldr	r6, [sp, #64]	; 0x40
    d378:	951c      	str	r5, [sp, #112]	; 0x70
    d37a:	2701      	movs	r7, #1
    d37c:	4665      	mov	r5, ip
    d37e:	46a0      	mov	r8, r4
    d380:	f240 0300 	movw	r3, #0
    d384:	2200      	movs	r2, #0
    d386:	f2c4 0324 	movt	r3, #16420	; 0x4024
    d38a:	f7fa fc95 	bl	7cb8 <__aeabi_dmul>
    d38e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d392:	f7fa fea3 	bl	80dc <__aeabi_d2iz>
    d396:	4604      	mov	r4, r0
    d398:	f7fa fc28 	bl	7bec <__aeabi_i2d>
    d39c:	3430      	adds	r4, #48	; 0x30
    d39e:	4602      	mov	r2, r0
    d3a0:	460b      	mov	r3, r1
    d3a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d3a6:	f7fa fad3 	bl	7950 <__aeabi_dsub>
    d3aa:	55f4      	strb	r4, [r6, r7]
    d3ac:	3701      	adds	r7, #1
    d3ae:	42af      	cmp	r7, r5
    d3b0:	d1e6      	bne.n	d380 <_dtoa_r+0xb68>
    d3b2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    d3b4:	3f01      	subs	r7, #1
    d3b6:	4656      	mov	r6, sl
    d3b8:	4644      	mov	r4, r8
    d3ba:	46ca      	mov	sl, r9
    d3bc:	19ed      	adds	r5, r5, r7
    d3be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d3c2:	f240 0300 	movw	r3, #0
    d3c6:	2200      	movs	r2, #0
    d3c8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    d3cc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    d3d0:	f7fa fac0 	bl	7954 <__adddf3>
    d3d4:	4602      	mov	r2, r0
    d3d6:	460b      	mov	r3, r1
    d3d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d3dc:	f004 fe44 	bl	12068 <__aeabi_dcmpgt>
    d3e0:	b9f0      	cbnz	r0, d420 <_dtoa_r+0xc08>
    d3e2:	f240 0100 	movw	r1, #0
    d3e6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    d3ea:	2000      	movs	r0, #0
    d3ec:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    d3f0:	f7fa faae 	bl	7950 <__aeabi_dsub>
    d3f4:	4602      	mov	r2, r0
    d3f6:	460b      	mov	r3, r1
    d3f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d3fc:	f004 fe16 	bl	1202c <__aeabi_dcmplt>
    d400:	2800      	cmp	r0, #0
    d402:	f43f acac 	beq.w	cd5e <_dtoa_r+0x546>
    d406:	462b      	mov	r3, r5
    d408:	461d      	mov	r5, r3
    d40a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    d40e:	2a30      	cmp	r2, #48	; 0x30
    d410:	d0fa      	beq.n	d408 <_dtoa_r+0xbf0>
    d412:	e61d      	b.n	d050 <_dtoa_r+0x838>
    d414:	9810      	ldr	r0, [sp, #64]	; 0x40
    d416:	f7ff ba40 	b.w	c89a <_dtoa_r+0x82>
    d41a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    d41e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    d420:	9e12      	ldr	r6, [sp, #72]	; 0x48
    d422:	9910      	ldr	r1, [sp, #64]	; 0x40
    d424:	e550      	b.n	cec8 <_dtoa_r+0x6b0>
    d426:	4658      	mov	r0, fp
    d428:	9906      	ldr	r1, [sp, #24]
    d42a:	f001 fbff 	bl	ec2c <__mcmp>
    d42e:	2800      	cmp	r0, #0
    d430:	f6bf add0 	bge.w	cfd4 <_dtoa_r+0x7bc>
    d434:	4659      	mov	r1, fp
    d436:	4620      	mov	r0, r4
    d438:	220a      	movs	r2, #10
    d43a:	2300      	movs	r3, #0
    d43c:	f001 ff68 	bl	f310 <__multadd>
    d440:	9916      	ldr	r1, [sp, #88]	; 0x58
    d442:	3e01      	subs	r6, #1
    d444:	4683      	mov	fp, r0
    d446:	2900      	cmp	r1, #0
    d448:	f040 8119 	bne.w	d67e <_dtoa_r+0xe66>
    d44c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d44e:	9208      	str	r2, [sp, #32]
    d450:	e5c0      	b.n	cfd4 <_dtoa_r+0x7bc>
    d452:	9806      	ldr	r0, [sp, #24]
    d454:	6903      	ldr	r3, [r0, #16]
    d456:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    d45a:	6918      	ldr	r0, [r3, #16]
    d45c:	f001 fb94 	bl	eb88 <__hi0bits>
    d460:	f1c0 0320 	rsb	r3, r0, #32
    d464:	e595      	b.n	cf92 <_dtoa_r+0x77a>
    d466:	2101      	movs	r1, #1
    d468:	9111      	str	r1, [sp, #68]	; 0x44
    d46a:	9108      	str	r1, [sp, #32]
    d46c:	912b      	str	r1, [sp, #172]	; 0xac
    d46e:	f7ff bb0f 	b.w	ca90 <_dtoa_r+0x278>
    d472:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d474:	46b1      	mov	r9, r6
    d476:	9f16      	ldr	r7, [sp, #88]	; 0x58
    d478:	46aa      	mov	sl, r5
    d47a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    d47e:	9e08      	ldr	r6, [sp, #32]
    d480:	e002      	b.n	d488 <_dtoa_r+0xc70>
    d482:	f001 ff45 	bl	f310 <__multadd>
    d486:	4683      	mov	fp, r0
    d488:	4641      	mov	r1, r8
    d48a:	4658      	mov	r0, fp
    d48c:	f7ff f934 	bl	c6f8 <quorem>
    d490:	3501      	adds	r5, #1
    d492:	220a      	movs	r2, #10
    d494:	2300      	movs	r3, #0
    d496:	4659      	mov	r1, fp
    d498:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    d49c:	f80a c007 	strb.w	ip, [sl, r7]
    d4a0:	3701      	adds	r7, #1
    d4a2:	4620      	mov	r0, r4
    d4a4:	42be      	cmp	r6, r7
    d4a6:	dcec      	bgt.n	d482 <_dtoa_r+0xc6a>
    d4a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d4ac:	464e      	mov	r6, r9
    d4ae:	2700      	movs	r7, #0
    d4b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    d4b4:	4659      	mov	r1, fp
    d4b6:	2201      	movs	r2, #1
    d4b8:	4620      	mov	r0, r4
    d4ba:	f001 fe27 	bl	f10c <__lshift>
    d4be:	9906      	ldr	r1, [sp, #24]
    d4c0:	4683      	mov	fp, r0
    d4c2:	f001 fbb3 	bl	ec2c <__mcmp>
    d4c6:	2800      	cmp	r0, #0
    d4c8:	dd0f      	ble.n	d4ea <_dtoa_r+0xcd2>
    d4ca:	9910      	ldr	r1, [sp, #64]	; 0x40
    d4cc:	e000      	b.n	d4d0 <_dtoa_r+0xcb8>
    d4ce:	461d      	mov	r5, r3
    d4d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    d4d4:	1e6b      	subs	r3, r5, #1
    d4d6:	2a39      	cmp	r2, #57	; 0x39
    d4d8:	f040 808c 	bne.w	d5f4 <_dtoa_r+0xddc>
    d4dc:	428b      	cmp	r3, r1
    d4de:	d1f6      	bne.n	d4ce <_dtoa_r+0xcb6>
    d4e0:	9910      	ldr	r1, [sp, #64]	; 0x40
    d4e2:	2331      	movs	r3, #49	; 0x31
    d4e4:	3601      	adds	r6, #1
    d4e6:	700b      	strb	r3, [r1, #0]
    d4e8:	e59a      	b.n	d020 <_dtoa_r+0x808>
    d4ea:	d103      	bne.n	d4f4 <_dtoa_r+0xcdc>
    d4ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d4ee:	f010 0f01 	tst.w	r0, #1
    d4f2:	d1ea      	bne.n	d4ca <_dtoa_r+0xcb2>
    d4f4:	462b      	mov	r3, r5
    d4f6:	461d      	mov	r5, r3
    d4f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    d4fc:	2a30      	cmp	r2, #48	; 0x30
    d4fe:	d0fa      	beq.n	d4f6 <_dtoa_r+0xcde>
    d500:	e58e      	b.n	d020 <_dtoa_r+0x808>
    d502:	4659      	mov	r1, fp
    d504:	9a15      	ldr	r2, [sp, #84]	; 0x54
    d506:	4620      	mov	r0, r4
    d508:	f001 ff46 	bl	f398 <__pow5mult>
    d50c:	4683      	mov	fp, r0
    d50e:	e528      	b.n	cf62 <_dtoa_r+0x74a>
    d510:	f005 030f 	and.w	r3, r5, #15
    d514:	f243 0270 	movw	r2, #12400	; 0x3070
    d518:	f2c0 0201 	movt	r2, #1
    d51c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    d520:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    d524:	e9d3 2300 	ldrd	r2, r3, [r3]
    d528:	f7fa fbc6 	bl	7cb8 <__aeabi_dmul>
    d52c:	112d      	asrs	r5, r5, #4
    d52e:	bf08      	it	eq
    d530:	f04f 0802 	moveq.w	r8, #2
    d534:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d538:	f43f aafd 	beq.w	cb36 <_dtoa_r+0x31e>
    d53c:	f243 1748 	movw	r7, #12616	; 0x3148
    d540:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    d544:	f04f 0802 	mov.w	r8, #2
    d548:	f2c0 0701 	movt	r7, #1
    d54c:	f015 0f01 	tst.w	r5, #1
    d550:	4610      	mov	r0, r2
    d552:	4619      	mov	r1, r3
    d554:	d007      	beq.n	d566 <_dtoa_r+0xd4e>
    d556:	e9d7 2300 	ldrd	r2, r3, [r7]
    d55a:	f108 0801 	add.w	r8, r8, #1
    d55e:	f7fa fbab 	bl	7cb8 <__aeabi_dmul>
    d562:	4602      	mov	r2, r0
    d564:	460b      	mov	r3, r1
    d566:	3708      	adds	r7, #8
    d568:	106d      	asrs	r5, r5, #1
    d56a:	d1ef      	bne.n	d54c <_dtoa_r+0xd34>
    d56c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    d570:	f7ff bae1 	b.w	cb36 <_dtoa_r+0x31e>
    d574:	9915      	ldr	r1, [sp, #84]	; 0x54
    d576:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    d578:	1a5b      	subs	r3, r3, r1
    d57a:	18c9      	adds	r1, r1, r3
    d57c:	18d2      	adds	r2, r2, r3
    d57e:	9115      	str	r1, [sp, #84]	; 0x54
    d580:	9217      	str	r2, [sp, #92]	; 0x5c
    d582:	e5a0      	b.n	d0c6 <_dtoa_r+0x8ae>
    d584:	4659      	mov	r1, fp
    d586:	4620      	mov	r0, r4
    d588:	f001 ff06 	bl	f398 <__pow5mult>
    d58c:	4683      	mov	fp, r0
    d58e:	e4e8      	b.n	cf62 <_dtoa_r+0x74a>
    d590:	9919      	ldr	r1, [sp, #100]	; 0x64
    d592:	2900      	cmp	r1, #0
    d594:	d047      	beq.n	d626 <_dtoa_r+0xe0e>
    d596:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    d59a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d59c:	3303      	adds	r3, #3
    d59e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d5a0:	e597      	b.n	d0d2 <_dtoa_r+0x8ba>
    d5a2:	3201      	adds	r2, #1
    d5a4:	b2d2      	uxtb	r2, r2
    d5a6:	e49d      	b.n	cee4 <_dtoa_r+0x6cc>
    d5a8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    d5ac:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    d5b0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    d5b2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    d5b4:	f7ff bbd3 	b.w	cd5e <_dtoa_r+0x546>
    d5b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d5ba:	2300      	movs	r3, #0
    d5bc:	9808      	ldr	r0, [sp, #32]
    d5be:	1a0d      	subs	r5, r1, r0
    d5c0:	e587      	b.n	d0d2 <_dtoa_r+0x8ba>
    d5c2:	f1b9 0f00 	cmp.w	r9, #0
    d5c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d5c8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d5ca:	dd0f      	ble.n	d5ec <_dtoa_r+0xdd4>
    d5cc:	4659      	mov	r1, fp
    d5ce:	2201      	movs	r2, #1
    d5d0:	4620      	mov	r0, r4
    d5d2:	f001 fd9b 	bl	f10c <__lshift>
    d5d6:	9906      	ldr	r1, [sp, #24]
    d5d8:	4683      	mov	fp, r0
    d5da:	f001 fb27 	bl	ec2c <__mcmp>
    d5de:	2800      	cmp	r0, #0
    d5e0:	dd47      	ble.n	d672 <_dtoa_r+0xe5a>
    d5e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d5e4:	2939      	cmp	r1, #57	; 0x39
    d5e6:	d031      	beq.n	d64c <_dtoa_r+0xe34>
    d5e8:	3101      	adds	r1, #1
    d5ea:	910b      	str	r1, [sp, #44]	; 0x2c
    d5ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d5ee:	f805 2b01 	strb.w	r2, [r5], #1
    d5f2:	e515      	b.n	d020 <_dtoa_r+0x808>
    d5f4:	3201      	adds	r2, #1
    d5f6:	701a      	strb	r2, [r3, #0]
    d5f8:	e512      	b.n	d020 <_dtoa_r+0x808>
    d5fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    d5fc:	4620      	mov	r0, r4
    d5fe:	6851      	ldr	r1, [r2, #4]
    d600:	f001 fc6a 	bl	eed8 <_Balloc>
    d604:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    d606:	f103 010c 	add.w	r1, r3, #12
    d60a:	691a      	ldr	r2, [r3, #16]
    d60c:	3202      	adds	r2, #2
    d60e:	0092      	lsls	r2, r2, #2
    d610:	4605      	mov	r5, r0
    d612:	300c      	adds	r0, #12
    d614:	f001 f926 	bl	e864 <memcpy>
    d618:	4620      	mov	r0, r4
    d61a:	4629      	mov	r1, r5
    d61c:	2201      	movs	r2, #1
    d61e:	f001 fd75 	bl	f10c <__lshift>
    d622:	4682      	mov	sl, r0
    d624:	e601      	b.n	d22a <_dtoa_r+0xa12>
    d626:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    d628:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d62a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d62c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    d630:	e54f      	b.n	d0d2 <_dtoa_r+0x8ba>
    d632:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d634:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d636:	e73d      	b.n	d4b4 <_dtoa_r+0xc9c>
    d638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    d63a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d63c:	2b39      	cmp	r3, #57	; 0x39
    d63e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d640:	d004      	beq.n	d64c <_dtoa_r+0xe34>
    d642:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d644:	1c43      	adds	r3, r0, #1
    d646:	f805 3b01 	strb.w	r3, [r5], #1
    d64a:	e4e9      	b.n	d020 <_dtoa_r+0x808>
    d64c:	2339      	movs	r3, #57	; 0x39
    d64e:	f805 3b01 	strb.w	r3, [r5], #1
    d652:	9910      	ldr	r1, [sp, #64]	; 0x40
    d654:	e73c      	b.n	d4d0 <_dtoa_r+0xcb8>
    d656:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d658:	4633      	mov	r3, r6
    d65a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d65c:	2839      	cmp	r0, #57	; 0x39
    d65e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d660:	d0f4      	beq.n	d64c <_dtoa_r+0xe34>
    d662:	2b00      	cmp	r3, #0
    d664:	dd01      	ble.n	d66a <_dtoa_r+0xe52>
    d666:	3001      	adds	r0, #1
    d668:	900b      	str	r0, [sp, #44]	; 0x2c
    d66a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d66c:	f805 1b01 	strb.w	r1, [r5], #1
    d670:	e4d6      	b.n	d020 <_dtoa_r+0x808>
    d672:	d1bb      	bne.n	d5ec <_dtoa_r+0xdd4>
    d674:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d676:	f010 0f01 	tst.w	r0, #1
    d67a:	d0b7      	beq.n	d5ec <_dtoa_r+0xdd4>
    d67c:	e7b1      	b.n	d5e2 <_dtoa_r+0xdca>
    d67e:	2300      	movs	r3, #0
    d680:	990c      	ldr	r1, [sp, #48]	; 0x30
    d682:	4620      	mov	r0, r4
    d684:	220a      	movs	r2, #10
    d686:	f001 fe43 	bl	f310 <__multadd>
    d68a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d68c:	9308      	str	r3, [sp, #32]
    d68e:	900c      	str	r0, [sp, #48]	; 0x30
    d690:	e4a0      	b.n	cfd4 <_dtoa_r+0x7bc>
    d692:	9908      	ldr	r1, [sp, #32]
    d694:	290e      	cmp	r1, #14
    d696:	bf8c      	ite	hi
    d698:	2700      	movhi	r7, #0
    d69a:	f007 0701 	andls.w	r7, r7, #1
    d69e:	f7ff b9fa 	b.w	ca96 <_dtoa_r+0x27e>
    d6a2:	f43f ac81 	beq.w	cfa8 <_dtoa_r+0x790>
    d6a6:	331c      	adds	r3, #28
    d6a8:	e479      	b.n	cf9e <_dtoa_r+0x786>
    d6aa:	2701      	movs	r7, #1
    d6ac:	f7ff b98a 	b.w	c9c4 <_dtoa_r+0x1ac>

0000d6b0 <_fflush_r>:
    d6b0:	690b      	ldr	r3, [r1, #16]
    d6b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d6b6:	460c      	mov	r4, r1
    d6b8:	4680      	mov	r8, r0
    d6ba:	2b00      	cmp	r3, #0
    d6bc:	d071      	beq.n	d7a2 <_fflush_r+0xf2>
    d6be:	b110      	cbz	r0, d6c6 <_fflush_r+0x16>
    d6c0:	6983      	ldr	r3, [r0, #24]
    d6c2:	2b00      	cmp	r3, #0
    d6c4:	d078      	beq.n	d7b8 <_fflush_r+0x108>
    d6c6:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    d6ca:	f2c0 0301 	movt	r3, #1
    d6ce:	429c      	cmp	r4, r3
    d6d0:	bf08      	it	eq
    d6d2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    d6d6:	d010      	beq.n	d6fa <_fflush_r+0x4a>
    d6d8:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d6dc:	f2c0 0301 	movt	r3, #1
    d6e0:	429c      	cmp	r4, r3
    d6e2:	bf08      	it	eq
    d6e4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    d6e8:	d007      	beq.n	d6fa <_fflush_r+0x4a>
    d6ea:	f243 0308 	movw	r3, #12296	; 0x3008
    d6ee:	f2c0 0301 	movt	r3, #1
    d6f2:	429c      	cmp	r4, r3
    d6f4:	bf08      	it	eq
    d6f6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    d6fa:	89a3      	ldrh	r3, [r4, #12]
    d6fc:	b21a      	sxth	r2, r3
    d6fe:	f012 0f08 	tst.w	r2, #8
    d702:	d135      	bne.n	d770 <_fflush_r+0xc0>
    d704:	6862      	ldr	r2, [r4, #4]
    d706:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    d70a:	81a3      	strh	r3, [r4, #12]
    d70c:	2a00      	cmp	r2, #0
    d70e:	dd5e      	ble.n	d7ce <_fflush_r+0x11e>
    d710:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d712:	2e00      	cmp	r6, #0
    d714:	d045      	beq.n	d7a2 <_fflush_r+0xf2>
    d716:	b29b      	uxth	r3, r3
    d718:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    d71c:	bf18      	it	ne
    d71e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    d720:	d059      	beq.n	d7d6 <_fflush_r+0x126>
    d722:	f013 0f04 	tst.w	r3, #4
    d726:	d14a      	bne.n	d7be <_fflush_r+0x10e>
    d728:	2300      	movs	r3, #0
    d72a:	4640      	mov	r0, r8
    d72c:	6a21      	ldr	r1, [r4, #32]
    d72e:	462a      	mov	r2, r5
    d730:	47b0      	blx	r6
    d732:	4285      	cmp	r5, r0
    d734:	d138      	bne.n	d7a8 <_fflush_r+0xf8>
    d736:	89a1      	ldrh	r1, [r4, #12]
    d738:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    d73c:	6922      	ldr	r2, [r4, #16]
    d73e:	f2c0 0300 	movt	r3, #0
    d742:	ea01 0303 	and.w	r3, r1, r3
    d746:	2100      	movs	r1, #0
    d748:	6061      	str	r1, [r4, #4]
    d74a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    d74e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d750:	81a3      	strh	r3, [r4, #12]
    d752:	6022      	str	r2, [r4, #0]
    d754:	bf18      	it	ne
    d756:	6565      	strne	r5, [r4, #84]	; 0x54
    d758:	b319      	cbz	r1, d7a2 <_fflush_r+0xf2>
    d75a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d75e:	4299      	cmp	r1, r3
    d760:	d002      	beq.n	d768 <_fflush_r+0xb8>
    d762:	4640      	mov	r0, r8
    d764:	f000 f998 	bl	da98 <_free_r>
    d768:	2000      	movs	r0, #0
    d76a:	6360      	str	r0, [r4, #52]	; 0x34
    d76c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d770:	6926      	ldr	r6, [r4, #16]
    d772:	b1b6      	cbz	r6, d7a2 <_fflush_r+0xf2>
    d774:	6825      	ldr	r5, [r4, #0]
    d776:	6026      	str	r6, [r4, #0]
    d778:	1bad      	subs	r5, r5, r6
    d77a:	f012 0f03 	tst.w	r2, #3
    d77e:	bf0c      	ite	eq
    d780:	6963      	ldreq	r3, [r4, #20]
    d782:	2300      	movne	r3, #0
    d784:	60a3      	str	r3, [r4, #8]
    d786:	e00a      	b.n	d79e <_fflush_r+0xee>
    d788:	4632      	mov	r2, r6
    d78a:	462b      	mov	r3, r5
    d78c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    d78e:	4640      	mov	r0, r8
    d790:	6a21      	ldr	r1, [r4, #32]
    d792:	47b8      	blx	r7
    d794:	2800      	cmp	r0, #0
    d796:	ebc0 0505 	rsb	r5, r0, r5
    d79a:	4406      	add	r6, r0
    d79c:	dd04      	ble.n	d7a8 <_fflush_r+0xf8>
    d79e:	2d00      	cmp	r5, #0
    d7a0:	dcf2      	bgt.n	d788 <_fflush_r+0xd8>
    d7a2:	2000      	movs	r0, #0
    d7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d7a8:	89a3      	ldrh	r3, [r4, #12]
    d7aa:	f04f 30ff 	mov.w	r0, #4294967295
    d7ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d7b2:	81a3      	strh	r3, [r4, #12]
    d7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d7b8:	f000 f8ea 	bl	d990 <__sinit>
    d7bc:	e783      	b.n	d6c6 <_fflush_r+0x16>
    d7be:	6862      	ldr	r2, [r4, #4]
    d7c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d7c2:	1aad      	subs	r5, r5, r2
    d7c4:	2b00      	cmp	r3, #0
    d7c6:	d0af      	beq.n	d728 <_fflush_r+0x78>
    d7c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d7ca:	1aed      	subs	r5, r5, r3
    d7cc:	e7ac      	b.n	d728 <_fflush_r+0x78>
    d7ce:	6c22      	ldr	r2, [r4, #64]	; 0x40
    d7d0:	2a00      	cmp	r2, #0
    d7d2:	dc9d      	bgt.n	d710 <_fflush_r+0x60>
    d7d4:	e7e5      	b.n	d7a2 <_fflush_r+0xf2>
    d7d6:	2301      	movs	r3, #1
    d7d8:	4640      	mov	r0, r8
    d7da:	6a21      	ldr	r1, [r4, #32]
    d7dc:	47b0      	blx	r6
    d7de:	f1b0 3fff 	cmp.w	r0, #4294967295
    d7e2:	4605      	mov	r5, r0
    d7e4:	d002      	beq.n	d7ec <_fflush_r+0x13c>
    d7e6:	89a3      	ldrh	r3, [r4, #12]
    d7e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d7ea:	e79a      	b.n	d722 <_fflush_r+0x72>
    d7ec:	f8d8 3000 	ldr.w	r3, [r8]
    d7f0:	2b1d      	cmp	r3, #29
    d7f2:	d0d6      	beq.n	d7a2 <_fflush_r+0xf2>
    d7f4:	89a3      	ldrh	r3, [r4, #12]
    d7f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d7fa:	81a3      	strh	r3, [r4, #12]
    d7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000d800 <fflush>:
    d800:	4601      	mov	r1, r0
    d802:	b128      	cbz	r0, d810 <fflush+0x10>
    d804:	f240 036c 	movw	r3, #108	; 0x6c
    d808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d80c:	6818      	ldr	r0, [r3, #0]
    d80e:	e74f      	b.n	d6b0 <_fflush_r>
    d810:	f642 53fc 	movw	r3, #11772	; 0x2dfc
    d814:	f24d 61b1 	movw	r1, #54961	; 0xd6b1
    d818:	f2c0 0301 	movt	r3, #1
    d81c:	f2c0 0100 	movt	r1, #0
    d820:	6818      	ldr	r0, [r3, #0]
    d822:	f000 bbb3 	b.w	df8c <_fwalk_reent>
    d826:	bf00      	nop

0000d828 <__sfp_lock_acquire>:
    d828:	4770      	bx	lr
    d82a:	bf00      	nop

0000d82c <__sfp_lock_release>:
    d82c:	4770      	bx	lr
    d82e:	bf00      	nop

0000d830 <__sinit_lock_acquire>:
    d830:	4770      	bx	lr
    d832:	bf00      	nop

0000d834 <__sinit_lock_release>:
    d834:	4770      	bx	lr
    d836:	bf00      	nop

0000d838 <__fp_lock>:
    d838:	2000      	movs	r0, #0
    d83a:	4770      	bx	lr

0000d83c <__fp_unlock>:
    d83c:	2000      	movs	r0, #0
    d83e:	4770      	bx	lr

0000d840 <__fp_unlock_all>:
    d840:	f240 036c 	movw	r3, #108	; 0x6c
    d844:	f64d 013d 	movw	r1, #55357	; 0xd83d
    d848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d84c:	f2c0 0100 	movt	r1, #0
    d850:	6818      	ldr	r0, [r3, #0]
    d852:	f000 bbc5 	b.w	dfe0 <_fwalk>
    d856:	bf00      	nop

0000d858 <__fp_lock_all>:
    d858:	f240 036c 	movw	r3, #108	; 0x6c
    d85c:	f64d 0139 	movw	r1, #55353	; 0xd839
    d860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d864:	f2c0 0100 	movt	r1, #0
    d868:	6818      	ldr	r0, [r3, #0]
    d86a:	f000 bbb9 	b.w	dfe0 <_fwalk>
    d86e:	bf00      	nop

0000d870 <_cleanup_r>:
    d870:	f241 31c1 	movw	r1, #5057	; 0x13c1
    d874:	f2c0 0101 	movt	r1, #1
    d878:	f000 bbb2 	b.w	dfe0 <_fwalk>

0000d87c <_cleanup>:
    d87c:	f642 53fc 	movw	r3, #11772	; 0x2dfc
    d880:	f2c0 0301 	movt	r3, #1
    d884:	6818      	ldr	r0, [r3, #0]
    d886:	e7f3      	b.n	d870 <_cleanup_r>

0000d888 <std>:
    d888:	b510      	push	{r4, lr}
    d88a:	4604      	mov	r4, r0
    d88c:	2300      	movs	r3, #0
    d88e:	305c      	adds	r0, #92	; 0x5c
    d890:	81a1      	strh	r1, [r4, #12]
    d892:	4619      	mov	r1, r3
    d894:	81e2      	strh	r2, [r4, #14]
    d896:	2208      	movs	r2, #8
    d898:	6023      	str	r3, [r4, #0]
    d89a:	6063      	str	r3, [r4, #4]
    d89c:	60a3      	str	r3, [r4, #8]
    d89e:	6663      	str	r3, [r4, #100]	; 0x64
    d8a0:	6123      	str	r3, [r4, #16]
    d8a2:	6163      	str	r3, [r4, #20]
    d8a4:	61a3      	str	r3, [r4, #24]
    d8a6:	f001 f901 	bl	eaac <memset>
    d8aa:	f64f 10e9 	movw	r0, #63977	; 0xf9e9
    d8ae:	f64f 11ad 	movw	r1, #63917	; 0xf9ad
    d8b2:	f64f 1285 	movw	r2, #63877	; 0xf985
    d8b6:	f64f 137d 	movw	r3, #63869	; 0xf97d
    d8ba:	f2c0 0000 	movt	r0, #0
    d8be:	f2c0 0100 	movt	r1, #0
    d8c2:	f2c0 0200 	movt	r2, #0
    d8c6:	f2c0 0300 	movt	r3, #0
    d8ca:	6260      	str	r0, [r4, #36]	; 0x24
    d8cc:	62a1      	str	r1, [r4, #40]	; 0x28
    d8ce:	62e2      	str	r2, [r4, #44]	; 0x2c
    d8d0:	6323      	str	r3, [r4, #48]	; 0x30
    d8d2:	6224      	str	r4, [r4, #32]
    d8d4:	bd10      	pop	{r4, pc}
    d8d6:	bf00      	nop

0000d8d8 <__sfmoreglue>:
    d8d8:	b570      	push	{r4, r5, r6, lr}
    d8da:	2568      	movs	r5, #104	; 0x68
    d8dc:	460e      	mov	r6, r1
    d8de:	fb05 f501 	mul.w	r5, r5, r1
    d8e2:	f105 010c 	add.w	r1, r5, #12
    d8e6:	f000 fc67 	bl	e1b8 <_malloc_r>
    d8ea:	4604      	mov	r4, r0
    d8ec:	b148      	cbz	r0, d902 <__sfmoreglue+0x2a>
    d8ee:	f100 030c 	add.w	r3, r0, #12
    d8f2:	2100      	movs	r1, #0
    d8f4:	6046      	str	r6, [r0, #4]
    d8f6:	462a      	mov	r2, r5
    d8f8:	4618      	mov	r0, r3
    d8fa:	6021      	str	r1, [r4, #0]
    d8fc:	60a3      	str	r3, [r4, #8]
    d8fe:	f001 f8d5 	bl	eaac <memset>
    d902:	4620      	mov	r0, r4
    d904:	bd70      	pop	{r4, r5, r6, pc}
    d906:	bf00      	nop

0000d908 <__sfp>:
    d908:	f642 53fc 	movw	r3, #11772	; 0x2dfc
    d90c:	f2c0 0301 	movt	r3, #1
    d910:	b570      	push	{r4, r5, r6, lr}
    d912:	681d      	ldr	r5, [r3, #0]
    d914:	4606      	mov	r6, r0
    d916:	69ab      	ldr	r3, [r5, #24]
    d918:	2b00      	cmp	r3, #0
    d91a:	d02a      	beq.n	d972 <__sfp+0x6a>
    d91c:	35d8      	adds	r5, #216	; 0xd8
    d91e:	686b      	ldr	r3, [r5, #4]
    d920:	68ac      	ldr	r4, [r5, #8]
    d922:	3b01      	subs	r3, #1
    d924:	d503      	bpl.n	d92e <__sfp+0x26>
    d926:	e020      	b.n	d96a <__sfp+0x62>
    d928:	3468      	adds	r4, #104	; 0x68
    d92a:	3b01      	subs	r3, #1
    d92c:	d41d      	bmi.n	d96a <__sfp+0x62>
    d92e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d932:	2a00      	cmp	r2, #0
    d934:	d1f8      	bne.n	d928 <__sfp+0x20>
    d936:	2500      	movs	r5, #0
    d938:	f04f 33ff 	mov.w	r3, #4294967295
    d93c:	6665      	str	r5, [r4, #100]	; 0x64
    d93e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d942:	81e3      	strh	r3, [r4, #14]
    d944:	4629      	mov	r1, r5
    d946:	f04f 0301 	mov.w	r3, #1
    d94a:	6025      	str	r5, [r4, #0]
    d94c:	81a3      	strh	r3, [r4, #12]
    d94e:	2208      	movs	r2, #8
    d950:	60a5      	str	r5, [r4, #8]
    d952:	6065      	str	r5, [r4, #4]
    d954:	6125      	str	r5, [r4, #16]
    d956:	6165      	str	r5, [r4, #20]
    d958:	61a5      	str	r5, [r4, #24]
    d95a:	f001 f8a7 	bl	eaac <memset>
    d95e:	64e5      	str	r5, [r4, #76]	; 0x4c
    d960:	6365      	str	r5, [r4, #52]	; 0x34
    d962:	63a5      	str	r5, [r4, #56]	; 0x38
    d964:	64a5      	str	r5, [r4, #72]	; 0x48
    d966:	4620      	mov	r0, r4
    d968:	bd70      	pop	{r4, r5, r6, pc}
    d96a:	6828      	ldr	r0, [r5, #0]
    d96c:	b128      	cbz	r0, d97a <__sfp+0x72>
    d96e:	4605      	mov	r5, r0
    d970:	e7d5      	b.n	d91e <__sfp+0x16>
    d972:	4628      	mov	r0, r5
    d974:	f000 f80c 	bl	d990 <__sinit>
    d978:	e7d0      	b.n	d91c <__sfp+0x14>
    d97a:	4630      	mov	r0, r6
    d97c:	2104      	movs	r1, #4
    d97e:	f7ff ffab 	bl	d8d8 <__sfmoreglue>
    d982:	6028      	str	r0, [r5, #0]
    d984:	2800      	cmp	r0, #0
    d986:	d1f2      	bne.n	d96e <__sfp+0x66>
    d988:	230c      	movs	r3, #12
    d98a:	4604      	mov	r4, r0
    d98c:	6033      	str	r3, [r6, #0]
    d98e:	e7ea      	b.n	d966 <__sfp+0x5e>

0000d990 <__sinit>:
    d990:	b570      	push	{r4, r5, r6, lr}
    d992:	6986      	ldr	r6, [r0, #24]
    d994:	4604      	mov	r4, r0
    d996:	b106      	cbz	r6, d99a <__sinit+0xa>
    d998:	bd70      	pop	{r4, r5, r6, pc}
    d99a:	f64d 0371 	movw	r3, #55409	; 0xd871
    d99e:	2501      	movs	r5, #1
    d9a0:	f2c0 0300 	movt	r3, #0
    d9a4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    d9a8:	6283      	str	r3, [r0, #40]	; 0x28
    d9aa:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    d9ae:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    d9b2:	6185      	str	r5, [r0, #24]
    d9b4:	f7ff ffa8 	bl	d908 <__sfp>
    d9b8:	6060      	str	r0, [r4, #4]
    d9ba:	4620      	mov	r0, r4
    d9bc:	f7ff ffa4 	bl	d908 <__sfp>
    d9c0:	60a0      	str	r0, [r4, #8]
    d9c2:	4620      	mov	r0, r4
    d9c4:	f7ff ffa0 	bl	d908 <__sfp>
    d9c8:	4632      	mov	r2, r6
    d9ca:	2104      	movs	r1, #4
    d9cc:	4623      	mov	r3, r4
    d9ce:	60e0      	str	r0, [r4, #12]
    d9d0:	6860      	ldr	r0, [r4, #4]
    d9d2:	f7ff ff59 	bl	d888 <std>
    d9d6:	462a      	mov	r2, r5
    d9d8:	68a0      	ldr	r0, [r4, #8]
    d9da:	2109      	movs	r1, #9
    d9dc:	4623      	mov	r3, r4
    d9de:	f7ff ff53 	bl	d888 <std>
    d9e2:	4623      	mov	r3, r4
    d9e4:	68e0      	ldr	r0, [r4, #12]
    d9e6:	2112      	movs	r1, #18
    d9e8:	2202      	movs	r2, #2
    d9ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    d9ee:	e74b      	b.n	d888 <std>

0000d9f0 <_malloc_trim_r>:
    d9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d9f2:	f240 1478 	movw	r4, #376	; 0x178
    d9f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d9fa:	460f      	mov	r7, r1
    d9fc:	4605      	mov	r5, r0
    d9fe:	f001 f8bf 	bl	eb80 <__malloc_lock>
    da02:	68a3      	ldr	r3, [r4, #8]
    da04:	685e      	ldr	r6, [r3, #4]
    da06:	f026 0603 	bic.w	r6, r6, #3
    da0a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    da0e:	330f      	adds	r3, #15
    da10:	1bdf      	subs	r7, r3, r7
    da12:	0b3f      	lsrs	r7, r7, #12
    da14:	3f01      	subs	r7, #1
    da16:	033f      	lsls	r7, r7, #12
    da18:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    da1c:	db07      	blt.n	da2e <_malloc_trim_r+0x3e>
    da1e:	2100      	movs	r1, #0
    da20:	4628      	mov	r0, r5
    da22:	f001 ff57 	bl	f8d4 <_sbrk_r>
    da26:	68a3      	ldr	r3, [r4, #8]
    da28:	18f3      	adds	r3, r6, r3
    da2a:	4283      	cmp	r3, r0
    da2c:	d004      	beq.n	da38 <_malloc_trim_r+0x48>
    da2e:	4628      	mov	r0, r5
    da30:	f001 f8a8 	bl	eb84 <__malloc_unlock>
    da34:	2000      	movs	r0, #0
    da36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    da38:	4279      	negs	r1, r7
    da3a:	4628      	mov	r0, r5
    da3c:	f001 ff4a 	bl	f8d4 <_sbrk_r>
    da40:	f1b0 3fff 	cmp.w	r0, #4294967295
    da44:	d010      	beq.n	da68 <_malloc_trim_r+0x78>
    da46:	68a2      	ldr	r2, [r4, #8]
    da48:	f240 53e0 	movw	r3, #1504	; 0x5e0
    da4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da50:	1bf6      	subs	r6, r6, r7
    da52:	f046 0601 	orr.w	r6, r6, #1
    da56:	4628      	mov	r0, r5
    da58:	6056      	str	r6, [r2, #4]
    da5a:	681a      	ldr	r2, [r3, #0]
    da5c:	1bd7      	subs	r7, r2, r7
    da5e:	601f      	str	r7, [r3, #0]
    da60:	f001 f890 	bl	eb84 <__malloc_unlock>
    da64:	2001      	movs	r0, #1
    da66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    da68:	2100      	movs	r1, #0
    da6a:	4628      	mov	r0, r5
    da6c:	f001 ff32 	bl	f8d4 <_sbrk_r>
    da70:	68a3      	ldr	r3, [r4, #8]
    da72:	1ac2      	subs	r2, r0, r3
    da74:	2a0f      	cmp	r2, #15
    da76:	ddda      	ble.n	da2e <_malloc_trim_r+0x3e>
    da78:	f240 5480 	movw	r4, #1408	; 0x580
    da7c:	f240 51e0 	movw	r1, #1504	; 0x5e0
    da80:	f2c2 0400 	movt	r4, #8192	; 0x2000
    da84:	f2c2 0100 	movt	r1, #8192	; 0x2000
    da88:	f042 0201 	orr.w	r2, r2, #1
    da8c:	6824      	ldr	r4, [r4, #0]
    da8e:	1b00      	subs	r0, r0, r4
    da90:	6008      	str	r0, [r1, #0]
    da92:	605a      	str	r2, [r3, #4]
    da94:	e7cb      	b.n	da2e <_malloc_trim_r+0x3e>
    da96:	bf00      	nop

0000da98 <_free_r>:
    da98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    da9c:	4605      	mov	r5, r0
    da9e:	460c      	mov	r4, r1
    daa0:	2900      	cmp	r1, #0
    daa2:	f000 8088 	beq.w	dbb6 <_free_r+0x11e>
    daa6:	f001 f86b 	bl	eb80 <__malloc_lock>
    daaa:	f1a4 0208 	sub.w	r2, r4, #8
    daae:	f240 1078 	movw	r0, #376	; 0x178
    dab2:	6856      	ldr	r6, [r2, #4]
    dab4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    dab8:	f026 0301 	bic.w	r3, r6, #1
    dabc:	f8d0 c008 	ldr.w	ip, [r0, #8]
    dac0:	18d1      	adds	r1, r2, r3
    dac2:	458c      	cmp	ip, r1
    dac4:	684f      	ldr	r7, [r1, #4]
    dac6:	f027 0703 	bic.w	r7, r7, #3
    daca:	f000 8095 	beq.w	dbf8 <_free_r+0x160>
    dace:	f016 0601 	ands.w	r6, r6, #1
    dad2:	604f      	str	r7, [r1, #4]
    dad4:	d05f      	beq.n	db96 <_free_r+0xfe>
    dad6:	2600      	movs	r6, #0
    dad8:	19cc      	adds	r4, r1, r7
    dada:	6864      	ldr	r4, [r4, #4]
    dadc:	f014 0f01 	tst.w	r4, #1
    dae0:	d106      	bne.n	daf0 <_free_r+0x58>
    dae2:	19db      	adds	r3, r3, r7
    dae4:	2e00      	cmp	r6, #0
    dae6:	d07a      	beq.n	dbde <_free_r+0x146>
    dae8:	688c      	ldr	r4, [r1, #8]
    daea:	68c9      	ldr	r1, [r1, #12]
    daec:	608c      	str	r4, [r1, #8]
    daee:	60e1      	str	r1, [r4, #12]
    daf0:	f043 0101 	orr.w	r1, r3, #1
    daf4:	50d3      	str	r3, [r2, r3]
    daf6:	6051      	str	r1, [r2, #4]
    daf8:	2e00      	cmp	r6, #0
    dafa:	d147      	bne.n	db8c <_free_r+0xf4>
    dafc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    db00:	d35b      	bcc.n	dbba <_free_r+0x122>
    db02:	0a59      	lsrs	r1, r3, #9
    db04:	2904      	cmp	r1, #4
    db06:	bf9e      	ittt	ls
    db08:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    db0c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    db10:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    db14:	d928      	bls.n	db68 <_free_r+0xd0>
    db16:	2914      	cmp	r1, #20
    db18:	bf9c      	itt	ls
    db1a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    db1e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    db22:	d921      	bls.n	db68 <_free_r+0xd0>
    db24:	2954      	cmp	r1, #84	; 0x54
    db26:	bf9e      	ittt	ls
    db28:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    db2c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    db30:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    db34:	d918      	bls.n	db68 <_free_r+0xd0>
    db36:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    db3a:	bf9e      	ittt	ls
    db3c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    db40:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    db44:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    db48:	d90e      	bls.n	db68 <_free_r+0xd0>
    db4a:	f240 5c54 	movw	ip, #1364	; 0x554
    db4e:	4561      	cmp	r1, ip
    db50:	bf95      	itete	ls
    db52:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    db56:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    db5a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    db5e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    db62:	bf98      	it	ls
    db64:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    db68:	1904      	adds	r4, r0, r4
    db6a:	68a1      	ldr	r1, [r4, #8]
    db6c:	42a1      	cmp	r1, r4
    db6e:	d103      	bne.n	db78 <_free_r+0xe0>
    db70:	e064      	b.n	dc3c <_free_r+0x1a4>
    db72:	6889      	ldr	r1, [r1, #8]
    db74:	428c      	cmp	r4, r1
    db76:	d004      	beq.n	db82 <_free_r+0xea>
    db78:	6848      	ldr	r0, [r1, #4]
    db7a:	f020 0003 	bic.w	r0, r0, #3
    db7e:	4283      	cmp	r3, r0
    db80:	d3f7      	bcc.n	db72 <_free_r+0xda>
    db82:	68cb      	ldr	r3, [r1, #12]
    db84:	60d3      	str	r3, [r2, #12]
    db86:	6091      	str	r1, [r2, #8]
    db88:	60ca      	str	r2, [r1, #12]
    db8a:	609a      	str	r2, [r3, #8]
    db8c:	4628      	mov	r0, r5
    db8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    db92:	f000 bff7 	b.w	eb84 <__malloc_unlock>
    db96:	f854 4c08 	ldr.w	r4, [r4, #-8]
    db9a:	f100 0c08 	add.w	ip, r0, #8
    db9e:	1b12      	subs	r2, r2, r4
    dba0:	191b      	adds	r3, r3, r4
    dba2:	6894      	ldr	r4, [r2, #8]
    dba4:	4564      	cmp	r4, ip
    dba6:	d047      	beq.n	dc38 <_free_r+0x1a0>
    dba8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    dbac:	f8cc 4008 	str.w	r4, [ip, #8]
    dbb0:	f8c4 c00c 	str.w	ip, [r4, #12]
    dbb4:	e790      	b.n	dad8 <_free_r+0x40>
    dbb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dbba:	08db      	lsrs	r3, r3, #3
    dbbc:	f04f 0c01 	mov.w	ip, #1
    dbc0:	6846      	ldr	r6, [r0, #4]
    dbc2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    dbc6:	109b      	asrs	r3, r3, #2
    dbc8:	fa0c f303 	lsl.w	r3, ip, r3
    dbcc:	60d1      	str	r1, [r2, #12]
    dbce:	688c      	ldr	r4, [r1, #8]
    dbd0:	ea46 0303 	orr.w	r3, r6, r3
    dbd4:	6043      	str	r3, [r0, #4]
    dbd6:	6094      	str	r4, [r2, #8]
    dbd8:	60e2      	str	r2, [r4, #12]
    dbda:	608a      	str	r2, [r1, #8]
    dbdc:	e7d6      	b.n	db8c <_free_r+0xf4>
    dbde:	688c      	ldr	r4, [r1, #8]
    dbe0:	4f1c      	ldr	r7, [pc, #112]	; (dc54 <_free_r+0x1bc>)
    dbe2:	42bc      	cmp	r4, r7
    dbe4:	d181      	bne.n	daea <_free_r+0x52>
    dbe6:	50d3      	str	r3, [r2, r3]
    dbe8:	f043 0301 	orr.w	r3, r3, #1
    dbec:	60e2      	str	r2, [r4, #12]
    dbee:	60a2      	str	r2, [r4, #8]
    dbf0:	6053      	str	r3, [r2, #4]
    dbf2:	6094      	str	r4, [r2, #8]
    dbf4:	60d4      	str	r4, [r2, #12]
    dbf6:	e7c9      	b.n	db8c <_free_r+0xf4>
    dbf8:	18fb      	adds	r3, r7, r3
    dbfa:	f016 0f01 	tst.w	r6, #1
    dbfe:	d107      	bne.n	dc10 <_free_r+0x178>
    dc00:	f854 1c08 	ldr.w	r1, [r4, #-8]
    dc04:	1a52      	subs	r2, r2, r1
    dc06:	185b      	adds	r3, r3, r1
    dc08:	68d4      	ldr	r4, [r2, #12]
    dc0a:	6891      	ldr	r1, [r2, #8]
    dc0c:	60a1      	str	r1, [r4, #8]
    dc0e:	60cc      	str	r4, [r1, #12]
    dc10:	f240 5184 	movw	r1, #1412	; 0x584
    dc14:	6082      	str	r2, [r0, #8]
    dc16:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dc1a:	f043 0001 	orr.w	r0, r3, #1
    dc1e:	6050      	str	r0, [r2, #4]
    dc20:	680a      	ldr	r2, [r1, #0]
    dc22:	4293      	cmp	r3, r2
    dc24:	d3b2      	bcc.n	db8c <_free_r+0xf4>
    dc26:	f240 53dc 	movw	r3, #1500	; 0x5dc
    dc2a:	4628      	mov	r0, r5
    dc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc30:	6819      	ldr	r1, [r3, #0]
    dc32:	f7ff fedd 	bl	d9f0 <_malloc_trim_r>
    dc36:	e7a9      	b.n	db8c <_free_r+0xf4>
    dc38:	2601      	movs	r6, #1
    dc3a:	e74d      	b.n	dad8 <_free_r+0x40>
    dc3c:	2601      	movs	r6, #1
    dc3e:	6844      	ldr	r4, [r0, #4]
    dc40:	ea4f 0cac 	mov.w	ip, ip, asr #2
    dc44:	460b      	mov	r3, r1
    dc46:	fa06 fc0c 	lsl.w	ip, r6, ip
    dc4a:	ea44 040c 	orr.w	r4, r4, ip
    dc4e:	6044      	str	r4, [r0, #4]
    dc50:	e798      	b.n	db84 <_free_r+0xec>
    dc52:	bf00      	nop
    dc54:	20000180 	.word	0x20000180

0000dc58 <__sfvwrite_r>:
    dc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dc5c:	6893      	ldr	r3, [r2, #8]
    dc5e:	b085      	sub	sp, #20
    dc60:	4690      	mov	r8, r2
    dc62:	460c      	mov	r4, r1
    dc64:	9003      	str	r0, [sp, #12]
    dc66:	2b00      	cmp	r3, #0
    dc68:	d064      	beq.n	dd34 <__sfvwrite_r+0xdc>
    dc6a:	8988      	ldrh	r0, [r1, #12]
    dc6c:	fa1f fa80 	uxth.w	sl, r0
    dc70:	f01a 0f08 	tst.w	sl, #8
    dc74:	f000 80a0 	beq.w	ddb8 <__sfvwrite_r+0x160>
    dc78:	690b      	ldr	r3, [r1, #16]
    dc7a:	2b00      	cmp	r3, #0
    dc7c:	f000 809c 	beq.w	ddb8 <__sfvwrite_r+0x160>
    dc80:	f01a 0b02 	ands.w	fp, sl, #2
    dc84:	f8d8 5000 	ldr.w	r5, [r8]
    dc88:	bf1c      	itt	ne
    dc8a:	f04f 0a00 	movne.w	sl, #0
    dc8e:	4657      	movne	r7, sl
    dc90:	d136      	bne.n	dd00 <__sfvwrite_r+0xa8>
    dc92:	f01a 0a01 	ands.w	sl, sl, #1
    dc96:	bf1d      	ittte	ne
    dc98:	46dc      	movne	ip, fp
    dc9a:	46d9      	movne	r9, fp
    dc9c:	465f      	movne	r7, fp
    dc9e:	4656      	moveq	r6, sl
    dca0:	d152      	bne.n	dd48 <__sfvwrite_r+0xf0>
    dca2:	b326      	cbz	r6, dcee <__sfvwrite_r+0x96>
    dca4:	b280      	uxth	r0, r0
    dca6:	68a7      	ldr	r7, [r4, #8]
    dca8:	f410 7f00 	tst.w	r0, #512	; 0x200
    dcac:	f000 808f 	beq.w	ddce <__sfvwrite_r+0x176>
    dcb0:	42be      	cmp	r6, r7
    dcb2:	46bb      	mov	fp, r7
    dcb4:	f080 80a7 	bcs.w	de06 <__sfvwrite_r+0x1ae>
    dcb8:	6820      	ldr	r0, [r4, #0]
    dcba:	4637      	mov	r7, r6
    dcbc:	46b3      	mov	fp, r6
    dcbe:	465a      	mov	r2, fp
    dcc0:	4651      	mov	r1, sl
    dcc2:	f000 fe97 	bl	e9f4 <memmove>
    dcc6:	68a2      	ldr	r2, [r4, #8]
    dcc8:	6823      	ldr	r3, [r4, #0]
    dcca:	46b1      	mov	r9, r6
    dccc:	1bd7      	subs	r7, r2, r7
    dcce:	60a7      	str	r7, [r4, #8]
    dcd0:	4637      	mov	r7, r6
    dcd2:	445b      	add	r3, fp
    dcd4:	6023      	str	r3, [r4, #0]
    dcd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    dcda:	ebc9 0606 	rsb	r6, r9, r6
    dcde:	44ca      	add	sl, r9
    dce0:	1bdf      	subs	r7, r3, r7
    dce2:	f8c8 7008 	str.w	r7, [r8, #8]
    dce6:	b32f      	cbz	r7, dd34 <__sfvwrite_r+0xdc>
    dce8:	89a0      	ldrh	r0, [r4, #12]
    dcea:	2e00      	cmp	r6, #0
    dcec:	d1da      	bne.n	dca4 <__sfvwrite_r+0x4c>
    dcee:	f8d5 a000 	ldr.w	sl, [r5]
    dcf2:	686e      	ldr	r6, [r5, #4]
    dcf4:	3508      	adds	r5, #8
    dcf6:	e7d4      	b.n	dca2 <__sfvwrite_r+0x4a>
    dcf8:	f8d5 a000 	ldr.w	sl, [r5]
    dcfc:	686f      	ldr	r7, [r5, #4]
    dcfe:	3508      	adds	r5, #8
    dd00:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    dd04:	bf34      	ite	cc
    dd06:	463b      	movcc	r3, r7
    dd08:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    dd0c:	4652      	mov	r2, sl
    dd0e:	9803      	ldr	r0, [sp, #12]
    dd10:	2f00      	cmp	r7, #0
    dd12:	d0f1      	beq.n	dcf8 <__sfvwrite_r+0xa0>
    dd14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    dd16:	6a21      	ldr	r1, [r4, #32]
    dd18:	47b0      	blx	r6
    dd1a:	2800      	cmp	r0, #0
    dd1c:	4482      	add	sl, r0
    dd1e:	ebc0 0707 	rsb	r7, r0, r7
    dd22:	f340 80ec 	ble.w	defe <__sfvwrite_r+0x2a6>
    dd26:	f8d8 3008 	ldr.w	r3, [r8, #8]
    dd2a:	1a18      	subs	r0, r3, r0
    dd2c:	f8c8 0008 	str.w	r0, [r8, #8]
    dd30:	2800      	cmp	r0, #0
    dd32:	d1e5      	bne.n	dd00 <__sfvwrite_r+0xa8>
    dd34:	2000      	movs	r0, #0
    dd36:	b005      	add	sp, #20
    dd38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dd3c:	f8d5 9000 	ldr.w	r9, [r5]
    dd40:	f04f 0c00 	mov.w	ip, #0
    dd44:	686f      	ldr	r7, [r5, #4]
    dd46:	3508      	adds	r5, #8
    dd48:	2f00      	cmp	r7, #0
    dd4a:	d0f7      	beq.n	dd3c <__sfvwrite_r+0xe4>
    dd4c:	f1bc 0f00 	cmp.w	ip, #0
    dd50:	f000 80b5 	beq.w	debe <__sfvwrite_r+0x266>
    dd54:	6963      	ldr	r3, [r4, #20]
    dd56:	45bb      	cmp	fp, r7
    dd58:	bf34      	ite	cc
    dd5a:	46da      	movcc	sl, fp
    dd5c:	46ba      	movcs	sl, r7
    dd5e:	68a6      	ldr	r6, [r4, #8]
    dd60:	6820      	ldr	r0, [r4, #0]
    dd62:	6922      	ldr	r2, [r4, #16]
    dd64:	199e      	adds	r6, r3, r6
    dd66:	4290      	cmp	r0, r2
    dd68:	bf94      	ite	ls
    dd6a:	2200      	movls	r2, #0
    dd6c:	2201      	movhi	r2, #1
    dd6e:	45b2      	cmp	sl, r6
    dd70:	bfd4      	ite	le
    dd72:	2200      	movle	r2, #0
    dd74:	f002 0201 	andgt.w	r2, r2, #1
    dd78:	2a00      	cmp	r2, #0
    dd7a:	f040 80ae 	bne.w	deda <__sfvwrite_r+0x282>
    dd7e:	459a      	cmp	sl, r3
    dd80:	f2c0 8082 	blt.w	de88 <__sfvwrite_r+0x230>
    dd84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    dd86:	464a      	mov	r2, r9
    dd88:	f8cd c004 	str.w	ip, [sp, #4]
    dd8c:	9803      	ldr	r0, [sp, #12]
    dd8e:	6a21      	ldr	r1, [r4, #32]
    dd90:	47b0      	blx	r6
    dd92:	f8dd c004 	ldr.w	ip, [sp, #4]
    dd96:	1e06      	subs	r6, r0, #0
    dd98:	f340 80b1 	ble.w	defe <__sfvwrite_r+0x2a6>
    dd9c:	ebbb 0b06 	subs.w	fp, fp, r6
    dda0:	f000 8086 	beq.w	deb0 <__sfvwrite_r+0x258>
    dda4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    dda8:	44b1      	add	r9, r6
    ddaa:	1bbf      	subs	r7, r7, r6
    ddac:	1b9e      	subs	r6, r3, r6
    ddae:	f8c8 6008 	str.w	r6, [r8, #8]
    ddb2:	2e00      	cmp	r6, #0
    ddb4:	d1c8      	bne.n	dd48 <__sfvwrite_r+0xf0>
    ddb6:	e7bd      	b.n	dd34 <__sfvwrite_r+0xdc>
    ddb8:	9803      	ldr	r0, [sp, #12]
    ddba:	4621      	mov	r1, r4
    ddbc:	f7fe fc18 	bl	c5f0 <__swsetup_r>
    ddc0:	2800      	cmp	r0, #0
    ddc2:	f040 80d4 	bne.w	df6e <__sfvwrite_r+0x316>
    ddc6:	89a0      	ldrh	r0, [r4, #12]
    ddc8:	fa1f fa80 	uxth.w	sl, r0
    ddcc:	e758      	b.n	dc80 <__sfvwrite_r+0x28>
    ddce:	6820      	ldr	r0, [r4, #0]
    ddd0:	46b9      	mov	r9, r7
    ddd2:	6923      	ldr	r3, [r4, #16]
    ddd4:	4298      	cmp	r0, r3
    ddd6:	bf94      	ite	ls
    ddd8:	2300      	movls	r3, #0
    ddda:	2301      	movhi	r3, #1
    dddc:	42b7      	cmp	r7, r6
    ddde:	bf2c      	ite	cs
    dde0:	2300      	movcs	r3, #0
    dde2:	f003 0301 	andcc.w	r3, r3, #1
    dde6:	2b00      	cmp	r3, #0
    dde8:	f040 809d 	bne.w	df26 <__sfvwrite_r+0x2ce>
    ddec:	6963      	ldr	r3, [r4, #20]
    ddee:	429e      	cmp	r6, r3
    ddf0:	f0c0 808c 	bcc.w	df0c <__sfvwrite_r+0x2b4>
    ddf4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    ddf6:	4652      	mov	r2, sl
    ddf8:	9803      	ldr	r0, [sp, #12]
    ddfa:	6a21      	ldr	r1, [r4, #32]
    ddfc:	47b8      	blx	r7
    ddfe:	1e07      	subs	r7, r0, #0
    de00:	dd7d      	ble.n	defe <__sfvwrite_r+0x2a6>
    de02:	46b9      	mov	r9, r7
    de04:	e767      	b.n	dcd6 <__sfvwrite_r+0x7e>
    de06:	f410 6f90 	tst.w	r0, #1152	; 0x480
    de0a:	bf08      	it	eq
    de0c:	6820      	ldreq	r0, [r4, #0]
    de0e:	f43f af56 	beq.w	dcbe <__sfvwrite_r+0x66>
    de12:	6962      	ldr	r2, [r4, #20]
    de14:	6921      	ldr	r1, [r4, #16]
    de16:	6823      	ldr	r3, [r4, #0]
    de18:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    de1c:	1a5b      	subs	r3, r3, r1
    de1e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    de22:	f103 0c01 	add.w	ip, r3, #1
    de26:	44b4      	add	ip, r6
    de28:	ea4f 0969 	mov.w	r9, r9, asr #1
    de2c:	45e1      	cmp	r9, ip
    de2e:	464a      	mov	r2, r9
    de30:	bf3c      	itt	cc
    de32:	46e1      	movcc	r9, ip
    de34:	464a      	movcc	r2, r9
    de36:	f410 6f80 	tst.w	r0, #1024	; 0x400
    de3a:	f000 8083 	beq.w	df44 <__sfvwrite_r+0x2ec>
    de3e:	4611      	mov	r1, r2
    de40:	9803      	ldr	r0, [sp, #12]
    de42:	9302      	str	r3, [sp, #8]
    de44:	f000 f9b8 	bl	e1b8 <_malloc_r>
    de48:	9b02      	ldr	r3, [sp, #8]
    de4a:	2800      	cmp	r0, #0
    de4c:	f000 8099 	beq.w	df82 <__sfvwrite_r+0x32a>
    de50:	461a      	mov	r2, r3
    de52:	6921      	ldr	r1, [r4, #16]
    de54:	9302      	str	r3, [sp, #8]
    de56:	9001      	str	r0, [sp, #4]
    de58:	f000 fd04 	bl	e864 <memcpy>
    de5c:	89a2      	ldrh	r2, [r4, #12]
    de5e:	9b02      	ldr	r3, [sp, #8]
    de60:	f8dd c004 	ldr.w	ip, [sp, #4]
    de64:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    de68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    de6c:	81a2      	strh	r2, [r4, #12]
    de6e:	ebc3 0209 	rsb	r2, r3, r9
    de72:	eb0c 0003 	add.w	r0, ip, r3
    de76:	4637      	mov	r7, r6
    de78:	46b3      	mov	fp, r6
    de7a:	60a2      	str	r2, [r4, #8]
    de7c:	f8c4 c010 	str.w	ip, [r4, #16]
    de80:	6020      	str	r0, [r4, #0]
    de82:	f8c4 9014 	str.w	r9, [r4, #20]
    de86:	e71a      	b.n	dcbe <__sfvwrite_r+0x66>
    de88:	4652      	mov	r2, sl
    de8a:	4649      	mov	r1, r9
    de8c:	4656      	mov	r6, sl
    de8e:	f8cd c004 	str.w	ip, [sp, #4]
    de92:	f000 fdaf 	bl	e9f4 <memmove>
    de96:	68a2      	ldr	r2, [r4, #8]
    de98:	6823      	ldr	r3, [r4, #0]
    de9a:	ebbb 0b06 	subs.w	fp, fp, r6
    de9e:	ebca 0202 	rsb	r2, sl, r2
    dea2:	f8dd c004 	ldr.w	ip, [sp, #4]
    dea6:	4453      	add	r3, sl
    dea8:	60a2      	str	r2, [r4, #8]
    deaa:	6023      	str	r3, [r4, #0]
    deac:	f47f af7a 	bne.w	dda4 <__sfvwrite_r+0x14c>
    deb0:	9803      	ldr	r0, [sp, #12]
    deb2:	4621      	mov	r1, r4
    deb4:	f7ff fbfc 	bl	d6b0 <_fflush_r>
    deb8:	bb08      	cbnz	r0, defe <__sfvwrite_r+0x2a6>
    deba:	46dc      	mov	ip, fp
    debc:	e772      	b.n	dda4 <__sfvwrite_r+0x14c>
    debe:	4648      	mov	r0, r9
    dec0:	210a      	movs	r1, #10
    dec2:	463a      	mov	r2, r7
    dec4:	f000 fc94 	bl	e7f0 <memchr>
    dec8:	2800      	cmp	r0, #0
    deca:	d04b      	beq.n	df64 <__sfvwrite_r+0x30c>
    decc:	f100 0b01 	add.w	fp, r0, #1
    ded0:	f04f 0c01 	mov.w	ip, #1
    ded4:	ebc9 0b0b 	rsb	fp, r9, fp
    ded8:	e73c      	b.n	dd54 <__sfvwrite_r+0xfc>
    deda:	4649      	mov	r1, r9
    dedc:	4632      	mov	r2, r6
    dede:	f8cd c004 	str.w	ip, [sp, #4]
    dee2:	f000 fd87 	bl	e9f4 <memmove>
    dee6:	6823      	ldr	r3, [r4, #0]
    dee8:	4621      	mov	r1, r4
    deea:	9803      	ldr	r0, [sp, #12]
    deec:	199b      	adds	r3, r3, r6
    deee:	6023      	str	r3, [r4, #0]
    def0:	f7ff fbde 	bl	d6b0 <_fflush_r>
    def4:	f8dd c004 	ldr.w	ip, [sp, #4]
    def8:	2800      	cmp	r0, #0
    defa:	f43f af4f 	beq.w	dd9c <__sfvwrite_r+0x144>
    defe:	89a3      	ldrh	r3, [r4, #12]
    df00:	f04f 30ff 	mov.w	r0, #4294967295
    df04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    df08:	81a3      	strh	r3, [r4, #12]
    df0a:	e714      	b.n	dd36 <__sfvwrite_r+0xde>
    df0c:	4632      	mov	r2, r6
    df0e:	4651      	mov	r1, sl
    df10:	f000 fd70 	bl	e9f4 <memmove>
    df14:	68a2      	ldr	r2, [r4, #8]
    df16:	6823      	ldr	r3, [r4, #0]
    df18:	4637      	mov	r7, r6
    df1a:	1b92      	subs	r2, r2, r6
    df1c:	46b1      	mov	r9, r6
    df1e:	199b      	adds	r3, r3, r6
    df20:	60a2      	str	r2, [r4, #8]
    df22:	6023      	str	r3, [r4, #0]
    df24:	e6d7      	b.n	dcd6 <__sfvwrite_r+0x7e>
    df26:	4651      	mov	r1, sl
    df28:	463a      	mov	r2, r7
    df2a:	f000 fd63 	bl	e9f4 <memmove>
    df2e:	6823      	ldr	r3, [r4, #0]
    df30:	9803      	ldr	r0, [sp, #12]
    df32:	4621      	mov	r1, r4
    df34:	19db      	adds	r3, r3, r7
    df36:	6023      	str	r3, [r4, #0]
    df38:	f7ff fbba 	bl	d6b0 <_fflush_r>
    df3c:	2800      	cmp	r0, #0
    df3e:	f43f aeca 	beq.w	dcd6 <__sfvwrite_r+0x7e>
    df42:	e7dc      	b.n	defe <__sfvwrite_r+0x2a6>
    df44:	9803      	ldr	r0, [sp, #12]
    df46:	9302      	str	r3, [sp, #8]
    df48:	f001 faca 	bl	f4e0 <_realloc_r>
    df4c:	9b02      	ldr	r3, [sp, #8]
    df4e:	4684      	mov	ip, r0
    df50:	2800      	cmp	r0, #0
    df52:	d18c      	bne.n	de6e <__sfvwrite_r+0x216>
    df54:	6921      	ldr	r1, [r4, #16]
    df56:	9803      	ldr	r0, [sp, #12]
    df58:	f7ff fd9e 	bl	da98 <_free_r>
    df5c:	9903      	ldr	r1, [sp, #12]
    df5e:	230c      	movs	r3, #12
    df60:	600b      	str	r3, [r1, #0]
    df62:	e7cc      	b.n	defe <__sfvwrite_r+0x2a6>
    df64:	f107 0b01 	add.w	fp, r7, #1
    df68:	f04f 0c01 	mov.w	ip, #1
    df6c:	e6f2      	b.n	dd54 <__sfvwrite_r+0xfc>
    df6e:	9903      	ldr	r1, [sp, #12]
    df70:	2209      	movs	r2, #9
    df72:	89a3      	ldrh	r3, [r4, #12]
    df74:	f04f 30ff 	mov.w	r0, #4294967295
    df78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    df7c:	600a      	str	r2, [r1, #0]
    df7e:	81a3      	strh	r3, [r4, #12]
    df80:	e6d9      	b.n	dd36 <__sfvwrite_r+0xde>
    df82:	9a03      	ldr	r2, [sp, #12]
    df84:	230c      	movs	r3, #12
    df86:	6013      	str	r3, [r2, #0]
    df88:	e7b9      	b.n	defe <__sfvwrite_r+0x2a6>
    df8a:	bf00      	nop

0000df8c <_fwalk_reent>:
    df8c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    df90:	4607      	mov	r7, r0
    df92:	468a      	mov	sl, r1
    df94:	f7ff fc48 	bl	d828 <__sfp_lock_acquire>
    df98:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    df9c:	bf08      	it	eq
    df9e:	46b0      	moveq	r8, r6
    dfa0:	d018      	beq.n	dfd4 <_fwalk_reent+0x48>
    dfa2:	f04f 0800 	mov.w	r8, #0
    dfa6:	6875      	ldr	r5, [r6, #4]
    dfa8:	68b4      	ldr	r4, [r6, #8]
    dfaa:	3d01      	subs	r5, #1
    dfac:	d40f      	bmi.n	dfce <_fwalk_reent+0x42>
    dfae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    dfb2:	b14b      	cbz	r3, dfc8 <_fwalk_reent+0x3c>
    dfb4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    dfb8:	4621      	mov	r1, r4
    dfba:	4638      	mov	r0, r7
    dfbc:	f1b3 3fff 	cmp.w	r3, #4294967295
    dfc0:	d002      	beq.n	dfc8 <_fwalk_reent+0x3c>
    dfc2:	47d0      	blx	sl
    dfc4:	ea48 0800 	orr.w	r8, r8, r0
    dfc8:	3468      	adds	r4, #104	; 0x68
    dfca:	3d01      	subs	r5, #1
    dfcc:	d5ef      	bpl.n	dfae <_fwalk_reent+0x22>
    dfce:	6836      	ldr	r6, [r6, #0]
    dfd0:	2e00      	cmp	r6, #0
    dfd2:	d1e8      	bne.n	dfa6 <_fwalk_reent+0x1a>
    dfd4:	f7ff fc2a 	bl	d82c <__sfp_lock_release>
    dfd8:	4640      	mov	r0, r8
    dfda:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    dfde:	bf00      	nop

0000dfe0 <_fwalk>:
    dfe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dfe4:	4606      	mov	r6, r0
    dfe6:	4688      	mov	r8, r1
    dfe8:	f7ff fc1e 	bl	d828 <__sfp_lock_acquire>
    dfec:	36d8      	adds	r6, #216	; 0xd8
    dfee:	bf08      	it	eq
    dff0:	4637      	moveq	r7, r6
    dff2:	d015      	beq.n	e020 <_fwalk+0x40>
    dff4:	2700      	movs	r7, #0
    dff6:	6875      	ldr	r5, [r6, #4]
    dff8:	68b4      	ldr	r4, [r6, #8]
    dffa:	3d01      	subs	r5, #1
    dffc:	d40d      	bmi.n	e01a <_fwalk+0x3a>
    dffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    e002:	b13b      	cbz	r3, e014 <_fwalk+0x34>
    e004:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    e008:	4620      	mov	r0, r4
    e00a:	f1b3 3fff 	cmp.w	r3, #4294967295
    e00e:	d001      	beq.n	e014 <_fwalk+0x34>
    e010:	47c0      	blx	r8
    e012:	4307      	orrs	r7, r0
    e014:	3468      	adds	r4, #104	; 0x68
    e016:	3d01      	subs	r5, #1
    e018:	d5f1      	bpl.n	dffe <_fwalk+0x1e>
    e01a:	6836      	ldr	r6, [r6, #0]
    e01c:	2e00      	cmp	r6, #0
    e01e:	d1ea      	bne.n	dff6 <_fwalk+0x16>
    e020:	f7ff fc04 	bl	d82c <__sfp_lock_release>
    e024:	4638      	mov	r0, r7
    e026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e02a:	bf00      	nop

0000e02c <iswspace>:
    e02c:	28ff      	cmp	r0, #255	; 0xff
    e02e:	d809      	bhi.n	e044 <iswspace+0x18>
    e030:	f240 1364 	movw	r3, #356	; 0x164
    e034:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e038:	681b      	ldr	r3, [r3, #0]
    e03a:	18c0      	adds	r0, r0, r3
    e03c:	7840      	ldrb	r0, [r0, #1]
    e03e:	f000 0008 	and.w	r0, r0, #8
    e042:	4770      	bx	lr
    e044:	2000      	movs	r0, #0
    e046:	4770      	bx	lr

0000e048 <__locale_charset>:
    e048:	f243 0328 	movw	r3, #12328	; 0x3028
    e04c:	f2c0 0301 	movt	r3, #1
    e050:	6818      	ldr	r0, [r3, #0]
    e052:	4770      	bx	lr

0000e054 <_localeconv_r>:
    e054:	4800      	ldr	r0, [pc, #0]	; (e058 <_localeconv_r+0x4>)
    e056:	4770      	bx	lr
    e058:	0001302c 	.word	0x0001302c

0000e05c <localeconv>:
    e05c:	4800      	ldr	r0, [pc, #0]	; (e060 <localeconv+0x4>)
    e05e:	4770      	bx	lr
    e060:	0001302c 	.word	0x0001302c

0000e064 <_setlocale_r>:
    e064:	b570      	push	{r4, r5, r6, lr}
    e066:	4605      	mov	r5, r0
    e068:	460e      	mov	r6, r1
    e06a:	4614      	mov	r4, r2
    e06c:	b172      	cbz	r2, e08c <_setlocale_r+0x28>
    e06e:	f642 6100 	movw	r1, #11776	; 0x2e00
    e072:	4610      	mov	r0, r2
    e074:	f2c0 0101 	movt	r1, #1
    e078:	f001 fcc8 	bl	fa0c <strcmp>
    e07c:	b958      	cbnz	r0, e096 <_setlocale_r+0x32>
    e07e:	f642 6000 	movw	r0, #11776	; 0x2e00
    e082:	622c      	str	r4, [r5, #32]
    e084:	f2c0 0001 	movt	r0, #1
    e088:	61ee      	str	r6, [r5, #28]
    e08a:	bd70      	pop	{r4, r5, r6, pc}
    e08c:	f642 6000 	movw	r0, #11776	; 0x2e00
    e090:	f2c0 0001 	movt	r0, #1
    e094:	bd70      	pop	{r4, r5, r6, pc}
    e096:	f642 6134 	movw	r1, #11828	; 0x2e34
    e09a:	4620      	mov	r0, r4
    e09c:	f2c0 0101 	movt	r1, #1
    e0a0:	f001 fcb4 	bl	fa0c <strcmp>
    e0a4:	2800      	cmp	r0, #0
    e0a6:	d0ea      	beq.n	e07e <_setlocale_r+0x1a>
    e0a8:	2000      	movs	r0, #0
    e0aa:	bd70      	pop	{r4, r5, r6, pc}

0000e0ac <setlocale>:
    e0ac:	f240 036c 	movw	r3, #108	; 0x6c
    e0b0:	460a      	mov	r2, r1
    e0b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0b6:	4601      	mov	r1, r0
    e0b8:	6818      	ldr	r0, [r3, #0]
    e0ba:	e7d3      	b.n	e064 <_setlocale_r>

0000e0bc <__smakebuf_r>:
    e0bc:	898b      	ldrh	r3, [r1, #12]
    e0be:	b5f0      	push	{r4, r5, r6, r7, lr}
    e0c0:	460c      	mov	r4, r1
    e0c2:	b29a      	uxth	r2, r3
    e0c4:	b091      	sub	sp, #68	; 0x44
    e0c6:	f012 0f02 	tst.w	r2, #2
    e0ca:	4605      	mov	r5, r0
    e0cc:	d141      	bne.n	e152 <__smakebuf_r+0x96>
    e0ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e0d2:	2900      	cmp	r1, #0
    e0d4:	db18      	blt.n	e108 <__smakebuf_r+0x4c>
    e0d6:	aa01      	add	r2, sp, #4
    e0d8:	f003 f97a 	bl	113d0 <_fstat_r>
    e0dc:	2800      	cmp	r0, #0
    e0de:	db11      	blt.n	e104 <__smakebuf_r+0x48>
    e0e0:	9b02      	ldr	r3, [sp, #8]
    e0e2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    e0e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    e0ea:	bf14      	ite	ne
    e0ec:	2700      	movne	r7, #0
    e0ee:	2701      	moveq	r7, #1
    e0f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e0f4:	d040      	beq.n	e178 <__smakebuf_r+0xbc>
    e0f6:	89a3      	ldrh	r3, [r4, #12]
    e0f8:	f44f 6680 	mov.w	r6, #1024	; 0x400
    e0fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    e100:	81a3      	strh	r3, [r4, #12]
    e102:	e00b      	b.n	e11c <__smakebuf_r+0x60>
    e104:	89a3      	ldrh	r3, [r4, #12]
    e106:	b29a      	uxth	r2, r3
    e108:	f012 0f80 	tst.w	r2, #128	; 0x80
    e10c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    e110:	bf0c      	ite	eq
    e112:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    e116:	2640      	movne	r6, #64	; 0x40
    e118:	2700      	movs	r7, #0
    e11a:	81a3      	strh	r3, [r4, #12]
    e11c:	4628      	mov	r0, r5
    e11e:	4631      	mov	r1, r6
    e120:	f000 f84a 	bl	e1b8 <_malloc_r>
    e124:	b170      	cbz	r0, e144 <__smakebuf_r+0x88>
    e126:	89a1      	ldrh	r1, [r4, #12]
    e128:	f64d 0271 	movw	r2, #55409	; 0xd871
    e12c:	f2c0 0200 	movt	r2, #0
    e130:	6120      	str	r0, [r4, #16]
    e132:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    e136:	6166      	str	r6, [r4, #20]
    e138:	62aa      	str	r2, [r5, #40]	; 0x28
    e13a:	81a1      	strh	r1, [r4, #12]
    e13c:	6020      	str	r0, [r4, #0]
    e13e:	b97f      	cbnz	r7, e160 <__smakebuf_r+0xa4>
    e140:	b011      	add	sp, #68	; 0x44
    e142:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e144:	89a3      	ldrh	r3, [r4, #12]
    e146:	f413 7f00 	tst.w	r3, #512	; 0x200
    e14a:	d1f9      	bne.n	e140 <__smakebuf_r+0x84>
    e14c:	f043 0302 	orr.w	r3, r3, #2
    e150:	81a3      	strh	r3, [r4, #12]
    e152:	f104 0347 	add.w	r3, r4, #71	; 0x47
    e156:	6123      	str	r3, [r4, #16]
    e158:	6023      	str	r3, [r4, #0]
    e15a:	2301      	movs	r3, #1
    e15c:	6163      	str	r3, [r4, #20]
    e15e:	e7ef      	b.n	e140 <__smakebuf_r+0x84>
    e160:	4628      	mov	r0, r5
    e162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    e166:	f003 fcfb 	bl	11b60 <_isatty_r>
    e16a:	2800      	cmp	r0, #0
    e16c:	d0e8      	beq.n	e140 <__smakebuf_r+0x84>
    e16e:	89a3      	ldrh	r3, [r4, #12]
    e170:	f043 0301 	orr.w	r3, r3, #1
    e174:	81a3      	strh	r3, [r4, #12]
    e176:	e7e3      	b.n	e140 <__smakebuf_r+0x84>
    e178:	f64f 1385 	movw	r3, #63877	; 0xf985
    e17c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    e17e:	f2c0 0300 	movt	r3, #0
    e182:	429a      	cmp	r2, r3
    e184:	d1b7      	bne.n	e0f6 <__smakebuf_r+0x3a>
    e186:	89a2      	ldrh	r2, [r4, #12]
    e188:	f44f 6380 	mov.w	r3, #1024	; 0x400
    e18c:	461e      	mov	r6, r3
    e18e:	6523      	str	r3, [r4, #80]	; 0x50
    e190:	ea42 0303 	orr.w	r3, r2, r3
    e194:	81a3      	strh	r3, [r4, #12]
    e196:	e7c1      	b.n	e11c <__smakebuf_r+0x60>

0000e198 <free>:
    e198:	f240 036c 	movw	r3, #108	; 0x6c
    e19c:	4601      	mov	r1, r0
    e19e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1a2:	6818      	ldr	r0, [r3, #0]
    e1a4:	f7ff bc78 	b.w	da98 <_free_r>

0000e1a8 <malloc>:
    e1a8:	f240 036c 	movw	r3, #108	; 0x6c
    e1ac:	4601      	mov	r1, r0
    e1ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1b2:	6818      	ldr	r0, [r3, #0]
    e1b4:	f000 b800 	b.w	e1b8 <_malloc_r>

0000e1b8 <_malloc_r>:
    e1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e1bc:	f101 040b 	add.w	r4, r1, #11
    e1c0:	2c16      	cmp	r4, #22
    e1c2:	b083      	sub	sp, #12
    e1c4:	4606      	mov	r6, r0
    e1c6:	d82f      	bhi.n	e228 <_malloc_r+0x70>
    e1c8:	2300      	movs	r3, #0
    e1ca:	2410      	movs	r4, #16
    e1cc:	428c      	cmp	r4, r1
    e1ce:	bf2c      	ite	cs
    e1d0:	4619      	movcs	r1, r3
    e1d2:	f043 0101 	orrcc.w	r1, r3, #1
    e1d6:	2900      	cmp	r1, #0
    e1d8:	d130      	bne.n	e23c <_malloc_r+0x84>
    e1da:	4630      	mov	r0, r6
    e1dc:	f000 fcd0 	bl	eb80 <__malloc_lock>
    e1e0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    e1e4:	d22e      	bcs.n	e244 <_malloc_r+0x8c>
    e1e6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    e1ea:	f240 1578 	movw	r5, #376	; 0x178
    e1ee:	f2c2 0500 	movt	r5, #8192	; 0x2000
    e1f2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    e1f6:	68d3      	ldr	r3, [r2, #12]
    e1f8:	4293      	cmp	r3, r2
    e1fa:	f000 8206 	beq.w	e60a <_malloc_r+0x452>
    e1fe:	685a      	ldr	r2, [r3, #4]
    e200:	f103 0508 	add.w	r5, r3, #8
    e204:	68d9      	ldr	r1, [r3, #12]
    e206:	4630      	mov	r0, r6
    e208:	f022 0c03 	bic.w	ip, r2, #3
    e20c:	689a      	ldr	r2, [r3, #8]
    e20e:	4463      	add	r3, ip
    e210:	685c      	ldr	r4, [r3, #4]
    e212:	608a      	str	r2, [r1, #8]
    e214:	f044 0401 	orr.w	r4, r4, #1
    e218:	60d1      	str	r1, [r2, #12]
    e21a:	605c      	str	r4, [r3, #4]
    e21c:	f000 fcb2 	bl	eb84 <__malloc_unlock>
    e220:	4628      	mov	r0, r5
    e222:	b003      	add	sp, #12
    e224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e228:	f024 0407 	bic.w	r4, r4, #7
    e22c:	0fe3      	lsrs	r3, r4, #31
    e22e:	428c      	cmp	r4, r1
    e230:	bf2c      	ite	cs
    e232:	4619      	movcs	r1, r3
    e234:	f043 0101 	orrcc.w	r1, r3, #1
    e238:	2900      	cmp	r1, #0
    e23a:	d0ce      	beq.n	e1da <_malloc_r+0x22>
    e23c:	230c      	movs	r3, #12
    e23e:	2500      	movs	r5, #0
    e240:	6033      	str	r3, [r6, #0]
    e242:	e7ed      	b.n	e220 <_malloc_r+0x68>
    e244:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    e248:	bf04      	itt	eq
    e24a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    e24e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    e252:	f040 8090 	bne.w	e376 <_malloc_r+0x1be>
    e256:	f240 1578 	movw	r5, #376	; 0x178
    e25a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    e25e:	1828      	adds	r0, r5, r0
    e260:	68c3      	ldr	r3, [r0, #12]
    e262:	4298      	cmp	r0, r3
    e264:	d106      	bne.n	e274 <_malloc_r+0xbc>
    e266:	e00d      	b.n	e284 <_malloc_r+0xcc>
    e268:	2a00      	cmp	r2, #0
    e26a:	f280 816f 	bge.w	e54c <_malloc_r+0x394>
    e26e:	68db      	ldr	r3, [r3, #12]
    e270:	4298      	cmp	r0, r3
    e272:	d007      	beq.n	e284 <_malloc_r+0xcc>
    e274:	6859      	ldr	r1, [r3, #4]
    e276:	f021 0103 	bic.w	r1, r1, #3
    e27a:	1b0a      	subs	r2, r1, r4
    e27c:	2a0f      	cmp	r2, #15
    e27e:	ddf3      	ble.n	e268 <_malloc_r+0xb0>
    e280:	f10e 3eff 	add.w	lr, lr, #4294967295
    e284:	f10e 0e01 	add.w	lr, lr, #1
    e288:	f240 1778 	movw	r7, #376	; 0x178
    e28c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    e290:	f107 0108 	add.w	r1, r7, #8
    e294:	688b      	ldr	r3, [r1, #8]
    e296:	4299      	cmp	r1, r3
    e298:	bf08      	it	eq
    e29a:	687a      	ldreq	r2, [r7, #4]
    e29c:	d026      	beq.n	e2ec <_malloc_r+0x134>
    e29e:	685a      	ldr	r2, [r3, #4]
    e2a0:	f022 0c03 	bic.w	ip, r2, #3
    e2a4:	ebc4 020c 	rsb	r2, r4, ip
    e2a8:	2a0f      	cmp	r2, #15
    e2aa:	f300 8194 	bgt.w	e5d6 <_malloc_r+0x41e>
    e2ae:	2a00      	cmp	r2, #0
    e2b0:	60c9      	str	r1, [r1, #12]
    e2b2:	6089      	str	r1, [r1, #8]
    e2b4:	f280 8099 	bge.w	e3ea <_malloc_r+0x232>
    e2b8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    e2bc:	f080 8165 	bcs.w	e58a <_malloc_r+0x3d2>
    e2c0:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    e2c4:	f04f 0a01 	mov.w	sl, #1
    e2c8:	687a      	ldr	r2, [r7, #4]
    e2ca:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    e2ce:	ea4f 0cac 	mov.w	ip, ip, asr #2
    e2d2:	fa0a fc0c 	lsl.w	ip, sl, ip
    e2d6:	60d8      	str	r0, [r3, #12]
    e2d8:	f8d0 8008 	ldr.w	r8, [r0, #8]
    e2dc:	ea4c 0202 	orr.w	r2, ip, r2
    e2e0:	607a      	str	r2, [r7, #4]
    e2e2:	f8c3 8008 	str.w	r8, [r3, #8]
    e2e6:	f8c8 300c 	str.w	r3, [r8, #12]
    e2ea:	6083      	str	r3, [r0, #8]
    e2ec:	f04f 0c01 	mov.w	ip, #1
    e2f0:	ea4f 03ae 	mov.w	r3, lr, asr #2
    e2f4:	fa0c fc03 	lsl.w	ip, ip, r3
    e2f8:	4594      	cmp	ip, r2
    e2fa:	f200 8082 	bhi.w	e402 <_malloc_r+0x24a>
    e2fe:	ea12 0f0c 	tst.w	r2, ip
    e302:	d108      	bne.n	e316 <_malloc_r+0x15e>
    e304:	f02e 0e03 	bic.w	lr, lr, #3
    e308:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e30c:	f10e 0e04 	add.w	lr, lr, #4
    e310:	ea12 0f0c 	tst.w	r2, ip
    e314:	d0f8      	beq.n	e308 <_malloc_r+0x150>
    e316:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    e31a:	46f2      	mov	sl, lr
    e31c:	46c8      	mov	r8, r9
    e31e:	f8d8 300c 	ldr.w	r3, [r8, #12]
    e322:	4598      	cmp	r8, r3
    e324:	d107      	bne.n	e336 <_malloc_r+0x17e>
    e326:	e168      	b.n	e5fa <_malloc_r+0x442>
    e328:	2a00      	cmp	r2, #0
    e32a:	f280 8178 	bge.w	e61e <_malloc_r+0x466>
    e32e:	68db      	ldr	r3, [r3, #12]
    e330:	4598      	cmp	r8, r3
    e332:	f000 8162 	beq.w	e5fa <_malloc_r+0x442>
    e336:	6858      	ldr	r0, [r3, #4]
    e338:	f020 0003 	bic.w	r0, r0, #3
    e33c:	1b02      	subs	r2, r0, r4
    e33e:	2a0f      	cmp	r2, #15
    e340:	ddf2      	ble.n	e328 <_malloc_r+0x170>
    e342:	461d      	mov	r5, r3
    e344:	191f      	adds	r7, r3, r4
    e346:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    e34a:	f044 0e01 	orr.w	lr, r4, #1
    e34e:	f855 4f08 	ldr.w	r4, [r5, #8]!
    e352:	4630      	mov	r0, r6
    e354:	50ba      	str	r2, [r7, r2]
    e356:	f042 0201 	orr.w	r2, r2, #1
    e35a:	f8c3 e004 	str.w	lr, [r3, #4]
    e35e:	f8cc 4008 	str.w	r4, [ip, #8]
    e362:	f8c4 c00c 	str.w	ip, [r4, #12]
    e366:	608f      	str	r7, [r1, #8]
    e368:	60cf      	str	r7, [r1, #12]
    e36a:	607a      	str	r2, [r7, #4]
    e36c:	60b9      	str	r1, [r7, #8]
    e36e:	60f9      	str	r1, [r7, #12]
    e370:	f000 fc08 	bl	eb84 <__malloc_unlock>
    e374:	e754      	b.n	e220 <_malloc_r+0x68>
    e376:	f1be 0f04 	cmp.w	lr, #4
    e37a:	bf9e      	ittt	ls
    e37c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    e380:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    e384:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e388:	f67f af65 	bls.w	e256 <_malloc_r+0x9e>
    e38c:	f1be 0f14 	cmp.w	lr, #20
    e390:	bf9c      	itt	ls
    e392:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    e396:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e39a:	f67f af5c 	bls.w	e256 <_malloc_r+0x9e>
    e39e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    e3a2:	bf9e      	ittt	ls
    e3a4:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    e3a8:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    e3ac:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e3b0:	f67f af51 	bls.w	e256 <_malloc_r+0x9e>
    e3b4:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    e3b8:	bf9e      	ittt	ls
    e3ba:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    e3be:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    e3c2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e3c6:	f67f af46 	bls.w	e256 <_malloc_r+0x9e>
    e3ca:	f240 5354 	movw	r3, #1364	; 0x554
    e3ce:	459e      	cmp	lr, r3
    e3d0:	bf95      	itete	ls
    e3d2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    e3d6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    e3da:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    e3de:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    e3e2:	bf98      	it	ls
    e3e4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e3e8:	e735      	b.n	e256 <_malloc_r+0x9e>
    e3ea:	eb03 020c 	add.w	r2, r3, ip
    e3ee:	f103 0508 	add.w	r5, r3, #8
    e3f2:	4630      	mov	r0, r6
    e3f4:	6853      	ldr	r3, [r2, #4]
    e3f6:	f043 0301 	orr.w	r3, r3, #1
    e3fa:	6053      	str	r3, [r2, #4]
    e3fc:	f000 fbc2 	bl	eb84 <__malloc_unlock>
    e400:	e70e      	b.n	e220 <_malloc_r+0x68>
    e402:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e406:	f8d8 3004 	ldr.w	r3, [r8, #4]
    e40a:	f023 0903 	bic.w	r9, r3, #3
    e40e:	ebc4 0209 	rsb	r2, r4, r9
    e412:	454c      	cmp	r4, r9
    e414:	bf94      	ite	ls
    e416:	2300      	movls	r3, #0
    e418:	2301      	movhi	r3, #1
    e41a:	2a0f      	cmp	r2, #15
    e41c:	bfd8      	it	le
    e41e:	f043 0301 	orrle.w	r3, r3, #1
    e422:	2b00      	cmp	r3, #0
    e424:	f000 80a1 	beq.w	e56a <_malloc_r+0x3b2>
    e428:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    e42c:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    e430:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    e434:	f8db 3000 	ldr.w	r3, [fp]
    e438:	3310      	adds	r3, #16
    e43a:	191b      	adds	r3, r3, r4
    e43c:	f1b2 3fff 	cmp.w	r2, #4294967295
    e440:	d006      	beq.n	e450 <_malloc_r+0x298>
    e442:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    e446:	331f      	adds	r3, #31
    e448:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    e44c:	f023 031f 	bic.w	r3, r3, #31
    e450:	4619      	mov	r1, r3
    e452:	4630      	mov	r0, r6
    e454:	9301      	str	r3, [sp, #4]
    e456:	f001 fa3d 	bl	f8d4 <_sbrk_r>
    e45a:	9b01      	ldr	r3, [sp, #4]
    e45c:	f1b0 3fff 	cmp.w	r0, #4294967295
    e460:	4682      	mov	sl, r0
    e462:	f000 80f4 	beq.w	e64e <_malloc_r+0x496>
    e466:	eb08 0109 	add.w	r1, r8, r9
    e46a:	4281      	cmp	r1, r0
    e46c:	f200 80ec 	bhi.w	e648 <_malloc_r+0x490>
    e470:	f8db 2004 	ldr.w	r2, [fp, #4]
    e474:	189a      	adds	r2, r3, r2
    e476:	4551      	cmp	r1, sl
    e478:	f8cb 2004 	str.w	r2, [fp, #4]
    e47c:	f000 8145 	beq.w	e70a <_malloc_r+0x552>
    e480:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    e484:	f240 1078 	movw	r0, #376	; 0x178
    e488:	f2c2 0000 	movt	r0, #8192	; 0x2000
    e48c:	f1b5 3fff 	cmp.w	r5, #4294967295
    e490:	bf08      	it	eq
    e492:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    e496:	d003      	beq.n	e4a0 <_malloc_r+0x2e8>
    e498:	4452      	add	r2, sl
    e49a:	1a51      	subs	r1, r2, r1
    e49c:	f8cb 1004 	str.w	r1, [fp, #4]
    e4a0:	f01a 0507 	ands.w	r5, sl, #7
    e4a4:	4630      	mov	r0, r6
    e4a6:	bf17      	itett	ne
    e4a8:	f1c5 0508 	rsbne	r5, r5, #8
    e4ac:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    e4b0:	44aa      	addne	sl, r5
    e4b2:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    e4b6:	4453      	add	r3, sl
    e4b8:	051b      	lsls	r3, r3, #20
    e4ba:	0d1b      	lsrs	r3, r3, #20
    e4bc:	1aed      	subs	r5, r5, r3
    e4be:	4629      	mov	r1, r5
    e4c0:	f001 fa08 	bl	f8d4 <_sbrk_r>
    e4c4:	f1b0 3fff 	cmp.w	r0, #4294967295
    e4c8:	f000 812c 	beq.w	e724 <_malloc_r+0x56c>
    e4cc:	ebca 0100 	rsb	r1, sl, r0
    e4d0:	1949      	adds	r1, r1, r5
    e4d2:	f041 0101 	orr.w	r1, r1, #1
    e4d6:	f8db 2004 	ldr.w	r2, [fp, #4]
    e4da:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e4de:	f8c7 a008 	str.w	sl, [r7, #8]
    e4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4e6:	18aa      	adds	r2, r5, r2
    e4e8:	45b8      	cmp	r8, r7
    e4ea:	f8cb 2004 	str.w	r2, [fp, #4]
    e4ee:	f8ca 1004 	str.w	r1, [sl, #4]
    e4f2:	d017      	beq.n	e524 <_malloc_r+0x36c>
    e4f4:	f1b9 0f0f 	cmp.w	r9, #15
    e4f8:	f240 80df 	bls.w	e6ba <_malloc_r+0x502>
    e4fc:	f1a9 010c 	sub.w	r1, r9, #12
    e500:	2505      	movs	r5, #5
    e502:	f021 0107 	bic.w	r1, r1, #7
    e506:	eb08 0001 	add.w	r0, r8, r1
    e50a:	290f      	cmp	r1, #15
    e50c:	6085      	str	r5, [r0, #8]
    e50e:	6045      	str	r5, [r0, #4]
    e510:	f8d8 0004 	ldr.w	r0, [r8, #4]
    e514:	f000 0001 	and.w	r0, r0, #1
    e518:	ea41 0000 	orr.w	r0, r1, r0
    e51c:	f8c8 0004 	str.w	r0, [r8, #4]
    e520:	f200 80ac 	bhi.w	e67c <_malloc_r+0x4c4>
    e524:	46d0      	mov	r8, sl
    e526:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e52a:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    e52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e532:	428a      	cmp	r2, r1
    e534:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    e538:	bf88      	it	hi
    e53a:	62da      	strhi	r2, [r3, #44]	; 0x2c
    e53c:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e540:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e544:	428a      	cmp	r2, r1
    e546:	bf88      	it	hi
    e548:	631a      	strhi	r2, [r3, #48]	; 0x30
    e54a:	e082      	b.n	e652 <_malloc_r+0x49a>
    e54c:	185c      	adds	r4, r3, r1
    e54e:	689a      	ldr	r2, [r3, #8]
    e550:	68d9      	ldr	r1, [r3, #12]
    e552:	4630      	mov	r0, r6
    e554:	6866      	ldr	r6, [r4, #4]
    e556:	f103 0508 	add.w	r5, r3, #8
    e55a:	608a      	str	r2, [r1, #8]
    e55c:	f046 0301 	orr.w	r3, r6, #1
    e560:	60d1      	str	r1, [r2, #12]
    e562:	6063      	str	r3, [r4, #4]
    e564:	f000 fb0e 	bl	eb84 <__malloc_unlock>
    e568:	e65a      	b.n	e220 <_malloc_r+0x68>
    e56a:	eb08 0304 	add.w	r3, r8, r4
    e56e:	f042 0201 	orr.w	r2, r2, #1
    e572:	f044 0401 	orr.w	r4, r4, #1
    e576:	4630      	mov	r0, r6
    e578:	f8c8 4004 	str.w	r4, [r8, #4]
    e57c:	f108 0508 	add.w	r5, r8, #8
    e580:	605a      	str	r2, [r3, #4]
    e582:	60bb      	str	r3, [r7, #8]
    e584:	f000 fafe 	bl	eb84 <__malloc_unlock>
    e588:	e64a      	b.n	e220 <_malloc_r+0x68>
    e58a:	ea4f 225c 	mov.w	r2, ip, lsr #9
    e58e:	2a04      	cmp	r2, #4
    e590:	d954      	bls.n	e63c <_malloc_r+0x484>
    e592:	2a14      	cmp	r2, #20
    e594:	f200 8089 	bhi.w	e6aa <_malloc_r+0x4f2>
    e598:	325b      	adds	r2, #91	; 0x5b
    e59a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e59e:	44a8      	add	r8, r5
    e5a0:	f240 1778 	movw	r7, #376	; 0x178
    e5a4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    e5a8:	f8d8 0008 	ldr.w	r0, [r8, #8]
    e5ac:	4540      	cmp	r0, r8
    e5ae:	d103      	bne.n	e5b8 <_malloc_r+0x400>
    e5b0:	e06f      	b.n	e692 <_malloc_r+0x4da>
    e5b2:	6880      	ldr	r0, [r0, #8]
    e5b4:	4580      	cmp	r8, r0
    e5b6:	d004      	beq.n	e5c2 <_malloc_r+0x40a>
    e5b8:	6842      	ldr	r2, [r0, #4]
    e5ba:	f022 0203 	bic.w	r2, r2, #3
    e5be:	4594      	cmp	ip, r2
    e5c0:	d3f7      	bcc.n	e5b2 <_malloc_r+0x3fa>
    e5c2:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    e5c6:	f8c3 c00c 	str.w	ip, [r3, #12]
    e5ca:	6098      	str	r0, [r3, #8]
    e5cc:	687a      	ldr	r2, [r7, #4]
    e5ce:	60c3      	str	r3, [r0, #12]
    e5d0:	f8cc 3008 	str.w	r3, [ip, #8]
    e5d4:	e68a      	b.n	e2ec <_malloc_r+0x134>
    e5d6:	191f      	adds	r7, r3, r4
    e5d8:	4630      	mov	r0, r6
    e5da:	f044 0401 	orr.w	r4, r4, #1
    e5de:	60cf      	str	r7, [r1, #12]
    e5e0:	605c      	str	r4, [r3, #4]
    e5e2:	f103 0508 	add.w	r5, r3, #8
    e5e6:	50ba      	str	r2, [r7, r2]
    e5e8:	f042 0201 	orr.w	r2, r2, #1
    e5ec:	608f      	str	r7, [r1, #8]
    e5ee:	607a      	str	r2, [r7, #4]
    e5f0:	60b9      	str	r1, [r7, #8]
    e5f2:	60f9      	str	r1, [r7, #12]
    e5f4:	f000 fac6 	bl	eb84 <__malloc_unlock>
    e5f8:	e612      	b.n	e220 <_malloc_r+0x68>
    e5fa:	f10a 0a01 	add.w	sl, sl, #1
    e5fe:	f01a 0f03 	tst.w	sl, #3
    e602:	d05f      	beq.n	e6c4 <_malloc_r+0x50c>
    e604:	f103 0808 	add.w	r8, r3, #8
    e608:	e689      	b.n	e31e <_malloc_r+0x166>
    e60a:	f103 0208 	add.w	r2, r3, #8
    e60e:	68d3      	ldr	r3, [r2, #12]
    e610:	429a      	cmp	r2, r3
    e612:	bf08      	it	eq
    e614:	f10e 0e02 	addeq.w	lr, lr, #2
    e618:	f43f ae36 	beq.w	e288 <_malloc_r+0xd0>
    e61c:	e5ef      	b.n	e1fe <_malloc_r+0x46>
    e61e:	461d      	mov	r5, r3
    e620:	1819      	adds	r1, r3, r0
    e622:	68da      	ldr	r2, [r3, #12]
    e624:	4630      	mov	r0, r6
    e626:	f855 3f08 	ldr.w	r3, [r5, #8]!
    e62a:	684c      	ldr	r4, [r1, #4]
    e62c:	6093      	str	r3, [r2, #8]
    e62e:	f044 0401 	orr.w	r4, r4, #1
    e632:	60da      	str	r2, [r3, #12]
    e634:	604c      	str	r4, [r1, #4]
    e636:	f000 faa5 	bl	eb84 <__malloc_unlock>
    e63a:	e5f1      	b.n	e220 <_malloc_r+0x68>
    e63c:	ea4f 129c 	mov.w	r2, ip, lsr #6
    e640:	3238      	adds	r2, #56	; 0x38
    e642:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e646:	e7aa      	b.n	e59e <_malloc_r+0x3e6>
    e648:	45b8      	cmp	r8, r7
    e64a:	f43f af11 	beq.w	e470 <_malloc_r+0x2b8>
    e64e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e652:	f8d8 2004 	ldr.w	r2, [r8, #4]
    e656:	f022 0203 	bic.w	r2, r2, #3
    e65a:	4294      	cmp	r4, r2
    e65c:	bf94      	ite	ls
    e65e:	2300      	movls	r3, #0
    e660:	2301      	movhi	r3, #1
    e662:	1b12      	subs	r2, r2, r4
    e664:	2a0f      	cmp	r2, #15
    e666:	bfd8      	it	le
    e668:	f043 0301 	orrle.w	r3, r3, #1
    e66c:	2b00      	cmp	r3, #0
    e66e:	f43f af7c 	beq.w	e56a <_malloc_r+0x3b2>
    e672:	4630      	mov	r0, r6
    e674:	2500      	movs	r5, #0
    e676:	f000 fa85 	bl	eb84 <__malloc_unlock>
    e67a:	e5d1      	b.n	e220 <_malloc_r+0x68>
    e67c:	f108 0108 	add.w	r1, r8, #8
    e680:	4630      	mov	r0, r6
    e682:	9301      	str	r3, [sp, #4]
    e684:	f7ff fa08 	bl	da98 <_free_r>
    e688:	9b01      	ldr	r3, [sp, #4]
    e68a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e68e:	685a      	ldr	r2, [r3, #4]
    e690:	e749      	b.n	e526 <_malloc_r+0x36e>
    e692:	f04f 0a01 	mov.w	sl, #1
    e696:	f8d7 8004 	ldr.w	r8, [r7, #4]
    e69a:	1092      	asrs	r2, r2, #2
    e69c:	4684      	mov	ip, r0
    e69e:	fa0a f202 	lsl.w	r2, sl, r2
    e6a2:	ea48 0202 	orr.w	r2, r8, r2
    e6a6:	607a      	str	r2, [r7, #4]
    e6a8:	e78d      	b.n	e5c6 <_malloc_r+0x40e>
    e6aa:	2a54      	cmp	r2, #84	; 0x54
    e6ac:	d824      	bhi.n	e6f8 <_malloc_r+0x540>
    e6ae:	ea4f 321c 	mov.w	r2, ip, lsr #12
    e6b2:	326e      	adds	r2, #110	; 0x6e
    e6b4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e6b8:	e771      	b.n	e59e <_malloc_r+0x3e6>
    e6ba:	2301      	movs	r3, #1
    e6bc:	46d0      	mov	r8, sl
    e6be:	f8ca 3004 	str.w	r3, [sl, #4]
    e6c2:	e7c6      	b.n	e652 <_malloc_r+0x49a>
    e6c4:	464a      	mov	r2, r9
    e6c6:	f01e 0f03 	tst.w	lr, #3
    e6ca:	4613      	mov	r3, r2
    e6cc:	f10e 3eff 	add.w	lr, lr, #4294967295
    e6d0:	d033      	beq.n	e73a <_malloc_r+0x582>
    e6d2:	f853 2908 	ldr.w	r2, [r3], #-8
    e6d6:	429a      	cmp	r2, r3
    e6d8:	d0f5      	beq.n	e6c6 <_malloc_r+0x50e>
    e6da:	687b      	ldr	r3, [r7, #4]
    e6dc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e6e0:	459c      	cmp	ip, r3
    e6e2:	f63f ae8e 	bhi.w	e402 <_malloc_r+0x24a>
    e6e6:	f1bc 0f00 	cmp.w	ip, #0
    e6ea:	f43f ae8a 	beq.w	e402 <_malloc_r+0x24a>
    e6ee:	ea1c 0f03 	tst.w	ip, r3
    e6f2:	d027      	beq.n	e744 <_malloc_r+0x58c>
    e6f4:	46d6      	mov	lr, sl
    e6f6:	e60e      	b.n	e316 <_malloc_r+0x15e>
    e6f8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    e6fc:	d815      	bhi.n	e72a <_malloc_r+0x572>
    e6fe:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    e702:	3277      	adds	r2, #119	; 0x77
    e704:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e708:	e749      	b.n	e59e <_malloc_r+0x3e6>
    e70a:	0508      	lsls	r0, r1, #20
    e70c:	0d00      	lsrs	r0, r0, #20
    e70e:	2800      	cmp	r0, #0
    e710:	f47f aeb6 	bne.w	e480 <_malloc_r+0x2c8>
    e714:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e718:	444b      	add	r3, r9
    e71a:	f043 0301 	orr.w	r3, r3, #1
    e71e:	f8c8 3004 	str.w	r3, [r8, #4]
    e722:	e700      	b.n	e526 <_malloc_r+0x36e>
    e724:	2101      	movs	r1, #1
    e726:	2500      	movs	r5, #0
    e728:	e6d5      	b.n	e4d6 <_malloc_r+0x31e>
    e72a:	f240 5054 	movw	r0, #1364	; 0x554
    e72e:	4282      	cmp	r2, r0
    e730:	d90d      	bls.n	e74e <_malloc_r+0x596>
    e732:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    e736:	227e      	movs	r2, #126	; 0x7e
    e738:	e731      	b.n	e59e <_malloc_r+0x3e6>
    e73a:	687b      	ldr	r3, [r7, #4]
    e73c:	ea23 030c 	bic.w	r3, r3, ip
    e740:	607b      	str	r3, [r7, #4]
    e742:	e7cb      	b.n	e6dc <_malloc_r+0x524>
    e744:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e748:	f10a 0a04 	add.w	sl, sl, #4
    e74c:	e7cf      	b.n	e6ee <_malloc_r+0x536>
    e74e:	ea4f 429c 	mov.w	r2, ip, lsr #18
    e752:	327c      	adds	r2, #124	; 0x7c
    e754:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e758:	e721      	b.n	e59e <_malloc_r+0x3e6>
    e75a:	bf00      	nop

0000e75c <_mbrtowc_r>:
    e75c:	b530      	push	{r4, r5, lr}
    e75e:	b083      	sub	sp, #12
    e760:	4605      	mov	r5, r0
    e762:	4694      	mov	ip, r2
    e764:	9c06      	ldr	r4, [sp, #24]
    e766:	b15a      	cbz	r2, e780 <_mbrtowc_r+0x24>
    e768:	9400      	str	r4, [sp, #0]
    e76a:	f000 f825 	bl	e7b8 <_mbtowc_r>
    e76e:	f1b0 3fff 	cmp.w	r0, #4294967295
    e772:	d103      	bne.n	e77c <_mbrtowc_r+0x20>
    e774:	2300      	movs	r3, #0
    e776:	6023      	str	r3, [r4, #0]
    e778:	238a      	movs	r3, #138	; 0x8a
    e77a:	602b      	str	r3, [r5, #0]
    e77c:	b003      	add	sp, #12
    e77e:	bd30      	pop	{r4, r5, pc}
    e780:	f642 6234 	movw	r2, #11828	; 0x2e34
    e784:	4661      	mov	r1, ip
    e786:	f2c0 0201 	movt	r2, #1
    e78a:	2301      	movs	r3, #1
    e78c:	9400      	str	r4, [sp, #0]
    e78e:	f000 f813 	bl	e7b8 <_mbtowc_r>
    e792:	e7ec      	b.n	e76e <_mbrtowc_r+0x12>

0000e794 <mbrtowc>:
    e794:	b530      	push	{r4, r5, lr}
    e796:	f240 046c 	movw	r4, #108	; 0x6c
    e79a:	b083      	sub	sp, #12
    e79c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    e7a0:	4605      	mov	r5, r0
    e7a2:	468e      	mov	lr, r1
    e7a4:	4694      	mov	ip, r2
    e7a6:	9300      	str	r3, [sp, #0]
    e7a8:	6820      	ldr	r0, [r4, #0]
    e7aa:	4629      	mov	r1, r5
    e7ac:	4672      	mov	r2, lr
    e7ae:	4663      	mov	r3, ip
    e7b0:	f7ff ffd4 	bl	e75c <_mbrtowc_r>
    e7b4:	b003      	add	sp, #12
    e7b6:	bd30      	pop	{r4, r5, pc}

0000e7b8 <_mbtowc_r>:
    e7b8:	b082      	sub	sp, #8
    e7ba:	4608      	mov	r0, r1
    e7bc:	b1a1      	cbz	r1, e7e8 <_mbtowc_r+0x30>
    e7be:	1e11      	subs	r1, r2, #0
    e7c0:	bf18      	it	ne
    e7c2:	2101      	movne	r1, #1
    e7c4:	2b00      	cmp	r3, #0
    e7c6:	bf14      	ite	ne
    e7c8:	2300      	movne	r3, #0
    e7ca:	f001 0301 	andeq.w	r3, r1, #1
    e7ce:	b943      	cbnz	r3, e7e2 <_mbtowc_r+0x2a>
    e7d0:	b162      	cbz	r2, e7ec <_mbtowc_r+0x34>
    e7d2:	7813      	ldrb	r3, [r2, #0]
    e7d4:	6003      	str	r3, [r0, #0]
    e7d6:	7810      	ldrb	r0, [r2, #0]
    e7d8:	3800      	subs	r0, #0
    e7da:	bf18      	it	ne
    e7dc:	2001      	movne	r0, #1
    e7de:	b002      	add	sp, #8
    e7e0:	4770      	bx	lr
    e7e2:	f06f 0001 	mvn.w	r0, #1
    e7e6:	e7fa      	b.n	e7de <_mbtowc_r+0x26>
    e7e8:	a801      	add	r0, sp, #4
    e7ea:	e7e8      	b.n	e7be <_mbtowc_r+0x6>
    e7ec:	4610      	mov	r0, r2
    e7ee:	e7f6      	b.n	e7de <_mbtowc_r+0x26>

0000e7f0 <memchr>:
    e7f0:	f010 0f03 	tst.w	r0, #3
    e7f4:	b2c9      	uxtb	r1, r1
    e7f6:	b410      	push	{r4}
    e7f8:	d010      	beq.n	e81c <memchr+0x2c>
    e7fa:	2a00      	cmp	r2, #0
    e7fc:	d02f      	beq.n	e85e <memchr+0x6e>
    e7fe:	7803      	ldrb	r3, [r0, #0]
    e800:	428b      	cmp	r3, r1
    e802:	d02a      	beq.n	e85a <memchr+0x6a>
    e804:	3a01      	subs	r2, #1
    e806:	e005      	b.n	e814 <memchr+0x24>
    e808:	2a00      	cmp	r2, #0
    e80a:	d028      	beq.n	e85e <memchr+0x6e>
    e80c:	7803      	ldrb	r3, [r0, #0]
    e80e:	3a01      	subs	r2, #1
    e810:	428b      	cmp	r3, r1
    e812:	d022      	beq.n	e85a <memchr+0x6a>
    e814:	3001      	adds	r0, #1
    e816:	f010 0f03 	tst.w	r0, #3
    e81a:	d1f5      	bne.n	e808 <memchr+0x18>
    e81c:	2a03      	cmp	r2, #3
    e81e:	d911      	bls.n	e844 <memchr+0x54>
    e820:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    e824:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    e828:	6803      	ldr	r3, [r0, #0]
    e82a:	ea84 0303 	eor.w	r3, r4, r3
    e82e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    e832:	ea2c 0303 	bic.w	r3, ip, r3
    e836:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    e83a:	d103      	bne.n	e844 <memchr+0x54>
    e83c:	3a04      	subs	r2, #4
    e83e:	3004      	adds	r0, #4
    e840:	2a03      	cmp	r2, #3
    e842:	d8f1      	bhi.n	e828 <memchr+0x38>
    e844:	b15a      	cbz	r2, e85e <memchr+0x6e>
    e846:	7803      	ldrb	r3, [r0, #0]
    e848:	428b      	cmp	r3, r1
    e84a:	d006      	beq.n	e85a <memchr+0x6a>
    e84c:	3a01      	subs	r2, #1
    e84e:	b132      	cbz	r2, e85e <memchr+0x6e>
    e850:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    e854:	3a01      	subs	r2, #1
    e856:	428b      	cmp	r3, r1
    e858:	d1f9      	bne.n	e84e <memchr+0x5e>
    e85a:	bc10      	pop	{r4}
    e85c:	4770      	bx	lr
    e85e:	2000      	movs	r0, #0
    e860:	e7fb      	b.n	e85a <memchr+0x6a>
    e862:	bf00      	nop

0000e864 <memcpy>:
    e864:	2a03      	cmp	r2, #3
    e866:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e86a:	d80b      	bhi.n	e884 <memcpy+0x20>
    e86c:	b13a      	cbz	r2, e87e <memcpy+0x1a>
    e86e:	2300      	movs	r3, #0
    e870:	f811 c003 	ldrb.w	ip, [r1, r3]
    e874:	f800 c003 	strb.w	ip, [r0, r3]
    e878:	3301      	adds	r3, #1
    e87a:	4293      	cmp	r3, r2
    e87c:	d1f8      	bne.n	e870 <memcpy+0xc>
    e87e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e882:	4770      	bx	lr
    e884:	1882      	adds	r2, r0, r2
    e886:	460c      	mov	r4, r1
    e888:	4603      	mov	r3, r0
    e88a:	e003      	b.n	e894 <memcpy+0x30>
    e88c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    e890:	f803 1c01 	strb.w	r1, [r3, #-1]
    e894:	f003 0603 	and.w	r6, r3, #3
    e898:	4619      	mov	r1, r3
    e89a:	46a4      	mov	ip, r4
    e89c:	3301      	adds	r3, #1
    e89e:	3401      	adds	r4, #1
    e8a0:	2e00      	cmp	r6, #0
    e8a2:	d1f3      	bne.n	e88c <memcpy+0x28>
    e8a4:	f01c 0403 	ands.w	r4, ip, #3
    e8a8:	4663      	mov	r3, ip
    e8aa:	bf08      	it	eq
    e8ac:	ebc1 0c02 	rsbeq	ip, r1, r2
    e8b0:	d068      	beq.n	e984 <memcpy+0x120>
    e8b2:	4265      	negs	r5, r4
    e8b4:	f1c4 0a04 	rsb	sl, r4, #4
    e8b8:	eb0c 0705 	add.w	r7, ip, r5
    e8bc:	4633      	mov	r3, r6
    e8be:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    e8c2:	f85c 6005 	ldr.w	r6, [ip, r5]
    e8c6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    e8ca:	1a55      	subs	r5, r2, r1
    e8cc:	e008      	b.n	e8e0 <memcpy+0x7c>
    e8ce:	f857 4f04 	ldr.w	r4, [r7, #4]!
    e8d2:	4626      	mov	r6, r4
    e8d4:	fa04 f40a 	lsl.w	r4, r4, sl
    e8d8:	ea49 0404 	orr.w	r4, r9, r4
    e8dc:	50cc      	str	r4, [r1, r3]
    e8de:	3304      	adds	r3, #4
    e8e0:	185c      	adds	r4, r3, r1
    e8e2:	2d03      	cmp	r5, #3
    e8e4:	fa26 f908 	lsr.w	r9, r6, r8
    e8e8:	f1a5 0504 	sub.w	r5, r5, #4
    e8ec:	eb0c 0603 	add.w	r6, ip, r3
    e8f0:	dced      	bgt.n	e8ce <memcpy+0x6a>
    e8f2:	2300      	movs	r3, #0
    e8f4:	e002      	b.n	e8fc <memcpy+0x98>
    e8f6:	5cf1      	ldrb	r1, [r6, r3]
    e8f8:	54e1      	strb	r1, [r4, r3]
    e8fa:	3301      	adds	r3, #1
    e8fc:	1919      	adds	r1, r3, r4
    e8fe:	4291      	cmp	r1, r2
    e900:	d3f9      	bcc.n	e8f6 <memcpy+0x92>
    e902:	e7bc      	b.n	e87e <memcpy+0x1a>
    e904:	f853 4c40 	ldr.w	r4, [r3, #-64]
    e908:	f841 4c40 	str.w	r4, [r1, #-64]
    e90c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    e910:	f841 4c3c 	str.w	r4, [r1, #-60]
    e914:	f853 4c38 	ldr.w	r4, [r3, #-56]
    e918:	f841 4c38 	str.w	r4, [r1, #-56]
    e91c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    e920:	f841 4c34 	str.w	r4, [r1, #-52]
    e924:	f853 4c30 	ldr.w	r4, [r3, #-48]
    e928:	f841 4c30 	str.w	r4, [r1, #-48]
    e92c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    e930:	f841 4c2c 	str.w	r4, [r1, #-44]
    e934:	f853 4c28 	ldr.w	r4, [r3, #-40]
    e938:	f841 4c28 	str.w	r4, [r1, #-40]
    e93c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    e940:	f841 4c24 	str.w	r4, [r1, #-36]
    e944:	f853 4c20 	ldr.w	r4, [r3, #-32]
    e948:	f841 4c20 	str.w	r4, [r1, #-32]
    e94c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    e950:	f841 4c1c 	str.w	r4, [r1, #-28]
    e954:	f853 4c18 	ldr.w	r4, [r3, #-24]
    e958:	f841 4c18 	str.w	r4, [r1, #-24]
    e95c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    e960:	f841 4c14 	str.w	r4, [r1, #-20]
    e964:	f853 4c10 	ldr.w	r4, [r3, #-16]
    e968:	f841 4c10 	str.w	r4, [r1, #-16]
    e96c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    e970:	f841 4c0c 	str.w	r4, [r1, #-12]
    e974:	f853 4c08 	ldr.w	r4, [r3, #-8]
    e978:	f841 4c08 	str.w	r4, [r1, #-8]
    e97c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    e980:	f841 4c04 	str.w	r4, [r1, #-4]
    e984:	461c      	mov	r4, r3
    e986:	460d      	mov	r5, r1
    e988:	3340      	adds	r3, #64	; 0x40
    e98a:	3140      	adds	r1, #64	; 0x40
    e98c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    e990:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    e994:	dcb6      	bgt.n	e904 <memcpy+0xa0>
    e996:	4621      	mov	r1, r4
    e998:	462b      	mov	r3, r5
    e99a:	1b54      	subs	r4, r2, r5
    e99c:	e00f      	b.n	e9be <memcpy+0x15a>
    e99e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    e9a2:	f843 5c10 	str.w	r5, [r3, #-16]
    e9a6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    e9aa:	f843 5c0c 	str.w	r5, [r3, #-12]
    e9ae:	f851 5c08 	ldr.w	r5, [r1, #-8]
    e9b2:	f843 5c08 	str.w	r5, [r3, #-8]
    e9b6:	f851 5c04 	ldr.w	r5, [r1, #-4]
    e9ba:	f843 5c04 	str.w	r5, [r3, #-4]
    e9be:	2c0f      	cmp	r4, #15
    e9c0:	460d      	mov	r5, r1
    e9c2:	469c      	mov	ip, r3
    e9c4:	f101 0110 	add.w	r1, r1, #16
    e9c8:	f103 0310 	add.w	r3, r3, #16
    e9cc:	f1a4 0410 	sub.w	r4, r4, #16
    e9d0:	dce5      	bgt.n	e99e <memcpy+0x13a>
    e9d2:	ebcc 0102 	rsb	r1, ip, r2
    e9d6:	2300      	movs	r3, #0
    e9d8:	e003      	b.n	e9e2 <memcpy+0x17e>
    e9da:	58ec      	ldr	r4, [r5, r3]
    e9dc:	f84c 4003 	str.w	r4, [ip, r3]
    e9e0:	3304      	adds	r3, #4
    e9e2:	195e      	adds	r6, r3, r5
    e9e4:	2903      	cmp	r1, #3
    e9e6:	eb03 040c 	add.w	r4, r3, ip
    e9ea:	f1a1 0104 	sub.w	r1, r1, #4
    e9ee:	dcf4      	bgt.n	e9da <memcpy+0x176>
    e9f0:	e77f      	b.n	e8f2 <memcpy+0x8e>
    e9f2:	bf00      	nop

0000e9f4 <memmove>:
    e9f4:	4288      	cmp	r0, r1
    e9f6:	468c      	mov	ip, r1
    e9f8:	b470      	push	{r4, r5, r6}
    e9fa:	4605      	mov	r5, r0
    e9fc:	4614      	mov	r4, r2
    e9fe:	d90e      	bls.n	ea1e <memmove+0x2a>
    ea00:	188b      	adds	r3, r1, r2
    ea02:	4298      	cmp	r0, r3
    ea04:	d20b      	bcs.n	ea1e <memmove+0x2a>
    ea06:	b142      	cbz	r2, ea1a <memmove+0x26>
    ea08:	ebc2 0c03 	rsb	ip, r2, r3
    ea0c:	4601      	mov	r1, r0
    ea0e:	1e53      	subs	r3, r2, #1
    ea10:	f81c 2003 	ldrb.w	r2, [ip, r3]
    ea14:	54ca      	strb	r2, [r1, r3]
    ea16:	3b01      	subs	r3, #1
    ea18:	d2fa      	bcs.n	ea10 <memmove+0x1c>
    ea1a:	bc70      	pop	{r4, r5, r6}
    ea1c:	4770      	bx	lr
    ea1e:	2a0f      	cmp	r2, #15
    ea20:	d809      	bhi.n	ea36 <memmove+0x42>
    ea22:	2c00      	cmp	r4, #0
    ea24:	d0f9      	beq.n	ea1a <memmove+0x26>
    ea26:	2300      	movs	r3, #0
    ea28:	f81c 2003 	ldrb.w	r2, [ip, r3]
    ea2c:	54ea      	strb	r2, [r5, r3]
    ea2e:	3301      	adds	r3, #1
    ea30:	42a3      	cmp	r3, r4
    ea32:	d1f9      	bne.n	ea28 <memmove+0x34>
    ea34:	e7f1      	b.n	ea1a <memmove+0x26>
    ea36:	ea41 0300 	orr.w	r3, r1, r0
    ea3a:	f013 0f03 	tst.w	r3, #3
    ea3e:	d1f0      	bne.n	ea22 <memmove+0x2e>
    ea40:	4694      	mov	ip, r2
    ea42:	460c      	mov	r4, r1
    ea44:	4603      	mov	r3, r0
    ea46:	6825      	ldr	r5, [r4, #0]
    ea48:	f1ac 0c10 	sub.w	ip, ip, #16
    ea4c:	601d      	str	r5, [r3, #0]
    ea4e:	6865      	ldr	r5, [r4, #4]
    ea50:	605d      	str	r5, [r3, #4]
    ea52:	68a5      	ldr	r5, [r4, #8]
    ea54:	609d      	str	r5, [r3, #8]
    ea56:	68e5      	ldr	r5, [r4, #12]
    ea58:	3410      	adds	r4, #16
    ea5a:	60dd      	str	r5, [r3, #12]
    ea5c:	3310      	adds	r3, #16
    ea5e:	f1bc 0f0f 	cmp.w	ip, #15
    ea62:	d8f0      	bhi.n	ea46 <memmove+0x52>
    ea64:	3a10      	subs	r2, #16
    ea66:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    ea6a:	f10c 0501 	add.w	r5, ip, #1
    ea6e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    ea72:	012d      	lsls	r5, r5, #4
    ea74:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    ea78:	eb01 0c05 	add.w	ip, r1, r5
    ea7c:	1945      	adds	r5, r0, r5
    ea7e:	2e03      	cmp	r6, #3
    ea80:	4634      	mov	r4, r6
    ea82:	d9ce      	bls.n	ea22 <memmove+0x2e>
    ea84:	2300      	movs	r3, #0
    ea86:	f85c 2003 	ldr.w	r2, [ip, r3]
    ea8a:	50ea      	str	r2, [r5, r3]
    ea8c:	3304      	adds	r3, #4
    ea8e:	1af2      	subs	r2, r6, r3
    ea90:	2a03      	cmp	r2, #3
    ea92:	d8f8      	bhi.n	ea86 <memmove+0x92>
    ea94:	3e04      	subs	r6, #4
    ea96:	08b3      	lsrs	r3, r6, #2
    ea98:	1c5a      	adds	r2, r3, #1
    ea9a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    ea9e:	0092      	lsls	r2, r2, #2
    eaa0:	4494      	add	ip, r2
    eaa2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    eaa6:	18ad      	adds	r5, r5, r2
    eaa8:	e7bb      	b.n	ea22 <memmove+0x2e>
    eaaa:	bf00      	nop

0000eaac <memset>:
    eaac:	2a03      	cmp	r2, #3
    eaae:	b2c9      	uxtb	r1, r1
    eab0:	b430      	push	{r4, r5}
    eab2:	d807      	bhi.n	eac4 <memset+0x18>
    eab4:	b122      	cbz	r2, eac0 <memset+0x14>
    eab6:	2300      	movs	r3, #0
    eab8:	54c1      	strb	r1, [r0, r3]
    eaba:	3301      	adds	r3, #1
    eabc:	4293      	cmp	r3, r2
    eabe:	d1fb      	bne.n	eab8 <memset+0xc>
    eac0:	bc30      	pop	{r4, r5}
    eac2:	4770      	bx	lr
    eac4:	eb00 0c02 	add.w	ip, r0, r2
    eac8:	4603      	mov	r3, r0
    eaca:	e001      	b.n	ead0 <memset+0x24>
    eacc:	f803 1c01 	strb.w	r1, [r3, #-1]
    ead0:	f003 0403 	and.w	r4, r3, #3
    ead4:	461a      	mov	r2, r3
    ead6:	3301      	adds	r3, #1
    ead8:	2c00      	cmp	r4, #0
    eada:	d1f7      	bne.n	eacc <memset+0x20>
    eadc:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    eae0:	ebc2 040c 	rsb	r4, r2, ip
    eae4:	fb03 f301 	mul.w	r3, r3, r1
    eae8:	e01f      	b.n	eb2a <memset+0x7e>
    eaea:	f842 3c40 	str.w	r3, [r2, #-64]
    eaee:	f842 3c3c 	str.w	r3, [r2, #-60]
    eaf2:	f842 3c38 	str.w	r3, [r2, #-56]
    eaf6:	f842 3c34 	str.w	r3, [r2, #-52]
    eafa:	f842 3c30 	str.w	r3, [r2, #-48]
    eafe:	f842 3c2c 	str.w	r3, [r2, #-44]
    eb02:	f842 3c28 	str.w	r3, [r2, #-40]
    eb06:	f842 3c24 	str.w	r3, [r2, #-36]
    eb0a:	f842 3c20 	str.w	r3, [r2, #-32]
    eb0e:	f842 3c1c 	str.w	r3, [r2, #-28]
    eb12:	f842 3c18 	str.w	r3, [r2, #-24]
    eb16:	f842 3c14 	str.w	r3, [r2, #-20]
    eb1a:	f842 3c10 	str.w	r3, [r2, #-16]
    eb1e:	f842 3c0c 	str.w	r3, [r2, #-12]
    eb22:	f842 3c08 	str.w	r3, [r2, #-8]
    eb26:	f842 3c04 	str.w	r3, [r2, #-4]
    eb2a:	4615      	mov	r5, r2
    eb2c:	3240      	adds	r2, #64	; 0x40
    eb2e:	2c3f      	cmp	r4, #63	; 0x3f
    eb30:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    eb34:	dcd9      	bgt.n	eaea <memset+0x3e>
    eb36:	462a      	mov	r2, r5
    eb38:	ebc5 040c 	rsb	r4, r5, ip
    eb3c:	e007      	b.n	eb4e <memset+0xa2>
    eb3e:	f842 3c10 	str.w	r3, [r2, #-16]
    eb42:	f842 3c0c 	str.w	r3, [r2, #-12]
    eb46:	f842 3c08 	str.w	r3, [r2, #-8]
    eb4a:	f842 3c04 	str.w	r3, [r2, #-4]
    eb4e:	4615      	mov	r5, r2
    eb50:	3210      	adds	r2, #16
    eb52:	2c0f      	cmp	r4, #15
    eb54:	f1a4 0410 	sub.w	r4, r4, #16
    eb58:	dcf1      	bgt.n	eb3e <memset+0x92>
    eb5a:	462a      	mov	r2, r5
    eb5c:	ebc5 050c 	rsb	r5, r5, ip
    eb60:	e001      	b.n	eb66 <memset+0xba>
    eb62:	f842 3c04 	str.w	r3, [r2, #-4]
    eb66:	4614      	mov	r4, r2
    eb68:	3204      	adds	r2, #4
    eb6a:	2d03      	cmp	r5, #3
    eb6c:	f1a5 0504 	sub.w	r5, r5, #4
    eb70:	dcf7      	bgt.n	eb62 <memset+0xb6>
    eb72:	e001      	b.n	eb78 <memset+0xcc>
    eb74:	f804 1b01 	strb.w	r1, [r4], #1
    eb78:	4564      	cmp	r4, ip
    eb7a:	d3fb      	bcc.n	eb74 <memset+0xc8>
    eb7c:	e7a0      	b.n	eac0 <memset+0x14>
    eb7e:	bf00      	nop

0000eb80 <__malloc_lock>:
    eb80:	4770      	bx	lr
    eb82:	bf00      	nop

0000eb84 <__malloc_unlock>:
    eb84:	4770      	bx	lr
    eb86:	bf00      	nop

0000eb88 <__hi0bits>:
    eb88:	0c02      	lsrs	r2, r0, #16
    eb8a:	4603      	mov	r3, r0
    eb8c:	0412      	lsls	r2, r2, #16
    eb8e:	b1b2      	cbz	r2, ebbe <__hi0bits+0x36>
    eb90:	2000      	movs	r0, #0
    eb92:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    eb96:	d101      	bne.n	eb9c <__hi0bits+0x14>
    eb98:	3008      	adds	r0, #8
    eb9a:	021b      	lsls	r3, r3, #8
    eb9c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    eba0:	d101      	bne.n	eba6 <__hi0bits+0x1e>
    eba2:	3004      	adds	r0, #4
    eba4:	011b      	lsls	r3, r3, #4
    eba6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    ebaa:	d101      	bne.n	ebb0 <__hi0bits+0x28>
    ebac:	3002      	adds	r0, #2
    ebae:	009b      	lsls	r3, r3, #2
    ebb0:	2b00      	cmp	r3, #0
    ebb2:	db03      	blt.n	ebbc <__hi0bits+0x34>
    ebb4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    ebb8:	d004      	beq.n	ebc4 <__hi0bits+0x3c>
    ebba:	3001      	adds	r0, #1
    ebbc:	4770      	bx	lr
    ebbe:	0403      	lsls	r3, r0, #16
    ebc0:	2010      	movs	r0, #16
    ebc2:	e7e6      	b.n	eb92 <__hi0bits+0xa>
    ebc4:	2020      	movs	r0, #32
    ebc6:	4770      	bx	lr

0000ebc8 <__lo0bits>:
    ebc8:	6803      	ldr	r3, [r0, #0]
    ebca:	4602      	mov	r2, r0
    ebcc:	f013 0007 	ands.w	r0, r3, #7
    ebd0:	d009      	beq.n	ebe6 <__lo0bits+0x1e>
    ebd2:	f013 0f01 	tst.w	r3, #1
    ebd6:	d121      	bne.n	ec1c <__lo0bits+0x54>
    ebd8:	f013 0f02 	tst.w	r3, #2
    ebdc:	d122      	bne.n	ec24 <__lo0bits+0x5c>
    ebde:	089b      	lsrs	r3, r3, #2
    ebe0:	2002      	movs	r0, #2
    ebe2:	6013      	str	r3, [r2, #0]
    ebe4:	4770      	bx	lr
    ebe6:	b299      	uxth	r1, r3
    ebe8:	b909      	cbnz	r1, ebee <__lo0bits+0x26>
    ebea:	0c1b      	lsrs	r3, r3, #16
    ebec:	2010      	movs	r0, #16
    ebee:	f013 0fff 	tst.w	r3, #255	; 0xff
    ebf2:	d101      	bne.n	ebf8 <__lo0bits+0x30>
    ebf4:	3008      	adds	r0, #8
    ebf6:	0a1b      	lsrs	r3, r3, #8
    ebf8:	f013 0f0f 	tst.w	r3, #15
    ebfc:	d101      	bne.n	ec02 <__lo0bits+0x3a>
    ebfe:	3004      	adds	r0, #4
    ec00:	091b      	lsrs	r3, r3, #4
    ec02:	f013 0f03 	tst.w	r3, #3
    ec06:	d101      	bne.n	ec0c <__lo0bits+0x44>
    ec08:	3002      	adds	r0, #2
    ec0a:	089b      	lsrs	r3, r3, #2
    ec0c:	f013 0f01 	tst.w	r3, #1
    ec10:	d102      	bne.n	ec18 <__lo0bits+0x50>
    ec12:	085b      	lsrs	r3, r3, #1
    ec14:	d004      	beq.n	ec20 <__lo0bits+0x58>
    ec16:	3001      	adds	r0, #1
    ec18:	6013      	str	r3, [r2, #0]
    ec1a:	4770      	bx	lr
    ec1c:	2000      	movs	r0, #0
    ec1e:	4770      	bx	lr
    ec20:	2020      	movs	r0, #32
    ec22:	4770      	bx	lr
    ec24:	085b      	lsrs	r3, r3, #1
    ec26:	2001      	movs	r0, #1
    ec28:	6013      	str	r3, [r2, #0]
    ec2a:	4770      	bx	lr

0000ec2c <__mcmp>:
    ec2c:	4603      	mov	r3, r0
    ec2e:	690a      	ldr	r2, [r1, #16]
    ec30:	6900      	ldr	r0, [r0, #16]
    ec32:	b410      	push	{r4}
    ec34:	1a80      	subs	r0, r0, r2
    ec36:	d111      	bne.n	ec5c <__mcmp+0x30>
    ec38:	3204      	adds	r2, #4
    ec3a:	f103 0c14 	add.w	ip, r3, #20
    ec3e:	0092      	lsls	r2, r2, #2
    ec40:	189b      	adds	r3, r3, r2
    ec42:	1889      	adds	r1, r1, r2
    ec44:	3104      	adds	r1, #4
    ec46:	3304      	adds	r3, #4
    ec48:	f853 4c04 	ldr.w	r4, [r3, #-4]
    ec4c:	3b04      	subs	r3, #4
    ec4e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    ec52:	3904      	subs	r1, #4
    ec54:	4294      	cmp	r4, r2
    ec56:	d103      	bne.n	ec60 <__mcmp+0x34>
    ec58:	459c      	cmp	ip, r3
    ec5a:	d3f5      	bcc.n	ec48 <__mcmp+0x1c>
    ec5c:	bc10      	pop	{r4}
    ec5e:	4770      	bx	lr
    ec60:	bf38      	it	cc
    ec62:	f04f 30ff 	movcc.w	r0, #4294967295
    ec66:	d3f9      	bcc.n	ec5c <__mcmp+0x30>
    ec68:	2001      	movs	r0, #1
    ec6a:	e7f7      	b.n	ec5c <__mcmp+0x30>

0000ec6c <__ulp>:
    ec6c:	f240 0300 	movw	r3, #0
    ec70:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    ec74:	ea01 0303 	and.w	r3, r1, r3
    ec78:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    ec7c:	2b00      	cmp	r3, #0
    ec7e:	dd02      	ble.n	ec86 <__ulp+0x1a>
    ec80:	4619      	mov	r1, r3
    ec82:	2000      	movs	r0, #0
    ec84:	4770      	bx	lr
    ec86:	425b      	negs	r3, r3
    ec88:	151b      	asrs	r3, r3, #20
    ec8a:	2b13      	cmp	r3, #19
    ec8c:	dd0e      	ble.n	ecac <__ulp+0x40>
    ec8e:	3b14      	subs	r3, #20
    ec90:	2b1e      	cmp	r3, #30
    ec92:	dd03      	ble.n	ec9c <__ulp+0x30>
    ec94:	2301      	movs	r3, #1
    ec96:	2100      	movs	r1, #0
    ec98:	4618      	mov	r0, r3
    ec9a:	4770      	bx	lr
    ec9c:	2201      	movs	r2, #1
    ec9e:	f1c3 031f 	rsb	r3, r3, #31
    eca2:	2100      	movs	r1, #0
    eca4:	fa12 f303 	lsls.w	r3, r2, r3
    eca8:	4618      	mov	r0, r3
    ecaa:	4770      	bx	lr
    ecac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    ecb0:	2000      	movs	r0, #0
    ecb2:	fa52 f103 	asrs.w	r1, r2, r3
    ecb6:	4770      	bx	lr

0000ecb8 <__b2d>:
    ecb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ecbc:	6904      	ldr	r4, [r0, #16]
    ecbe:	f100 0614 	add.w	r6, r0, #20
    ecc2:	460f      	mov	r7, r1
    ecc4:	3404      	adds	r4, #4
    ecc6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    ecca:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ecce:	46a0      	mov	r8, r4
    ecd0:	4628      	mov	r0, r5
    ecd2:	f7ff ff59 	bl	eb88 <__hi0bits>
    ecd6:	280a      	cmp	r0, #10
    ecd8:	f1c0 0320 	rsb	r3, r0, #32
    ecdc:	603b      	str	r3, [r7, #0]
    ecde:	dc14      	bgt.n	ed0a <__b2d+0x52>
    ece0:	42a6      	cmp	r6, r4
    ece2:	f1c0 030b 	rsb	r3, r0, #11
    ece6:	d237      	bcs.n	ed58 <__b2d+0xa0>
    ece8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    ecec:	40d9      	lsrs	r1, r3
    ecee:	fa25 fc03 	lsr.w	ip, r5, r3
    ecf2:	3015      	adds	r0, #21
    ecf4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    ecf8:	4085      	lsls	r5, r0
    ecfa:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    ecfe:	ea41 0205 	orr.w	r2, r1, r5
    ed02:	4610      	mov	r0, r2
    ed04:	4619      	mov	r1, r3
    ed06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed0a:	42a6      	cmp	r6, r4
    ed0c:	d320      	bcc.n	ed50 <__b2d+0x98>
    ed0e:	2100      	movs	r1, #0
    ed10:	380b      	subs	r0, #11
    ed12:	bf02      	ittt	eq
    ed14:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    ed18:	460a      	moveq	r2, r1
    ed1a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    ed1e:	d0f0      	beq.n	ed02 <__b2d+0x4a>
    ed20:	42b4      	cmp	r4, r6
    ed22:	f1c0 0320 	rsb	r3, r0, #32
    ed26:	d919      	bls.n	ed5c <__b2d+0xa4>
    ed28:	f854 4c04 	ldr.w	r4, [r4, #-4]
    ed2c:	40dc      	lsrs	r4, r3
    ed2e:	4085      	lsls	r5, r0
    ed30:	fa21 fc03 	lsr.w	ip, r1, r3
    ed34:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    ed38:	fa11 f000 	lsls.w	r0, r1, r0
    ed3c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    ed40:	ea44 0200 	orr.w	r2, r4, r0
    ed44:	ea45 030c 	orr.w	r3, r5, ip
    ed48:	4610      	mov	r0, r2
    ed4a:	4619      	mov	r1, r3
    ed4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed50:	f854 1c04 	ldr.w	r1, [r4, #-4]
    ed54:	3c04      	subs	r4, #4
    ed56:	e7db      	b.n	ed10 <__b2d+0x58>
    ed58:	2100      	movs	r1, #0
    ed5a:	e7c8      	b.n	ecee <__b2d+0x36>
    ed5c:	2400      	movs	r4, #0
    ed5e:	e7e6      	b.n	ed2e <__b2d+0x76>

0000ed60 <__ratio>:
    ed60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    ed64:	b083      	sub	sp, #12
    ed66:	460e      	mov	r6, r1
    ed68:	a901      	add	r1, sp, #4
    ed6a:	4607      	mov	r7, r0
    ed6c:	f7ff ffa4 	bl	ecb8 <__b2d>
    ed70:	460d      	mov	r5, r1
    ed72:	4604      	mov	r4, r0
    ed74:	4669      	mov	r1, sp
    ed76:	4630      	mov	r0, r6
    ed78:	f7ff ff9e 	bl	ecb8 <__b2d>
    ed7c:	f8dd c004 	ldr.w	ip, [sp, #4]
    ed80:	46a9      	mov	r9, r5
    ed82:	46a0      	mov	r8, r4
    ed84:	460b      	mov	r3, r1
    ed86:	4602      	mov	r2, r0
    ed88:	6931      	ldr	r1, [r6, #16]
    ed8a:	4616      	mov	r6, r2
    ed8c:	6938      	ldr	r0, [r7, #16]
    ed8e:	461f      	mov	r7, r3
    ed90:	1a40      	subs	r0, r0, r1
    ed92:	9900      	ldr	r1, [sp, #0]
    ed94:	ebc1 010c 	rsb	r1, r1, ip
    ed98:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    ed9c:	2900      	cmp	r1, #0
    ed9e:	bfc9      	itett	gt
    eda0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    eda4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    eda8:	4624      	movgt	r4, r4
    edaa:	464d      	movgt	r5, r9
    edac:	bfdc      	itt	le
    edae:	4612      	movle	r2, r2
    edb0:	463b      	movle	r3, r7
    edb2:	4620      	mov	r0, r4
    edb4:	4629      	mov	r1, r5
    edb6:	f7f9 f8a9 	bl	7f0c <__aeabi_ddiv>
    edba:	b003      	add	sp, #12
    edbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000edc0 <_mprec_log10>:
    edc0:	2817      	cmp	r0, #23
    edc2:	b510      	push	{r4, lr}
    edc4:	4604      	mov	r4, r0
    edc6:	dd0e      	ble.n	ede6 <_mprec_log10+0x26>
    edc8:	f240 0100 	movw	r1, #0
    edcc:	2000      	movs	r0, #0
    edce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    edd2:	f240 0300 	movw	r3, #0
    edd6:	2200      	movs	r2, #0
    edd8:	f2c4 0324 	movt	r3, #16420	; 0x4024
    eddc:	f7f8 ff6c 	bl	7cb8 <__aeabi_dmul>
    ede0:	3c01      	subs	r4, #1
    ede2:	d1f6      	bne.n	edd2 <_mprec_log10+0x12>
    ede4:	bd10      	pop	{r4, pc}
    ede6:	f243 0370 	movw	r3, #12400	; 0x3070
    edea:	f2c0 0301 	movt	r3, #1
    edee:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    edf2:	e9d3 0100 	ldrd	r0, r1, [r3]
    edf6:	bd10      	pop	{r4, pc}

0000edf8 <__copybits>:
    edf8:	6913      	ldr	r3, [r2, #16]
    edfa:	3901      	subs	r1, #1
    edfc:	f102 0c14 	add.w	ip, r2, #20
    ee00:	b410      	push	{r4}
    ee02:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    ee06:	114c      	asrs	r4, r1, #5
    ee08:	3214      	adds	r2, #20
    ee0a:	3401      	adds	r4, #1
    ee0c:	4594      	cmp	ip, r2
    ee0e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ee12:	d20f      	bcs.n	ee34 <__copybits+0x3c>
    ee14:	2300      	movs	r3, #0
    ee16:	f85c 1003 	ldr.w	r1, [ip, r3]
    ee1a:	50c1      	str	r1, [r0, r3]
    ee1c:	3304      	adds	r3, #4
    ee1e:	eb03 010c 	add.w	r1, r3, ip
    ee22:	428a      	cmp	r2, r1
    ee24:	d8f7      	bhi.n	ee16 <__copybits+0x1e>
    ee26:	ea6f 0c0c 	mvn.w	ip, ip
    ee2a:	4462      	add	r2, ip
    ee2c:	f022 0203 	bic.w	r2, r2, #3
    ee30:	3204      	adds	r2, #4
    ee32:	1880      	adds	r0, r0, r2
    ee34:	4284      	cmp	r4, r0
    ee36:	d904      	bls.n	ee42 <__copybits+0x4a>
    ee38:	2300      	movs	r3, #0
    ee3a:	f840 3b04 	str.w	r3, [r0], #4
    ee3e:	4284      	cmp	r4, r0
    ee40:	d8fb      	bhi.n	ee3a <__copybits+0x42>
    ee42:	bc10      	pop	{r4}
    ee44:	4770      	bx	lr
    ee46:	bf00      	nop

0000ee48 <__any_on>:
    ee48:	6902      	ldr	r2, [r0, #16]
    ee4a:	114b      	asrs	r3, r1, #5
    ee4c:	429a      	cmp	r2, r3
    ee4e:	db10      	blt.n	ee72 <__any_on+0x2a>
    ee50:	dd0e      	ble.n	ee70 <__any_on+0x28>
    ee52:	f011 011f 	ands.w	r1, r1, #31
    ee56:	d00b      	beq.n	ee70 <__any_on+0x28>
    ee58:	461a      	mov	r2, r3
    ee5a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ee5e:	695b      	ldr	r3, [r3, #20]
    ee60:	fa23 fc01 	lsr.w	ip, r3, r1
    ee64:	fa0c f101 	lsl.w	r1, ip, r1
    ee68:	4299      	cmp	r1, r3
    ee6a:	d002      	beq.n	ee72 <__any_on+0x2a>
    ee6c:	2001      	movs	r0, #1
    ee6e:	4770      	bx	lr
    ee70:	461a      	mov	r2, r3
    ee72:	3204      	adds	r2, #4
    ee74:	f100 0114 	add.w	r1, r0, #20
    ee78:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    ee7c:	f103 0c04 	add.w	ip, r3, #4
    ee80:	4561      	cmp	r1, ip
    ee82:	d20b      	bcs.n	ee9c <__any_on+0x54>
    ee84:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    ee88:	2a00      	cmp	r2, #0
    ee8a:	d1ef      	bne.n	ee6c <__any_on+0x24>
    ee8c:	4299      	cmp	r1, r3
    ee8e:	d205      	bcs.n	ee9c <__any_on+0x54>
    ee90:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    ee94:	2a00      	cmp	r2, #0
    ee96:	d1e9      	bne.n	ee6c <__any_on+0x24>
    ee98:	4299      	cmp	r1, r3
    ee9a:	d3f9      	bcc.n	ee90 <__any_on+0x48>
    ee9c:	2000      	movs	r0, #0
    ee9e:	4770      	bx	lr

0000eea0 <_Bfree>:
    eea0:	b530      	push	{r4, r5, lr}
    eea2:	6a45      	ldr	r5, [r0, #36]	; 0x24
    eea4:	b083      	sub	sp, #12
    eea6:	4604      	mov	r4, r0
    eea8:	b155      	cbz	r5, eec0 <_Bfree+0x20>
    eeaa:	b139      	cbz	r1, eebc <_Bfree+0x1c>
    eeac:	6a63      	ldr	r3, [r4, #36]	; 0x24
    eeae:	684a      	ldr	r2, [r1, #4]
    eeb0:	68db      	ldr	r3, [r3, #12]
    eeb2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    eeb6:	6008      	str	r0, [r1, #0]
    eeb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    eebc:	b003      	add	sp, #12
    eebe:	bd30      	pop	{r4, r5, pc}
    eec0:	2010      	movs	r0, #16
    eec2:	9101      	str	r1, [sp, #4]
    eec4:	f7ff f970 	bl	e1a8 <malloc>
    eec8:	9901      	ldr	r1, [sp, #4]
    eeca:	6260      	str	r0, [r4, #36]	; 0x24
    eecc:	60c5      	str	r5, [r0, #12]
    eece:	6045      	str	r5, [r0, #4]
    eed0:	6085      	str	r5, [r0, #8]
    eed2:	6005      	str	r5, [r0, #0]
    eed4:	e7e9      	b.n	eeaa <_Bfree+0xa>
    eed6:	bf00      	nop

0000eed8 <_Balloc>:
    eed8:	b570      	push	{r4, r5, r6, lr}
    eeda:	6a44      	ldr	r4, [r0, #36]	; 0x24
    eedc:	4606      	mov	r6, r0
    eede:	460d      	mov	r5, r1
    eee0:	b164      	cbz	r4, eefc <_Balloc+0x24>
    eee2:	68e2      	ldr	r2, [r4, #12]
    eee4:	b1a2      	cbz	r2, ef10 <_Balloc+0x38>
    eee6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    eeea:	b1eb      	cbz	r3, ef28 <_Balloc+0x50>
    eeec:	6819      	ldr	r1, [r3, #0]
    eeee:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    eef2:	2200      	movs	r2, #0
    eef4:	60da      	str	r2, [r3, #12]
    eef6:	611a      	str	r2, [r3, #16]
    eef8:	4618      	mov	r0, r3
    eefa:	bd70      	pop	{r4, r5, r6, pc}
    eefc:	2010      	movs	r0, #16
    eefe:	f7ff f953 	bl	e1a8 <malloc>
    ef02:	2300      	movs	r3, #0
    ef04:	4604      	mov	r4, r0
    ef06:	6270      	str	r0, [r6, #36]	; 0x24
    ef08:	60c3      	str	r3, [r0, #12]
    ef0a:	6043      	str	r3, [r0, #4]
    ef0c:	6083      	str	r3, [r0, #8]
    ef0e:	6003      	str	r3, [r0, #0]
    ef10:	2210      	movs	r2, #16
    ef12:	4630      	mov	r0, r6
    ef14:	2104      	movs	r1, #4
    ef16:	f002 f9b3 	bl	11280 <_calloc_r>
    ef1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
    ef1c:	60e0      	str	r0, [r4, #12]
    ef1e:	68da      	ldr	r2, [r3, #12]
    ef20:	2a00      	cmp	r2, #0
    ef22:	d1e0      	bne.n	eee6 <_Balloc+0xe>
    ef24:	4613      	mov	r3, r2
    ef26:	e7e7      	b.n	eef8 <_Balloc+0x20>
    ef28:	2401      	movs	r4, #1
    ef2a:	4630      	mov	r0, r6
    ef2c:	4621      	mov	r1, r4
    ef2e:	40ac      	lsls	r4, r5
    ef30:	1d62      	adds	r2, r4, #5
    ef32:	0092      	lsls	r2, r2, #2
    ef34:	f002 f9a4 	bl	11280 <_calloc_r>
    ef38:	4603      	mov	r3, r0
    ef3a:	2800      	cmp	r0, #0
    ef3c:	d0dc      	beq.n	eef8 <_Balloc+0x20>
    ef3e:	6045      	str	r5, [r0, #4]
    ef40:	6084      	str	r4, [r0, #8]
    ef42:	e7d6      	b.n	eef2 <_Balloc+0x1a>

0000ef44 <__d2b>:
    ef44:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    ef48:	b083      	sub	sp, #12
    ef4a:	2101      	movs	r1, #1
    ef4c:	461d      	mov	r5, r3
    ef4e:	4614      	mov	r4, r2
    ef50:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    ef52:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    ef54:	f7ff ffc0 	bl	eed8 <_Balloc>
    ef58:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    ef5c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    ef60:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    ef64:	4615      	mov	r5, r2
    ef66:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    ef6a:	9300      	str	r3, [sp, #0]
    ef6c:	bf1c      	itt	ne
    ef6e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    ef72:	9300      	strne	r3, [sp, #0]
    ef74:	4680      	mov	r8, r0
    ef76:	2c00      	cmp	r4, #0
    ef78:	d023      	beq.n	efc2 <__d2b+0x7e>
    ef7a:	a802      	add	r0, sp, #8
    ef7c:	f840 4d04 	str.w	r4, [r0, #-4]!
    ef80:	f7ff fe22 	bl	ebc8 <__lo0bits>
    ef84:	4603      	mov	r3, r0
    ef86:	2800      	cmp	r0, #0
    ef88:	d137      	bne.n	effa <__d2b+0xb6>
    ef8a:	9901      	ldr	r1, [sp, #4]
    ef8c:	9a00      	ldr	r2, [sp, #0]
    ef8e:	f8c8 1014 	str.w	r1, [r8, #20]
    ef92:	2a00      	cmp	r2, #0
    ef94:	bf14      	ite	ne
    ef96:	2402      	movne	r4, #2
    ef98:	2401      	moveq	r4, #1
    ef9a:	f8c8 2018 	str.w	r2, [r8, #24]
    ef9e:	f8c8 4010 	str.w	r4, [r8, #16]
    efa2:	f1ba 0f00 	cmp.w	sl, #0
    efa6:	d01b      	beq.n	efe0 <__d2b+0x9c>
    efa8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    efac:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    efb0:	f1aa 0a03 	sub.w	sl, sl, #3
    efb4:	4453      	add	r3, sl
    efb6:	603b      	str	r3, [r7, #0]
    efb8:	6032      	str	r2, [r6, #0]
    efba:	4640      	mov	r0, r8
    efbc:	b003      	add	sp, #12
    efbe:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    efc2:	4668      	mov	r0, sp
    efc4:	f7ff fe00 	bl	ebc8 <__lo0bits>
    efc8:	2301      	movs	r3, #1
    efca:	461c      	mov	r4, r3
    efcc:	f8c8 3010 	str.w	r3, [r8, #16]
    efd0:	9b00      	ldr	r3, [sp, #0]
    efd2:	f8c8 3014 	str.w	r3, [r8, #20]
    efd6:	f100 0320 	add.w	r3, r0, #32
    efda:	f1ba 0f00 	cmp.w	sl, #0
    efde:	d1e3      	bne.n	efa8 <__d2b+0x64>
    efe0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    efe4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    efe8:	3b02      	subs	r3, #2
    efea:	603b      	str	r3, [r7, #0]
    efec:	6910      	ldr	r0, [r2, #16]
    efee:	f7ff fdcb 	bl	eb88 <__hi0bits>
    eff2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    eff6:	6030      	str	r0, [r6, #0]
    eff8:	e7df      	b.n	efba <__d2b+0x76>
    effa:	9a00      	ldr	r2, [sp, #0]
    effc:	f1c0 0120 	rsb	r1, r0, #32
    f000:	fa12 f101 	lsls.w	r1, r2, r1
    f004:	40c2      	lsrs	r2, r0
    f006:	9801      	ldr	r0, [sp, #4]
    f008:	4301      	orrs	r1, r0
    f00a:	f8c8 1014 	str.w	r1, [r8, #20]
    f00e:	9200      	str	r2, [sp, #0]
    f010:	e7bf      	b.n	ef92 <__d2b+0x4e>
    f012:	bf00      	nop

0000f014 <__mdiff>:
    f014:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f018:	6913      	ldr	r3, [r2, #16]
    f01a:	690f      	ldr	r7, [r1, #16]
    f01c:	460c      	mov	r4, r1
    f01e:	4615      	mov	r5, r2
    f020:	1aff      	subs	r7, r7, r3
    f022:	2f00      	cmp	r7, #0
    f024:	d04f      	beq.n	f0c6 <__mdiff+0xb2>
    f026:	db6a      	blt.n	f0fe <__mdiff+0xea>
    f028:	2700      	movs	r7, #0
    f02a:	f101 0614 	add.w	r6, r1, #20
    f02e:	6861      	ldr	r1, [r4, #4]
    f030:	f7ff ff52 	bl	eed8 <_Balloc>
    f034:	f8d5 8010 	ldr.w	r8, [r5, #16]
    f038:	f8d4 c010 	ldr.w	ip, [r4, #16]
    f03c:	f105 0114 	add.w	r1, r5, #20
    f040:	2200      	movs	r2, #0
    f042:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    f046:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    f04a:	f105 0814 	add.w	r8, r5, #20
    f04e:	3414      	adds	r4, #20
    f050:	f100 0314 	add.w	r3, r0, #20
    f054:	60c7      	str	r7, [r0, #12]
    f056:	f851 7b04 	ldr.w	r7, [r1], #4
    f05a:	f856 5b04 	ldr.w	r5, [r6], #4
    f05e:	46bb      	mov	fp, r7
    f060:	fa1f fa87 	uxth.w	sl, r7
    f064:	0c3f      	lsrs	r7, r7, #16
    f066:	fa1f f985 	uxth.w	r9, r5
    f06a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    f06e:	ebca 0a09 	rsb	sl, sl, r9
    f072:	4452      	add	r2, sl
    f074:	eb07 4722 	add.w	r7, r7, r2, asr #16
    f078:	b292      	uxth	r2, r2
    f07a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    f07e:	f843 2b04 	str.w	r2, [r3], #4
    f082:	143a      	asrs	r2, r7, #16
    f084:	4588      	cmp	r8, r1
    f086:	d8e6      	bhi.n	f056 <__mdiff+0x42>
    f088:	42a6      	cmp	r6, r4
    f08a:	d20e      	bcs.n	f0aa <__mdiff+0x96>
    f08c:	f856 1b04 	ldr.w	r1, [r6], #4
    f090:	b28d      	uxth	r5, r1
    f092:	0c09      	lsrs	r1, r1, #16
    f094:	1952      	adds	r2, r2, r5
    f096:	eb01 4122 	add.w	r1, r1, r2, asr #16
    f09a:	b292      	uxth	r2, r2
    f09c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    f0a0:	f843 2b04 	str.w	r2, [r3], #4
    f0a4:	140a      	asrs	r2, r1, #16
    f0a6:	42b4      	cmp	r4, r6
    f0a8:	d8f0      	bhi.n	f08c <__mdiff+0x78>
    f0aa:	f853 2c04 	ldr.w	r2, [r3, #-4]
    f0ae:	b932      	cbnz	r2, f0be <__mdiff+0xaa>
    f0b0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f0b4:	f10c 3cff 	add.w	ip, ip, #4294967295
    f0b8:	3b04      	subs	r3, #4
    f0ba:	2a00      	cmp	r2, #0
    f0bc:	d0f8      	beq.n	f0b0 <__mdiff+0x9c>
    f0be:	f8c0 c010 	str.w	ip, [r0, #16]
    f0c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f0c6:	3304      	adds	r3, #4
    f0c8:	f101 0614 	add.w	r6, r1, #20
    f0cc:	009b      	lsls	r3, r3, #2
    f0ce:	18d2      	adds	r2, r2, r3
    f0d0:	18cb      	adds	r3, r1, r3
    f0d2:	3304      	adds	r3, #4
    f0d4:	3204      	adds	r2, #4
    f0d6:	f853 cc04 	ldr.w	ip, [r3, #-4]
    f0da:	3b04      	subs	r3, #4
    f0dc:	f852 1c04 	ldr.w	r1, [r2, #-4]
    f0e0:	3a04      	subs	r2, #4
    f0e2:	458c      	cmp	ip, r1
    f0e4:	d10a      	bne.n	f0fc <__mdiff+0xe8>
    f0e6:	429e      	cmp	r6, r3
    f0e8:	d3f5      	bcc.n	f0d6 <__mdiff+0xc2>
    f0ea:	2100      	movs	r1, #0
    f0ec:	f7ff fef4 	bl	eed8 <_Balloc>
    f0f0:	2301      	movs	r3, #1
    f0f2:	6103      	str	r3, [r0, #16]
    f0f4:	2300      	movs	r3, #0
    f0f6:	6143      	str	r3, [r0, #20]
    f0f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f0fc:	d297      	bcs.n	f02e <__mdiff+0x1a>
    f0fe:	4623      	mov	r3, r4
    f100:	462c      	mov	r4, r5
    f102:	2701      	movs	r7, #1
    f104:	461d      	mov	r5, r3
    f106:	f104 0614 	add.w	r6, r4, #20
    f10a:	e790      	b.n	f02e <__mdiff+0x1a>

0000f10c <__lshift>:
    f10c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    f110:	690d      	ldr	r5, [r1, #16]
    f112:	688b      	ldr	r3, [r1, #8]
    f114:	1156      	asrs	r6, r2, #5
    f116:	3501      	adds	r5, #1
    f118:	460c      	mov	r4, r1
    f11a:	19ad      	adds	r5, r5, r6
    f11c:	4690      	mov	r8, r2
    f11e:	429d      	cmp	r5, r3
    f120:	4682      	mov	sl, r0
    f122:	6849      	ldr	r1, [r1, #4]
    f124:	dd03      	ble.n	f12e <__lshift+0x22>
    f126:	005b      	lsls	r3, r3, #1
    f128:	3101      	adds	r1, #1
    f12a:	429d      	cmp	r5, r3
    f12c:	dcfb      	bgt.n	f126 <__lshift+0x1a>
    f12e:	4650      	mov	r0, sl
    f130:	f7ff fed2 	bl	eed8 <_Balloc>
    f134:	2e00      	cmp	r6, #0
    f136:	4607      	mov	r7, r0
    f138:	f100 0214 	add.w	r2, r0, #20
    f13c:	dd0a      	ble.n	f154 <__lshift+0x48>
    f13e:	2300      	movs	r3, #0
    f140:	4619      	mov	r1, r3
    f142:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f146:	3301      	adds	r3, #1
    f148:	42b3      	cmp	r3, r6
    f14a:	d1fa      	bne.n	f142 <__lshift+0x36>
    f14c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    f150:	f103 0214 	add.w	r2, r3, #20
    f154:	6920      	ldr	r0, [r4, #16]
    f156:	f104 0314 	add.w	r3, r4, #20
    f15a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    f15e:	3014      	adds	r0, #20
    f160:	f018 081f 	ands.w	r8, r8, #31
    f164:	d01b      	beq.n	f19e <__lshift+0x92>
    f166:	f1c8 0e20 	rsb	lr, r8, #32
    f16a:	2100      	movs	r1, #0
    f16c:	681e      	ldr	r6, [r3, #0]
    f16e:	fa06 fc08 	lsl.w	ip, r6, r8
    f172:	ea41 010c 	orr.w	r1, r1, ip
    f176:	f842 1b04 	str.w	r1, [r2], #4
    f17a:	f853 1b04 	ldr.w	r1, [r3], #4
    f17e:	4298      	cmp	r0, r3
    f180:	fa21 f10e 	lsr.w	r1, r1, lr
    f184:	d8f2      	bhi.n	f16c <__lshift+0x60>
    f186:	6011      	str	r1, [r2, #0]
    f188:	b101      	cbz	r1, f18c <__lshift+0x80>
    f18a:	3501      	adds	r5, #1
    f18c:	4650      	mov	r0, sl
    f18e:	3d01      	subs	r5, #1
    f190:	4621      	mov	r1, r4
    f192:	613d      	str	r5, [r7, #16]
    f194:	f7ff fe84 	bl	eea0 <_Bfree>
    f198:	4638      	mov	r0, r7
    f19a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    f19e:	f853 1008 	ldr.w	r1, [r3, r8]
    f1a2:	f842 1008 	str.w	r1, [r2, r8]
    f1a6:	f108 0804 	add.w	r8, r8, #4
    f1aa:	eb08 0103 	add.w	r1, r8, r3
    f1ae:	4288      	cmp	r0, r1
    f1b0:	d9ec      	bls.n	f18c <__lshift+0x80>
    f1b2:	f853 1008 	ldr.w	r1, [r3, r8]
    f1b6:	f842 1008 	str.w	r1, [r2, r8]
    f1ba:	f108 0804 	add.w	r8, r8, #4
    f1be:	eb08 0103 	add.w	r1, r8, r3
    f1c2:	4288      	cmp	r0, r1
    f1c4:	d8eb      	bhi.n	f19e <__lshift+0x92>
    f1c6:	e7e1      	b.n	f18c <__lshift+0x80>

0000f1c8 <__multiply>:
    f1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f1cc:	f8d1 8010 	ldr.w	r8, [r1, #16]
    f1d0:	6917      	ldr	r7, [r2, #16]
    f1d2:	460d      	mov	r5, r1
    f1d4:	4616      	mov	r6, r2
    f1d6:	b087      	sub	sp, #28
    f1d8:	45b8      	cmp	r8, r7
    f1da:	bfb5      	itete	lt
    f1dc:	4615      	movlt	r5, r2
    f1de:	463b      	movge	r3, r7
    f1e0:	460b      	movlt	r3, r1
    f1e2:	4647      	movge	r7, r8
    f1e4:	bfb4      	ite	lt
    f1e6:	461e      	movlt	r6, r3
    f1e8:	4698      	movge	r8, r3
    f1ea:	68ab      	ldr	r3, [r5, #8]
    f1ec:	eb08 0407 	add.w	r4, r8, r7
    f1f0:	6869      	ldr	r1, [r5, #4]
    f1f2:	429c      	cmp	r4, r3
    f1f4:	bfc8      	it	gt
    f1f6:	3101      	addgt	r1, #1
    f1f8:	f7ff fe6e 	bl	eed8 <_Balloc>
    f1fc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    f200:	f100 0b14 	add.w	fp, r0, #20
    f204:	3314      	adds	r3, #20
    f206:	9003      	str	r0, [sp, #12]
    f208:	459b      	cmp	fp, r3
    f20a:	9304      	str	r3, [sp, #16]
    f20c:	d206      	bcs.n	f21c <__multiply+0x54>
    f20e:	9904      	ldr	r1, [sp, #16]
    f210:	465b      	mov	r3, fp
    f212:	2200      	movs	r2, #0
    f214:	f843 2b04 	str.w	r2, [r3], #4
    f218:	4299      	cmp	r1, r3
    f21a:	d8fb      	bhi.n	f214 <__multiply+0x4c>
    f21c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    f220:	f106 0914 	add.w	r9, r6, #20
    f224:	f108 0814 	add.w	r8, r8, #20
    f228:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    f22c:	3514      	adds	r5, #20
    f22e:	45c1      	cmp	r9, r8
    f230:	f8cd 8004 	str.w	r8, [sp, #4]
    f234:	f10c 0c14 	add.w	ip, ip, #20
    f238:	9502      	str	r5, [sp, #8]
    f23a:	d24b      	bcs.n	f2d4 <__multiply+0x10c>
    f23c:	f04f 0a00 	mov.w	sl, #0
    f240:	9405      	str	r4, [sp, #20]
    f242:	f859 400a 	ldr.w	r4, [r9, sl]
    f246:	eb0a 080b 	add.w	r8, sl, fp
    f24a:	b2a0      	uxth	r0, r4
    f24c:	b1d8      	cbz	r0, f286 <__multiply+0xbe>
    f24e:	9a02      	ldr	r2, [sp, #8]
    f250:	4643      	mov	r3, r8
    f252:	2400      	movs	r4, #0
    f254:	f852 5b04 	ldr.w	r5, [r2], #4
    f258:	6819      	ldr	r1, [r3, #0]
    f25a:	b2af      	uxth	r7, r5
    f25c:	0c2d      	lsrs	r5, r5, #16
    f25e:	b28e      	uxth	r6, r1
    f260:	0c09      	lsrs	r1, r1, #16
    f262:	fb00 6607 	mla	r6, r0, r7, r6
    f266:	fb00 1105 	mla	r1, r0, r5, r1
    f26a:	1936      	adds	r6, r6, r4
    f26c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    f270:	b2b6      	uxth	r6, r6
    f272:	0c0c      	lsrs	r4, r1, #16
    f274:	4594      	cmp	ip, r2
    f276:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    f27a:	f843 6b04 	str.w	r6, [r3], #4
    f27e:	d8e9      	bhi.n	f254 <__multiply+0x8c>
    f280:	601c      	str	r4, [r3, #0]
    f282:	f859 400a 	ldr.w	r4, [r9, sl]
    f286:	0c24      	lsrs	r4, r4, #16
    f288:	d01c      	beq.n	f2c4 <__multiply+0xfc>
    f28a:	f85b 200a 	ldr.w	r2, [fp, sl]
    f28e:	4641      	mov	r1, r8
    f290:	9b02      	ldr	r3, [sp, #8]
    f292:	2500      	movs	r5, #0
    f294:	4610      	mov	r0, r2
    f296:	881e      	ldrh	r6, [r3, #0]
    f298:	b297      	uxth	r7, r2
    f29a:	fb06 5504 	mla	r5, r6, r4, r5
    f29e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    f2a2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    f2a6:	600f      	str	r7, [r1, #0]
    f2a8:	f851 0f04 	ldr.w	r0, [r1, #4]!
    f2ac:	f853 2b04 	ldr.w	r2, [r3], #4
    f2b0:	b286      	uxth	r6, r0
    f2b2:	0c12      	lsrs	r2, r2, #16
    f2b4:	fb02 6204 	mla	r2, r2, r4, r6
    f2b8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    f2bc:	0c15      	lsrs	r5, r2, #16
    f2be:	459c      	cmp	ip, r3
    f2c0:	d8e9      	bhi.n	f296 <__multiply+0xce>
    f2c2:	600a      	str	r2, [r1, #0]
    f2c4:	f10a 0a04 	add.w	sl, sl, #4
    f2c8:	9a01      	ldr	r2, [sp, #4]
    f2ca:	eb0a 0309 	add.w	r3, sl, r9
    f2ce:	429a      	cmp	r2, r3
    f2d0:	d8b7      	bhi.n	f242 <__multiply+0x7a>
    f2d2:	9c05      	ldr	r4, [sp, #20]
    f2d4:	2c00      	cmp	r4, #0
    f2d6:	dd0b      	ble.n	f2f0 <__multiply+0x128>
    f2d8:	9a04      	ldr	r2, [sp, #16]
    f2da:	f852 3c04 	ldr.w	r3, [r2, #-4]
    f2de:	b93b      	cbnz	r3, f2f0 <__multiply+0x128>
    f2e0:	4613      	mov	r3, r2
    f2e2:	e003      	b.n	f2ec <__multiply+0x124>
    f2e4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f2e8:	3b04      	subs	r3, #4
    f2ea:	b90a      	cbnz	r2, f2f0 <__multiply+0x128>
    f2ec:	3c01      	subs	r4, #1
    f2ee:	d1f9      	bne.n	f2e4 <__multiply+0x11c>
    f2f0:	9b03      	ldr	r3, [sp, #12]
    f2f2:	4618      	mov	r0, r3
    f2f4:	611c      	str	r4, [r3, #16]
    f2f6:	b007      	add	sp, #28
    f2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000f2fc <__i2b>:
    f2fc:	b510      	push	{r4, lr}
    f2fe:	460c      	mov	r4, r1
    f300:	2101      	movs	r1, #1
    f302:	f7ff fde9 	bl	eed8 <_Balloc>
    f306:	2201      	movs	r2, #1
    f308:	6144      	str	r4, [r0, #20]
    f30a:	6102      	str	r2, [r0, #16]
    f30c:	bd10      	pop	{r4, pc}
    f30e:	bf00      	nop

0000f310 <__multadd>:
    f310:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    f314:	460d      	mov	r5, r1
    f316:	2100      	movs	r1, #0
    f318:	4606      	mov	r6, r0
    f31a:	692c      	ldr	r4, [r5, #16]
    f31c:	b083      	sub	sp, #12
    f31e:	f105 0814 	add.w	r8, r5, #20
    f322:	4608      	mov	r0, r1
    f324:	f858 7001 	ldr.w	r7, [r8, r1]
    f328:	3001      	adds	r0, #1
    f32a:	fa1f fa87 	uxth.w	sl, r7
    f32e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    f332:	fb0a 3302 	mla	r3, sl, r2, r3
    f336:	fb0c fc02 	mul.w	ip, ip, r2
    f33a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    f33e:	b29b      	uxth	r3, r3
    f340:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    f344:	f848 3001 	str.w	r3, [r8, r1]
    f348:	3104      	adds	r1, #4
    f34a:	4284      	cmp	r4, r0
    f34c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    f350:	dce8      	bgt.n	f324 <__multadd+0x14>
    f352:	b13b      	cbz	r3, f364 <__multadd+0x54>
    f354:	68aa      	ldr	r2, [r5, #8]
    f356:	4294      	cmp	r4, r2
    f358:	da08      	bge.n	f36c <__multadd+0x5c>
    f35a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    f35e:	3401      	adds	r4, #1
    f360:	612c      	str	r4, [r5, #16]
    f362:	6153      	str	r3, [r2, #20]
    f364:	4628      	mov	r0, r5
    f366:	b003      	add	sp, #12
    f368:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    f36c:	6869      	ldr	r1, [r5, #4]
    f36e:	4630      	mov	r0, r6
    f370:	9301      	str	r3, [sp, #4]
    f372:	3101      	adds	r1, #1
    f374:	f7ff fdb0 	bl	eed8 <_Balloc>
    f378:	692a      	ldr	r2, [r5, #16]
    f37a:	f105 010c 	add.w	r1, r5, #12
    f37e:	3202      	adds	r2, #2
    f380:	0092      	lsls	r2, r2, #2
    f382:	4607      	mov	r7, r0
    f384:	300c      	adds	r0, #12
    f386:	f7ff fa6d 	bl	e864 <memcpy>
    f38a:	4629      	mov	r1, r5
    f38c:	4630      	mov	r0, r6
    f38e:	463d      	mov	r5, r7
    f390:	f7ff fd86 	bl	eea0 <_Bfree>
    f394:	9b01      	ldr	r3, [sp, #4]
    f396:	e7e0      	b.n	f35a <__multadd+0x4a>

0000f398 <__pow5mult>:
    f398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f39c:	4615      	mov	r5, r2
    f39e:	f012 0203 	ands.w	r2, r2, #3
    f3a2:	4604      	mov	r4, r0
    f3a4:	4688      	mov	r8, r1
    f3a6:	d12c      	bne.n	f402 <__pow5mult+0x6a>
    f3a8:	10ad      	asrs	r5, r5, #2
    f3aa:	d01e      	beq.n	f3ea <__pow5mult+0x52>
    f3ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
    f3ae:	2e00      	cmp	r6, #0
    f3b0:	d034      	beq.n	f41c <__pow5mult+0x84>
    f3b2:	68b7      	ldr	r7, [r6, #8]
    f3b4:	2f00      	cmp	r7, #0
    f3b6:	d03b      	beq.n	f430 <__pow5mult+0x98>
    f3b8:	f015 0f01 	tst.w	r5, #1
    f3bc:	d108      	bne.n	f3d0 <__pow5mult+0x38>
    f3be:	106d      	asrs	r5, r5, #1
    f3c0:	d013      	beq.n	f3ea <__pow5mult+0x52>
    f3c2:	683e      	ldr	r6, [r7, #0]
    f3c4:	b1a6      	cbz	r6, f3f0 <__pow5mult+0x58>
    f3c6:	4630      	mov	r0, r6
    f3c8:	4607      	mov	r7, r0
    f3ca:	f015 0f01 	tst.w	r5, #1
    f3ce:	d0f6      	beq.n	f3be <__pow5mult+0x26>
    f3d0:	4641      	mov	r1, r8
    f3d2:	463a      	mov	r2, r7
    f3d4:	4620      	mov	r0, r4
    f3d6:	f7ff fef7 	bl	f1c8 <__multiply>
    f3da:	4641      	mov	r1, r8
    f3dc:	4606      	mov	r6, r0
    f3de:	4620      	mov	r0, r4
    f3e0:	f7ff fd5e 	bl	eea0 <_Bfree>
    f3e4:	106d      	asrs	r5, r5, #1
    f3e6:	46b0      	mov	r8, r6
    f3e8:	d1eb      	bne.n	f3c2 <__pow5mult+0x2a>
    f3ea:	4640      	mov	r0, r8
    f3ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f3f0:	4639      	mov	r1, r7
    f3f2:	463a      	mov	r2, r7
    f3f4:	4620      	mov	r0, r4
    f3f6:	f7ff fee7 	bl	f1c8 <__multiply>
    f3fa:	6038      	str	r0, [r7, #0]
    f3fc:	4607      	mov	r7, r0
    f3fe:	6006      	str	r6, [r0, #0]
    f400:	e7e3      	b.n	f3ca <__pow5mult+0x32>
    f402:	f243 0c70 	movw	ip, #12400	; 0x3070
    f406:	2300      	movs	r3, #0
    f408:	f2c0 0c01 	movt	ip, #1
    f40c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    f410:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    f414:	f7ff ff7c 	bl	f310 <__multadd>
    f418:	4680      	mov	r8, r0
    f41a:	e7c5      	b.n	f3a8 <__pow5mult+0x10>
    f41c:	2010      	movs	r0, #16
    f41e:	f7fe fec3 	bl	e1a8 <malloc>
    f422:	2300      	movs	r3, #0
    f424:	4606      	mov	r6, r0
    f426:	6260      	str	r0, [r4, #36]	; 0x24
    f428:	60c3      	str	r3, [r0, #12]
    f42a:	6043      	str	r3, [r0, #4]
    f42c:	6083      	str	r3, [r0, #8]
    f42e:	6003      	str	r3, [r0, #0]
    f430:	4620      	mov	r0, r4
    f432:	f240 2171 	movw	r1, #625	; 0x271
    f436:	f7ff ff61 	bl	f2fc <__i2b>
    f43a:	2300      	movs	r3, #0
    f43c:	60b0      	str	r0, [r6, #8]
    f43e:	4607      	mov	r7, r0
    f440:	6003      	str	r3, [r0, #0]
    f442:	e7b9      	b.n	f3b8 <__pow5mult+0x20>

0000f444 <__s2b>:
    f444:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    f448:	461e      	mov	r6, r3
    f44a:	f648 6339 	movw	r3, #36409	; 0x8e39
    f44e:	f106 0c08 	add.w	ip, r6, #8
    f452:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    f456:	4688      	mov	r8, r1
    f458:	4605      	mov	r5, r0
    f45a:	4617      	mov	r7, r2
    f45c:	fb83 130c 	smull	r1, r3, r3, ip
    f460:	ea4f 7cec 	mov.w	ip, ip, asr #31
    f464:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    f468:	f1bc 0f01 	cmp.w	ip, #1
    f46c:	dd35      	ble.n	f4da <__s2b+0x96>
    f46e:	2100      	movs	r1, #0
    f470:	2201      	movs	r2, #1
    f472:	0052      	lsls	r2, r2, #1
    f474:	3101      	adds	r1, #1
    f476:	4594      	cmp	ip, r2
    f478:	dcfb      	bgt.n	f472 <__s2b+0x2e>
    f47a:	4628      	mov	r0, r5
    f47c:	f7ff fd2c 	bl	eed8 <_Balloc>
    f480:	9b08      	ldr	r3, [sp, #32]
    f482:	6143      	str	r3, [r0, #20]
    f484:	2301      	movs	r3, #1
    f486:	2f09      	cmp	r7, #9
    f488:	6103      	str	r3, [r0, #16]
    f48a:	dd22      	ble.n	f4d2 <__s2b+0x8e>
    f48c:	f108 0a09 	add.w	sl, r8, #9
    f490:	2409      	movs	r4, #9
    f492:	f818 3004 	ldrb.w	r3, [r8, r4]
    f496:	4601      	mov	r1, r0
    f498:	220a      	movs	r2, #10
    f49a:	3401      	adds	r4, #1
    f49c:	3b30      	subs	r3, #48	; 0x30
    f49e:	4628      	mov	r0, r5
    f4a0:	f7ff ff36 	bl	f310 <__multadd>
    f4a4:	42a7      	cmp	r7, r4
    f4a6:	dcf4      	bgt.n	f492 <__s2b+0x4e>
    f4a8:	eb0a 0807 	add.w	r8, sl, r7
    f4ac:	f1a8 0808 	sub.w	r8, r8, #8
    f4b0:	42be      	cmp	r6, r7
    f4b2:	dd0c      	ble.n	f4ce <__s2b+0x8a>
    f4b4:	2400      	movs	r4, #0
    f4b6:	f818 3004 	ldrb.w	r3, [r8, r4]
    f4ba:	4601      	mov	r1, r0
    f4bc:	3401      	adds	r4, #1
    f4be:	220a      	movs	r2, #10
    f4c0:	3b30      	subs	r3, #48	; 0x30
    f4c2:	4628      	mov	r0, r5
    f4c4:	f7ff ff24 	bl	f310 <__multadd>
    f4c8:	19e3      	adds	r3, r4, r7
    f4ca:	429e      	cmp	r6, r3
    f4cc:	dcf3      	bgt.n	f4b6 <__s2b+0x72>
    f4ce:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    f4d2:	f108 080a 	add.w	r8, r8, #10
    f4d6:	2709      	movs	r7, #9
    f4d8:	e7ea      	b.n	f4b0 <__s2b+0x6c>
    f4da:	2100      	movs	r1, #0
    f4dc:	e7cd      	b.n	f47a <__s2b+0x36>
    f4de:	bf00      	nop

0000f4e0 <_realloc_r>:
    f4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f4e4:	4691      	mov	r9, r2
    f4e6:	b083      	sub	sp, #12
    f4e8:	4607      	mov	r7, r0
    f4ea:	460e      	mov	r6, r1
    f4ec:	2900      	cmp	r1, #0
    f4ee:	f000 813a 	beq.w	f766 <_realloc_r+0x286>
    f4f2:	f1a1 0808 	sub.w	r8, r1, #8
    f4f6:	f109 040b 	add.w	r4, r9, #11
    f4fa:	f7ff fb41 	bl	eb80 <__malloc_lock>
    f4fe:	2c16      	cmp	r4, #22
    f500:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f504:	460b      	mov	r3, r1
    f506:	f200 80a0 	bhi.w	f64a <_realloc_r+0x16a>
    f50a:	2210      	movs	r2, #16
    f50c:	2500      	movs	r5, #0
    f50e:	4614      	mov	r4, r2
    f510:	454c      	cmp	r4, r9
    f512:	bf38      	it	cc
    f514:	f045 0501 	orrcc.w	r5, r5, #1
    f518:	2d00      	cmp	r5, #0
    f51a:	f040 812a 	bne.w	f772 <_realloc_r+0x292>
    f51e:	f021 0a03 	bic.w	sl, r1, #3
    f522:	4592      	cmp	sl, r2
    f524:	bfa2      	ittt	ge
    f526:	4640      	movge	r0, r8
    f528:	4655      	movge	r5, sl
    f52a:	f108 0808 	addge.w	r8, r8, #8
    f52e:	da75      	bge.n	f61c <_realloc_r+0x13c>
    f530:	f240 1378 	movw	r3, #376	; 0x178
    f534:	eb08 000a 	add.w	r0, r8, sl
    f538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f53c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    f540:	4586      	cmp	lr, r0
    f542:	f000 811a 	beq.w	f77a <_realloc_r+0x29a>
    f546:	f8d0 c004 	ldr.w	ip, [r0, #4]
    f54a:	f02c 0b01 	bic.w	fp, ip, #1
    f54e:	4483      	add	fp, r0
    f550:	f8db b004 	ldr.w	fp, [fp, #4]
    f554:	f01b 0f01 	tst.w	fp, #1
    f558:	d07c      	beq.n	f654 <_realloc_r+0x174>
    f55a:	46ac      	mov	ip, r5
    f55c:	4628      	mov	r0, r5
    f55e:	f011 0f01 	tst.w	r1, #1
    f562:	f040 809b 	bne.w	f69c <_realloc_r+0x1bc>
    f566:	f856 1c08 	ldr.w	r1, [r6, #-8]
    f56a:	ebc1 0b08 	rsb	fp, r1, r8
    f56e:	f8db 5004 	ldr.w	r5, [fp, #4]
    f572:	f025 0503 	bic.w	r5, r5, #3
    f576:	2800      	cmp	r0, #0
    f578:	f000 80dd 	beq.w	f736 <_realloc_r+0x256>
    f57c:	4570      	cmp	r0, lr
    f57e:	f000 811f 	beq.w	f7c0 <_realloc_r+0x2e0>
    f582:	eb05 030a 	add.w	r3, r5, sl
    f586:	eb0c 0503 	add.w	r5, ip, r3
    f58a:	4295      	cmp	r5, r2
    f58c:	bfb8      	it	lt
    f58e:	461d      	movlt	r5, r3
    f590:	f2c0 80d2 	blt.w	f738 <_realloc_r+0x258>
    f594:	6881      	ldr	r1, [r0, #8]
    f596:	465b      	mov	r3, fp
    f598:	68c0      	ldr	r0, [r0, #12]
    f59a:	f1aa 0204 	sub.w	r2, sl, #4
    f59e:	2a24      	cmp	r2, #36	; 0x24
    f5a0:	6081      	str	r1, [r0, #8]
    f5a2:	60c8      	str	r0, [r1, #12]
    f5a4:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f5a8:	f8db 000c 	ldr.w	r0, [fp, #12]
    f5ac:	6081      	str	r1, [r0, #8]
    f5ae:	60c8      	str	r0, [r1, #12]
    f5b0:	f200 80d0 	bhi.w	f754 <_realloc_r+0x274>
    f5b4:	2a13      	cmp	r2, #19
    f5b6:	469c      	mov	ip, r3
    f5b8:	d921      	bls.n	f5fe <_realloc_r+0x11e>
    f5ba:	4631      	mov	r1, r6
    f5bc:	f10b 0c10 	add.w	ip, fp, #16
    f5c0:	f851 0b04 	ldr.w	r0, [r1], #4
    f5c4:	f8cb 0008 	str.w	r0, [fp, #8]
    f5c8:	6870      	ldr	r0, [r6, #4]
    f5ca:	1d0e      	adds	r6, r1, #4
    f5cc:	2a1b      	cmp	r2, #27
    f5ce:	f8cb 000c 	str.w	r0, [fp, #12]
    f5d2:	d914      	bls.n	f5fe <_realloc_r+0x11e>
    f5d4:	6848      	ldr	r0, [r1, #4]
    f5d6:	1d31      	adds	r1, r6, #4
    f5d8:	f10b 0c18 	add.w	ip, fp, #24
    f5dc:	f8cb 0010 	str.w	r0, [fp, #16]
    f5e0:	6870      	ldr	r0, [r6, #4]
    f5e2:	1d0e      	adds	r6, r1, #4
    f5e4:	2a24      	cmp	r2, #36	; 0x24
    f5e6:	f8cb 0014 	str.w	r0, [fp, #20]
    f5ea:	d108      	bne.n	f5fe <_realloc_r+0x11e>
    f5ec:	684a      	ldr	r2, [r1, #4]
    f5ee:	f10b 0c20 	add.w	ip, fp, #32
    f5f2:	f8cb 2018 	str.w	r2, [fp, #24]
    f5f6:	6872      	ldr	r2, [r6, #4]
    f5f8:	3608      	adds	r6, #8
    f5fa:	f8cb 201c 	str.w	r2, [fp, #28]
    f5fe:	4631      	mov	r1, r6
    f600:	4698      	mov	r8, r3
    f602:	4662      	mov	r2, ip
    f604:	4658      	mov	r0, fp
    f606:	f851 3b04 	ldr.w	r3, [r1], #4
    f60a:	f842 3b04 	str.w	r3, [r2], #4
    f60e:	6873      	ldr	r3, [r6, #4]
    f610:	f8cc 3004 	str.w	r3, [ip, #4]
    f614:	684b      	ldr	r3, [r1, #4]
    f616:	6053      	str	r3, [r2, #4]
    f618:	f8db 3004 	ldr.w	r3, [fp, #4]
    f61c:	ebc4 0c05 	rsb	ip, r4, r5
    f620:	f1bc 0f0f 	cmp.w	ip, #15
    f624:	d826      	bhi.n	f674 <_realloc_r+0x194>
    f626:	1942      	adds	r2, r0, r5
    f628:	f003 0301 	and.w	r3, r3, #1
    f62c:	ea43 0505 	orr.w	r5, r3, r5
    f630:	6045      	str	r5, [r0, #4]
    f632:	6853      	ldr	r3, [r2, #4]
    f634:	f043 0301 	orr.w	r3, r3, #1
    f638:	6053      	str	r3, [r2, #4]
    f63a:	4638      	mov	r0, r7
    f63c:	4645      	mov	r5, r8
    f63e:	f7ff faa1 	bl	eb84 <__malloc_unlock>
    f642:	4628      	mov	r0, r5
    f644:	b003      	add	sp, #12
    f646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f64a:	f024 0407 	bic.w	r4, r4, #7
    f64e:	4622      	mov	r2, r4
    f650:	0fe5      	lsrs	r5, r4, #31
    f652:	e75d      	b.n	f510 <_realloc_r+0x30>
    f654:	f02c 0c03 	bic.w	ip, ip, #3
    f658:	eb0c 050a 	add.w	r5, ip, sl
    f65c:	4295      	cmp	r5, r2
    f65e:	f6ff af7e 	blt.w	f55e <_realloc_r+0x7e>
    f662:	6882      	ldr	r2, [r0, #8]
    f664:	460b      	mov	r3, r1
    f666:	68c1      	ldr	r1, [r0, #12]
    f668:	4640      	mov	r0, r8
    f66a:	f108 0808 	add.w	r8, r8, #8
    f66e:	608a      	str	r2, [r1, #8]
    f670:	60d1      	str	r1, [r2, #12]
    f672:	e7d3      	b.n	f61c <_realloc_r+0x13c>
    f674:	1901      	adds	r1, r0, r4
    f676:	f003 0301 	and.w	r3, r3, #1
    f67a:	eb01 020c 	add.w	r2, r1, ip
    f67e:	ea43 0404 	orr.w	r4, r3, r4
    f682:	f04c 0301 	orr.w	r3, ip, #1
    f686:	6044      	str	r4, [r0, #4]
    f688:	604b      	str	r3, [r1, #4]
    f68a:	4638      	mov	r0, r7
    f68c:	6853      	ldr	r3, [r2, #4]
    f68e:	3108      	adds	r1, #8
    f690:	f043 0301 	orr.w	r3, r3, #1
    f694:	6053      	str	r3, [r2, #4]
    f696:	f7fe f9ff 	bl	da98 <_free_r>
    f69a:	e7ce      	b.n	f63a <_realloc_r+0x15a>
    f69c:	4649      	mov	r1, r9
    f69e:	4638      	mov	r0, r7
    f6a0:	f7fe fd8a 	bl	e1b8 <_malloc_r>
    f6a4:	4605      	mov	r5, r0
    f6a6:	2800      	cmp	r0, #0
    f6a8:	d041      	beq.n	f72e <_realloc_r+0x24e>
    f6aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
    f6ae:	f1a0 0208 	sub.w	r2, r0, #8
    f6b2:	f023 0101 	bic.w	r1, r3, #1
    f6b6:	4441      	add	r1, r8
    f6b8:	428a      	cmp	r2, r1
    f6ba:	f000 80d7 	beq.w	f86c <_realloc_r+0x38c>
    f6be:	f1aa 0204 	sub.w	r2, sl, #4
    f6c2:	4631      	mov	r1, r6
    f6c4:	2a24      	cmp	r2, #36	; 0x24
    f6c6:	d878      	bhi.n	f7ba <_realloc_r+0x2da>
    f6c8:	2a13      	cmp	r2, #19
    f6ca:	4603      	mov	r3, r0
    f6cc:	d921      	bls.n	f712 <_realloc_r+0x232>
    f6ce:	4634      	mov	r4, r6
    f6d0:	f854 3b04 	ldr.w	r3, [r4], #4
    f6d4:	1d21      	adds	r1, r4, #4
    f6d6:	f840 3b04 	str.w	r3, [r0], #4
    f6da:	1d03      	adds	r3, r0, #4
    f6dc:	f8d6 c004 	ldr.w	ip, [r6, #4]
    f6e0:	2a1b      	cmp	r2, #27
    f6e2:	f8c5 c004 	str.w	ip, [r5, #4]
    f6e6:	d914      	bls.n	f712 <_realloc_r+0x232>
    f6e8:	f8d4 e004 	ldr.w	lr, [r4, #4]
    f6ec:	1d1c      	adds	r4, r3, #4
    f6ee:	f101 0c04 	add.w	ip, r1, #4
    f6f2:	f8c0 e004 	str.w	lr, [r0, #4]
    f6f6:	6848      	ldr	r0, [r1, #4]
    f6f8:	f10c 0104 	add.w	r1, ip, #4
    f6fc:	6058      	str	r0, [r3, #4]
    f6fe:	1d23      	adds	r3, r4, #4
    f700:	2a24      	cmp	r2, #36	; 0x24
    f702:	d106      	bne.n	f712 <_realloc_r+0x232>
    f704:	f8dc 2004 	ldr.w	r2, [ip, #4]
    f708:	6062      	str	r2, [r4, #4]
    f70a:	684a      	ldr	r2, [r1, #4]
    f70c:	3108      	adds	r1, #8
    f70e:	605a      	str	r2, [r3, #4]
    f710:	3308      	adds	r3, #8
    f712:	4608      	mov	r0, r1
    f714:	461a      	mov	r2, r3
    f716:	f850 4b04 	ldr.w	r4, [r0], #4
    f71a:	f842 4b04 	str.w	r4, [r2], #4
    f71e:	6849      	ldr	r1, [r1, #4]
    f720:	6059      	str	r1, [r3, #4]
    f722:	6843      	ldr	r3, [r0, #4]
    f724:	6053      	str	r3, [r2, #4]
    f726:	4631      	mov	r1, r6
    f728:	4638      	mov	r0, r7
    f72a:	f7fe f9b5 	bl	da98 <_free_r>
    f72e:	4638      	mov	r0, r7
    f730:	f7ff fa28 	bl	eb84 <__malloc_unlock>
    f734:	e785      	b.n	f642 <_realloc_r+0x162>
    f736:	4455      	add	r5, sl
    f738:	4295      	cmp	r5, r2
    f73a:	dbaf      	blt.n	f69c <_realloc_r+0x1bc>
    f73c:	465b      	mov	r3, fp
    f73e:	f8db 000c 	ldr.w	r0, [fp, #12]
    f742:	f1aa 0204 	sub.w	r2, sl, #4
    f746:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f74a:	2a24      	cmp	r2, #36	; 0x24
    f74c:	6081      	str	r1, [r0, #8]
    f74e:	60c8      	str	r0, [r1, #12]
    f750:	f67f af30 	bls.w	f5b4 <_realloc_r+0xd4>
    f754:	4618      	mov	r0, r3
    f756:	4631      	mov	r1, r6
    f758:	4698      	mov	r8, r3
    f75a:	f7ff f94b 	bl	e9f4 <memmove>
    f75e:	4658      	mov	r0, fp
    f760:	f8db 3004 	ldr.w	r3, [fp, #4]
    f764:	e75a      	b.n	f61c <_realloc_r+0x13c>
    f766:	4611      	mov	r1, r2
    f768:	b003      	add	sp, #12
    f76a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f76e:	f7fe bd23 	b.w	e1b8 <_malloc_r>
    f772:	230c      	movs	r3, #12
    f774:	2500      	movs	r5, #0
    f776:	603b      	str	r3, [r7, #0]
    f778:	e763      	b.n	f642 <_realloc_r+0x162>
    f77a:	f8de 5004 	ldr.w	r5, [lr, #4]
    f77e:	f104 0b10 	add.w	fp, r4, #16
    f782:	f025 0c03 	bic.w	ip, r5, #3
    f786:	eb0c 000a 	add.w	r0, ip, sl
    f78a:	4558      	cmp	r0, fp
    f78c:	bfb8      	it	lt
    f78e:	4670      	movlt	r0, lr
    f790:	f6ff aee5 	blt.w	f55e <_realloc_r+0x7e>
    f794:	eb08 0204 	add.w	r2, r8, r4
    f798:	1b01      	subs	r1, r0, r4
    f79a:	f041 0101 	orr.w	r1, r1, #1
    f79e:	609a      	str	r2, [r3, #8]
    f7a0:	6051      	str	r1, [r2, #4]
    f7a2:	4638      	mov	r0, r7
    f7a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f7a8:	4635      	mov	r5, r6
    f7aa:	f001 0301 	and.w	r3, r1, #1
    f7ae:	431c      	orrs	r4, r3
    f7b0:	f8c8 4004 	str.w	r4, [r8, #4]
    f7b4:	f7ff f9e6 	bl	eb84 <__malloc_unlock>
    f7b8:	e743      	b.n	f642 <_realloc_r+0x162>
    f7ba:	f7ff f91b 	bl	e9f4 <memmove>
    f7be:	e7b2      	b.n	f726 <_realloc_r+0x246>
    f7c0:	4455      	add	r5, sl
    f7c2:	f104 0110 	add.w	r1, r4, #16
    f7c6:	44ac      	add	ip, r5
    f7c8:	458c      	cmp	ip, r1
    f7ca:	dbb5      	blt.n	f738 <_realloc_r+0x258>
    f7cc:	465d      	mov	r5, fp
    f7ce:	f8db 000c 	ldr.w	r0, [fp, #12]
    f7d2:	f1aa 0204 	sub.w	r2, sl, #4
    f7d6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    f7da:	2a24      	cmp	r2, #36	; 0x24
    f7dc:	6081      	str	r1, [r0, #8]
    f7de:	60c8      	str	r0, [r1, #12]
    f7e0:	d84c      	bhi.n	f87c <_realloc_r+0x39c>
    f7e2:	2a13      	cmp	r2, #19
    f7e4:	4628      	mov	r0, r5
    f7e6:	d924      	bls.n	f832 <_realloc_r+0x352>
    f7e8:	4631      	mov	r1, r6
    f7ea:	f10b 0010 	add.w	r0, fp, #16
    f7ee:	f851 eb04 	ldr.w	lr, [r1], #4
    f7f2:	f8cb e008 	str.w	lr, [fp, #8]
    f7f6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f7fa:	1d0e      	adds	r6, r1, #4
    f7fc:	2a1b      	cmp	r2, #27
    f7fe:	f8cb e00c 	str.w	lr, [fp, #12]
    f802:	d916      	bls.n	f832 <_realloc_r+0x352>
    f804:	f8d1 e004 	ldr.w	lr, [r1, #4]
    f808:	1d31      	adds	r1, r6, #4
    f80a:	f10b 0018 	add.w	r0, fp, #24
    f80e:	f8cb e010 	str.w	lr, [fp, #16]
    f812:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f816:	1d0e      	adds	r6, r1, #4
    f818:	2a24      	cmp	r2, #36	; 0x24
    f81a:	f8cb e014 	str.w	lr, [fp, #20]
    f81e:	d108      	bne.n	f832 <_realloc_r+0x352>
    f820:	684a      	ldr	r2, [r1, #4]
    f822:	f10b 0020 	add.w	r0, fp, #32
    f826:	f8cb 2018 	str.w	r2, [fp, #24]
    f82a:	6872      	ldr	r2, [r6, #4]
    f82c:	3608      	adds	r6, #8
    f82e:	f8cb 201c 	str.w	r2, [fp, #28]
    f832:	4631      	mov	r1, r6
    f834:	4602      	mov	r2, r0
    f836:	f851 eb04 	ldr.w	lr, [r1], #4
    f83a:	f842 eb04 	str.w	lr, [r2], #4
    f83e:	6876      	ldr	r6, [r6, #4]
    f840:	6046      	str	r6, [r0, #4]
    f842:	6849      	ldr	r1, [r1, #4]
    f844:	6051      	str	r1, [r2, #4]
    f846:	eb0b 0204 	add.w	r2, fp, r4
    f84a:	ebc4 010c 	rsb	r1, r4, ip
    f84e:	f041 0101 	orr.w	r1, r1, #1
    f852:	609a      	str	r2, [r3, #8]
    f854:	6051      	str	r1, [r2, #4]
    f856:	4638      	mov	r0, r7
    f858:	f8db 1004 	ldr.w	r1, [fp, #4]
    f85c:	f001 0301 	and.w	r3, r1, #1
    f860:	431c      	orrs	r4, r3
    f862:	f8cb 4004 	str.w	r4, [fp, #4]
    f866:	f7ff f98d 	bl	eb84 <__malloc_unlock>
    f86a:	e6ea      	b.n	f642 <_realloc_r+0x162>
    f86c:	6855      	ldr	r5, [r2, #4]
    f86e:	4640      	mov	r0, r8
    f870:	f108 0808 	add.w	r8, r8, #8
    f874:	f025 0503 	bic.w	r5, r5, #3
    f878:	4455      	add	r5, sl
    f87a:	e6cf      	b.n	f61c <_realloc_r+0x13c>
    f87c:	4631      	mov	r1, r6
    f87e:	4628      	mov	r0, r5
    f880:	9300      	str	r3, [sp, #0]
    f882:	f8cd c004 	str.w	ip, [sp, #4]
    f886:	f7ff f8b5 	bl	e9f4 <memmove>
    f88a:	f8dd c004 	ldr.w	ip, [sp, #4]
    f88e:	9b00      	ldr	r3, [sp, #0]
    f890:	e7d9      	b.n	f846 <_realloc_r+0x366>
    f892:	bf00      	nop

0000f894 <__isinfd>:
    f894:	4602      	mov	r2, r0
    f896:	4240      	negs	r0, r0
    f898:	ea40 0302 	orr.w	r3, r0, r2
    f89c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f8a0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    f8a4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    f8a8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    f8ac:	4258      	negs	r0, r3
    f8ae:	ea40 0303 	orr.w	r3, r0, r3
    f8b2:	17d8      	asrs	r0, r3, #31
    f8b4:	3001      	adds	r0, #1
    f8b6:	4770      	bx	lr

0000f8b8 <__isnand>:
    f8b8:	4602      	mov	r2, r0
    f8ba:	4240      	negs	r0, r0
    f8bc:	4310      	orrs	r0, r2
    f8be:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f8c2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    f8c6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    f8ca:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    f8ce:	0fc0      	lsrs	r0, r0, #31
    f8d0:	4770      	bx	lr
    f8d2:	bf00      	nop

0000f8d4 <_sbrk_r>:
    f8d4:	b538      	push	{r3, r4, r5, lr}
    f8d6:	f240 748c 	movw	r4, #1932	; 0x78c
    f8da:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f8de:	4605      	mov	r5, r0
    f8e0:	4608      	mov	r0, r1
    f8e2:	2300      	movs	r3, #0
    f8e4:	6023      	str	r3, [r4, #0]
    f8e6:	f7f7 ffa3 	bl	7830 <_sbrk>
    f8ea:	f1b0 3fff 	cmp.w	r0, #4294967295
    f8ee:	d000      	beq.n	f8f2 <_sbrk_r+0x1e>
    f8f0:	bd38      	pop	{r3, r4, r5, pc}
    f8f2:	6823      	ldr	r3, [r4, #0]
    f8f4:	2b00      	cmp	r3, #0
    f8f6:	d0fb      	beq.n	f8f0 <_sbrk_r+0x1c>
    f8f8:	602b      	str	r3, [r5, #0]
    f8fa:	bd38      	pop	{r3, r4, r5, pc}

0000f8fc <__sccl>:
    f8fc:	4602      	mov	r2, r0
    f8fe:	4608      	mov	r0, r1
    f900:	b470      	push	{r4, r5, r6}
    f902:	f810 4b01 	ldrb.w	r4, [r0], #1
    f906:	2c5e      	cmp	r4, #94	; 0x5e
    f908:	d02e      	beq.n	f968 <__sccl+0x6c>
    f90a:	2100      	movs	r1, #0
    f90c:	2300      	movs	r3, #0
    f90e:	54d1      	strb	r1, [r2, r3]
    f910:	3301      	adds	r3, #1
    f912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    f916:	d1fa      	bne.n	f90e <__sccl+0x12>
    f918:	b18c      	cbz	r4, f93e <__sccl+0x42>
    f91a:	f081 0c01 	eor.w	ip, r1, #1
    f91e:	4601      	mov	r1, r0
    f920:	f802 c004 	strb.w	ip, [r2, r4]
    f924:	4608      	mov	r0, r1
    f926:	f810 3b01 	ldrb.w	r3, [r0], #1
    f92a:	2b2d      	cmp	r3, #45	; 0x2d
    f92c:	d009      	beq.n	f942 <__sccl+0x46>
    f92e:	2b5d      	cmp	r3, #93	; 0x5d
    f930:	d001      	beq.n	f936 <__sccl+0x3a>
    f932:	b913      	cbnz	r3, f93a <__sccl+0x3e>
    f934:	4608      	mov	r0, r1
    f936:	bc70      	pop	{r4, r5, r6}
    f938:	4770      	bx	lr
    f93a:	461c      	mov	r4, r3
    f93c:	e7ef      	b.n	f91e <__sccl+0x22>
    f93e:	3801      	subs	r0, #1
    f940:	e7f9      	b.n	f936 <__sccl+0x3a>
    f942:	784d      	ldrb	r5, [r1, #1]
    f944:	2d5d      	cmp	r5, #93	; 0x5d
    f946:	bf14      	ite	ne
    f948:	2600      	movne	r6, #0
    f94a:	2601      	moveq	r6, #1
    f94c:	42a5      	cmp	r5, r4
    f94e:	bfb8      	it	lt
    f950:	f046 0601 	orrlt.w	r6, r6, #1
    f954:	2e00      	cmp	r6, #0
    f956:	d1f0      	bne.n	f93a <__sccl+0x3e>
    f958:	1913      	adds	r3, r2, r4
    f95a:	3401      	adds	r4, #1
    f95c:	f803 cf01 	strb.w	ip, [r3, #1]!
    f960:	42a5      	cmp	r5, r4
    f962:	dcfa      	bgt.n	f95a <__sccl+0x5e>
    f964:	3102      	adds	r1, #2
    f966:	e7dd      	b.n	f924 <__sccl+0x28>
    f968:	784c      	ldrb	r4, [r1, #1]
    f96a:	3001      	adds	r0, #1
    f96c:	2101      	movs	r1, #1
    f96e:	e7cd      	b.n	f90c <__sccl+0x10>

0000f970 <nanf>:
    f970:	f240 0000 	movw	r0, #0
    f974:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    f978:	4770      	bx	lr
    f97a:	bf00      	nop

0000f97c <__sclose>:
    f97c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f980:	f001 bcac 	b.w	112dc <_close_r>

0000f984 <__sseek>:
    f984:	b510      	push	{r4, lr}
    f986:	460c      	mov	r4, r1
    f988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f98c:	f002 f8fc 	bl	11b88 <_lseek_r>
    f990:	89a3      	ldrh	r3, [r4, #12]
    f992:	f1b0 3fff 	cmp.w	r0, #4294967295
    f996:	bf15      	itete	ne
    f998:	6560      	strne	r0, [r4, #84]	; 0x54
    f99a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    f99e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    f9a2:	81a3      	strheq	r3, [r4, #12]
    f9a4:	bf18      	it	ne
    f9a6:	81a3      	strhne	r3, [r4, #12]
    f9a8:	bd10      	pop	{r4, pc}
    f9aa:	bf00      	nop

0000f9ac <__swrite>:
    f9ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f9b0:	461d      	mov	r5, r3
    f9b2:	898b      	ldrh	r3, [r1, #12]
    f9b4:	460c      	mov	r4, r1
    f9b6:	4616      	mov	r6, r2
    f9b8:	4607      	mov	r7, r0
    f9ba:	f413 7f80 	tst.w	r3, #256	; 0x100
    f9be:	d006      	beq.n	f9ce <__swrite+0x22>
    f9c0:	2302      	movs	r3, #2
    f9c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f9c6:	2200      	movs	r2, #0
    f9c8:	f002 f8de 	bl	11b88 <_lseek_r>
    f9cc:	89a3      	ldrh	r3, [r4, #12]
    f9ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    f9d2:	4638      	mov	r0, r7
    f9d4:	81a3      	strh	r3, [r4, #12]
    f9d6:	4632      	mov	r2, r6
    f9d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    f9dc:	462b      	mov	r3, r5
    f9de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f9e2:	f7f7 bef7 	b.w	77d4 <_write_r>
    f9e6:	bf00      	nop

0000f9e8 <__sread>:
    f9e8:	b510      	push	{r4, lr}
    f9ea:	460c      	mov	r4, r1
    f9ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f9f0:	f002 f8e0 	bl	11bb4 <_read_r>
    f9f4:	2800      	cmp	r0, #0
    f9f6:	db03      	blt.n	fa00 <__sread+0x18>
    f9f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    f9fa:	181b      	adds	r3, r3, r0
    f9fc:	6563      	str	r3, [r4, #84]	; 0x54
    f9fe:	bd10      	pop	{r4, pc}
    fa00:	89a3      	ldrh	r3, [r4, #12]
    fa02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    fa06:	81a3      	strh	r3, [r4, #12]
    fa08:	bd10      	pop	{r4, pc}
    fa0a:	bf00      	nop

0000fa0c <strcmp>:
    fa0c:	ea80 0201 	eor.w	r2, r0, r1
    fa10:	f012 0f03 	tst.w	r2, #3
    fa14:	d13a      	bne.n	fa8c <strcmp_unaligned>
    fa16:	f010 0203 	ands.w	r2, r0, #3
    fa1a:	f020 0003 	bic.w	r0, r0, #3
    fa1e:	f021 0103 	bic.w	r1, r1, #3
    fa22:	f850 cb04 	ldr.w	ip, [r0], #4
    fa26:	bf08      	it	eq
    fa28:	f851 3b04 	ldreq.w	r3, [r1], #4
    fa2c:	d00d      	beq.n	fa4a <strcmp+0x3e>
    fa2e:	f082 0203 	eor.w	r2, r2, #3
    fa32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    fa36:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    fa3a:	fa23 f202 	lsr.w	r2, r3, r2
    fa3e:	f851 3b04 	ldr.w	r3, [r1], #4
    fa42:	ea4c 0c02 	orr.w	ip, ip, r2
    fa46:	ea43 0302 	orr.w	r3, r3, r2
    fa4a:	bf00      	nop
    fa4c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    fa50:	459c      	cmp	ip, r3
    fa52:	bf01      	itttt	eq
    fa54:	ea22 020c 	biceq.w	r2, r2, ip
    fa58:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    fa5c:	f850 cb04 	ldreq.w	ip, [r0], #4
    fa60:	f851 3b04 	ldreq.w	r3, [r1], #4
    fa64:	d0f2      	beq.n	fa4c <strcmp+0x40>
    fa66:	ea4f 600c 	mov.w	r0, ip, lsl #24
    fa6a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    fa6e:	2801      	cmp	r0, #1
    fa70:	bf28      	it	cs
    fa72:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    fa76:	bf08      	it	eq
    fa78:	0a1b      	lsreq	r3, r3, #8
    fa7a:	d0f4      	beq.n	fa66 <strcmp+0x5a>
    fa7c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    fa80:	ea4f 6010 	mov.w	r0, r0, lsr #24
    fa84:	eba0 0003 	sub.w	r0, r0, r3
    fa88:	4770      	bx	lr
    fa8a:	bf00      	nop

0000fa8c <strcmp_unaligned>:
    fa8c:	f010 0f03 	tst.w	r0, #3
    fa90:	d00a      	beq.n	faa8 <strcmp_unaligned+0x1c>
    fa92:	f810 2b01 	ldrb.w	r2, [r0], #1
    fa96:	f811 3b01 	ldrb.w	r3, [r1], #1
    fa9a:	2a01      	cmp	r2, #1
    fa9c:	bf28      	it	cs
    fa9e:	429a      	cmpcs	r2, r3
    faa0:	d0f4      	beq.n	fa8c <strcmp_unaligned>
    faa2:	eba2 0003 	sub.w	r0, r2, r3
    faa6:	4770      	bx	lr
    faa8:	f84d 5d04 	str.w	r5, [sp, #-4]!
    faac:	f84d 4d04 	str.w	r4, [sp, #-4]!
    fab0:	f04f 0201 	mov.w	r2, #1
    fab4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    fab8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    fabc:	f001 0c03 	and.w	ip, r1, #3
    fac0:	f021 0103 	bic.w	r1, r1, #3
    fac4:	f850 4b04 	ldr.w	r4, [r0], #4
    fac8:	f851 5b04 	ldr.w	r5, [r1], #4
    facc:	f1bc 0f02 	cmp.w	ip, #2
    fad0:	d026      	beq.n	fb20 <strcmp_unaligned+0x94>
    fad2:	d84b      	bhi.n	fb6c <strcmp_unaligned+0xe0>
    fad4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    fad8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    fadc:	eba4 0302 	sub.w	r3, r4, r2
    fae0:	ea23 0304 	bic.w	r3, r3, r4
    fae4:	d10d      	bne.n	fb02 <strcmp_unaligned+0x76>
    fae6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    faea:	bf08      	it	eq
    faec:	f851 5b04 	ldreq.w	r5, [r1], #4
    faf0:	d10a      	bne.n	fb08 <strcmp_unaligned+0x7c>
    faf2:	ea8c 0c04 	eor.w	ip, ip, r4
    faf6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    fafa:	d10c      	bne.n	fb16 <strcmp_unaligned+0x8a>
    fafc:	f850 4b04 	ldr.w	r4, [r0], #4
    fb00:	e7e8      	b.n	fad4 <strcmp_unaligned+0x48>
    fb02:	ea4f 2515 	mov.w	r5, r5, lsr #8
    fb06:	e05c      	b.n	fbc2 <strcmp_unaligned+0x136>
    fb08:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    fb0c:	d152      	bne.n	fbb4 <strcmp_unaligned+0x128>
    fb0e:	780d      	ldrb	r5, [r1, #0]
    fb10:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    fb14:	e055      	b.n	fbc2 <strcmp_unaligned+0x136>
    fb16:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    fb1a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    fb1e:	e050      	b.n	fbc2 <strcmp_unaligned+0x136>
    fb20:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    fb24:	eba4 0302 	sub.w	r3, r4, r2
    fb28:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    fb2c:	ea23 0304 	bic.w	r3, r3, r4
    fb30:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    fb34:	d117      	bne.n	fb66 <strcmp_unaligned+0xda>
    fb36:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fb3a:	bf08      	it	eq
    fb3c:	f851 5b04 	ldreq.w	r5, [r1], #4
    fb40:	d107      	bne.n	fb52 <strcmp_unaligned+0xc6>
    fb42:	ea8c 0c04 	eor.w	ip, ip, r4
    fb46:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    fb4a:	d108      	bne.n	fb5e <strcmp_unaligned+0xd2>
    fb4c:	f850 4b04 	ldr.w	r4, [r0], #4
    fb50:	e7e6      	b.n	fb20 <strcmp_unaligned+0x94>
    fb52:	041b      	lsls	r3, r3, #16
    fb54:	d12e      	bne.n	fbb4 <strcmp_unaligned+0x128>
    fb56:	880d      	ldrh	r5, [r1, #0]
    fb58:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    fb5c:	e031      	b.n	fbc2 <strcmp_unaligned+0x136>
    fb5e:	ea4f 4505 	mov.w	r5, r5, lsl #16
    fb62:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    fb66:	ea4f 4515 	mov.w	r5, r5, lsr #16
    fb6a:	e02a      	b.n	fbc2 <strcmp_unaligned+0x136>
    fb6c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    fb70:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    fb74:	eba4 0302 	sub.w	r3, r4, r2
    fb78:	ea23 0304 	bic.w	r3, r3, r4
    fb7c:	d10d      	bne.n	fb9a <strcmp_unaligned+0x10e>
    fb7e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fb82:	bf08      	it	eq
    fb84:	f851 5b04 	ldreq.w	r5, [r1], #4
    fb88:	d10a      	bne.n	fba0 <strcmp_unaligned+0x114>
    fb8a:	ea8c 0c04 	eor.w	ip, ip, r4
    fb8e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    fb92:	d10a      	bne.n	fbaa <strcmp_unaligned+0x11e>
    fb94:	f850 4b04 	ldr.w	r4, [r0], #4
    fb98:	e7e8      	b.n	fb6c <strcmp_unaligned+0xe0>
    fb9a:	ea4f 6515 	mov.w	r5, r5, lsr #24
    fb9e:	e010      	b.n	fbc2 <strcmp_unaligned+0x136>
    fba0:	f014 0fff 	tst.w	r4, #255	; 0xff
    fba4:	d006      	beq.n	fbb4 <strcmp_unaligned+0x128>
    fba6:	f851 5b04 	ldr.w	r5, [r1], #4
    fbaa:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    fbae:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    fbb2:	e006      	b.n	fbc2 <strcmp_unaligned+0x136>
    fbb4:	f04f 0000 	mov.w	r0, #0
    fbb8:	f85d 4b04 	ldr.w	r4, [sp], #4
    fbbc:	f85d 5b04 	ldr.w	r5, [sp], #4
    fbc0:	4770      	bx	lr
    fbc2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    fbc6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    fbca:	2801      	cmp	r0, #1
    fbcc:	bf28      	it	cs
    fbce:	4290      	cmpcs	r0, r2
    fbd0:	bf04      	itt	eq
    fbd2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    fbd6:	0a2d      	lsreq	r5, r5, #8
    fbd8:	d0f3      	beq.n	fbc2 <strcmp_unaligned+0x136>
    fbda:	eba2 0000 	sub.w	r0, r2, r0
    fbde:	f85d 4b04 	ldr.w	r4, [sp], #4
    fbe2:	f85d 5b04 	ldr.w	r5, [sp], #4
    fbe6:	4770      	bx	lr

0000fbe8 <_strtod_r>:
    fbe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fbec:	b0a3      	sub	sp, #140	; 0x8c
    fbee:	4604      	mov	r4, r0
    fbf0:	2600      	movs	r6, #0
    fbf2:	920a      	str	r2, [sp, #40]	; 0x28
    fbf4:	460a      	mov	r2, r1
    fbf6:	2700      	movs	r7, #0
    fbf8:	911f      	str	r1, [sp, #124]	; 0x7c
    fbfa:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    fbfe:	7810      	ldrb	r0, [r2, #0]
    fc00:	282d      	cmp	r0, #45	; 0x2d
    fc02:	f200 8123 	bhi.w	fe4c <_strtod_r+0x264>
    fc06:	e8df f010 	tbh	[pc, r0, lsl #1]
    fc0a:	00b2      	.short	0x00b2
    fc0c:	01210121 	.word	0x01210121
    fc10:	01210121 	.word	0x01210121
    fc14:	01210121 	.word	0x01210121
    fc18:	01210121 	.word	0x01210121
    fc1c:	011e011e 	.word	0x011e011e
    fc20:	011e011e 	.word	0x011e011e
    fc24:	0121011e 	.word	0x0121011e
    fc28:	01210121 	.word	0x01210121
    fc2c:	01210121 	.word	0x01210121
    fc30:	01210121 	.word	0x01210121
    fc34:	01210121 	.word	0x01210121
    fc38:	01210121 	.word	0x01210121
    fc3c:	01210121 	.word	0x01210121
    fc40:	01210121 	.word	0x01210121
    fc44:	01210121 	.word	0x01210121
    fc48:	011e0121 	.word	0x011e0121
    fc4c:	01210121 	.word	0x01210121
    fc50:	01210121 	.word	0x01210121
    fc54:	01210121 	.word	0x01210121
    fc58:	01210121 	.word	0x01210121
    fc5c:	01210121 	.word	0x01210121
    fc60:	0121011b 	.word	0x0121011b
    fc64:	00c3      	.short	0x00c3
    fc66:	2700      	movs	r7, #0
    fc68:	463e      	mov	r6, r7
    fc6a:	463d      	mov	r5, r7
    fc6c:	f04f 0c00 	mov.w	ip, #0
    fc70:	9206      	str	r2, [sp, #24]
    fc72:	46e3      	mov	fp, ip
    fc74:	9510      	str	r5, [sp, #64]	; 0x40
    fc76:	f8cd c010 	str.w	ip, [sp, #16]
    fc7a:	2865      	cmp	r0, #101	; 0x65
    fc7c:	bf14      	ite	ne
    fc7e:	2200      	movne	r2, #0
    fc80:	2201      	moveq	r2, #1
    fc82:	2845      	cmp	r0, #69	; 0x45
    fc84:	bf08      	it	eq
    fc86:	f042 0201 	orreq.w	r2, r2, #1
    fc8a:	2a00      	cmp	r2, #0
    fc8c:	f000 80f9 	beq.w	fe82 <_strtod_r+0x29a>
    fc90:	ea45 020c 	orr.w	r2, r5, ip
    fc94:	ea52 0208 	orrs.w	r2, r2, r8
    fc98:	d069      	beq.n	fd6e <_strtod_r+0x186>
    fc9a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    fc9c:	f101 0a01 	add.w	sl, r1, #1
    fca0:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    fca4:	7848      	ldrb	r0, [r1, #1]
    fca6:	282b      	cmp	r0, #43	; 0x2b
    fca8:	f000 8521 	beq.w	106ee <RAM_SIZE+0x6ee>
    fcac:	282d      	cmp	r0, #45	; 0x2d
    fcae:	f000 83b8 	beq.w	10422 <RAM_SIZE+0x422>
    fcb2:	2200      	movs	r2, #0
    fcb4:	9208      	str	r2, [sp, #32]
    fcb6:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    fcba:	2a09      	cmp	r2, #9
    fcbc:	bf84      	itt	hi
    fcbe:	911f      	strhi	r1, [sp, #124]	; 0x7c
    fcc0:	f04f 0a00 	movhi.w	sl, #0
    fcc4:	d848      	bhi.n	fd58 <_strtod_r+0x170>
    fcc6:	2830      	cmp	r0, #48	; 0x30
    fcc8:	d107      	bne.n	fcda <_strtod_r+0xf2>
    fcca:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fccc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fcce:	3201      	adds	r2, #1
    fcd0:	921f      	str	r2, [sp, #124]	; 0x7c
    fcd2:	7810      	ldrb	r0, [r2, #0]
    fcd4:	2830      	cmp	r0, #48	; 0x30
    fcd6:	d0fa      	beq.n	fcce <_strtod_r+0xe6>
    fcd8:	9310      	str	r3, [sp, #64]	; 0x40
    fcda:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    fcde:	2a08      	cmp	r2, #8
    fce0:	f200 80cf 	bhi.w	fe82 <_strtod_r+0x29a>
    fce4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fce6:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fcea:	1c53      	adds	r3, r2, #1
    fcec:	930b      	str	r3, [sp, #44]	; 0x2c
    fcee:	9209      	str	r2, [sp, #36]	; 0x24
    fcf0:	931f      	str	r3, [sp, #124]	; 0x7c
    fcf2:	7850      	ldrb	r0, [r2, #1]
    fcf4:	282f      	cmp	r0, #47	; 0x2f
    fcf6:	dd1a      	ble.n	fd2e <_strtod_r+0x146>
    fcf8:	2839      	cmp	r0, #57	; 0x39
    fcfa:	dc18      	bgt.n	fd2e <_strtod_r+0x146>
    fcfc:	1c93      	adds	r3, r2, #2
    fcfe:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fd00:	46a9      	mov	r9, r5
    fd02:	920b      	str	r2, [sp, #44]	; 0x2c
    fd04:	461a      	mov	r2, r3
    fd06:	e002      	b.n	fd0e <_strtod_r+0x126>
    fd08:	2839      	cmp	r0, #57	; 0x39
    fd0a:	f300 8625 	bgt.w	10958 <RAM_SIZE+0x958>
    fd0e:	921f      	str	r2, [sp, #124]	; 0x7c
    fd10:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    fd14:	7810      	ldrb	r0, [r2, #0]
    fd16:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    fd1a:	4615      	mov	r5, r2
    fd1c:	3201      	adds	r2, #1
    fd1e:	282f      	cmp	r0, #47	; 0x2f
    fd20:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    fd24:	dcf0      	bgt.n	fd08 <_strtod_r+0x120>
    fd26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fd28:	950b      	str	r5, [sp, #44]	; 0x2c
    fd2a:	464d      	mov	r5, r9
    fd2c:	9210      	str	r2, [sp, #64]	; 0x40
    fd2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fd30:	f644 691f 	movw	r9, #19999	; 0x4e1f
    fd34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    fd36:	1a9b      	subs	r3, r3, r2
    fd38:	45ca      	cmp	sl, r9
    fd3a:	bfd4      	ite	le
    fd3c:	2200      	movle	r2, #0
    fd3e:	2201      	movgt	r2, #1
    fd40:	2b08      	cmp	r3, #8
    fd42:	bfc8      	it	gt
    fd44:	f042 0201 	orrgt.w	r2, r2, #1
    fd48:	9309      	str	r3, [sp, #36]	; 0x24
    fd4a:	9b08      	ldr	r3, [sp, #32]
    fd4c:	2a00      	cmp	r2, #0
    fd4e:	bf18      	it	ne
    fd50:	46ca      	movne	sl, r9
    fd52:	b10b      	cbz	r3, fd58 <_strtod_r+0x170>
    fd54:	f1ca 0a00 	rsb	sl, sl, #0
    fd58:	2d00      	cmp	r5, #0
    fd5a:	f040 8097 	bne.w	fe8c <_strtod_r+0x2a4>
    fd5e:	ea5c 0c08 	orrs.w	ip, ip, r8
    fd62:	f040 8119 	bne.w	ff98 <_strtod_r+0x3b0>
    fd66:	9f04      	ldr	r7, [sp, #16]
    fd68:	2f00      	cmp	r7, #0
    fd6a:	f000 829f 	beq.w	102ac <RAM_SIZE+0x2ac>
    fd6e:	2300      	movs	r3, #0
    fd70:	911f      	str	r1, [sp, #124]	; 0x7c
    fd72:	461a      	mov	r2, r3
    fd74:	930f      	str	r3, [sp, #60]	; 0x3c
    fd76:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    fd78:	b10f      	cbz	r7, fd7e <_strtod_r+0x196>
    fd7a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    fd7c:	6039      	str	r1, [r7, #0]
    fd7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    fd80:	b108      	cbz	r0, fd86 <_strtod_r+0x19e>
    fd82:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    fd86:	4618      	mov	r0, r3
    fd88:	4611      	mov	r1, r2
    fd8a:	b023      	add	sp, #140	; 0x8c
    fd8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fd90:	2001      	movs	r0, #1
    fd92:	900f      	str	r0, [sp, #60]	; 0x3c
    fd94:	3201      	adds	r2, #1
    fd96:	921f      	str	r2, [sp, #124]	; 0x7c
    fd98:	7810      	ldrb	r0, [r2, #0]
    fd9a:	2800      	cmp	r0, #0
    fd9c:	d0e7      	beq.n	fd6e <_strtod_r+0x186>
    fd9e:	2830      	cmp	r0, #48	; 0x30
    fda0:	bf18      	it	ne
    fda2:	f04f 0800 	movne.w	r8, #0
    fda6:	d058      	beq.n	fe5a <_strtod_r+0x272>
    fda8:	282f      	cmp	r0, #47	; 0x2f
    fdaa:	f340 855f 	ble.w	1086c <RAM_SIZE+0x86c>
    fdae:	2839      	cmp	r0, #57	; 0x39
    fdb0:	f73f af59 	bgt.w	fc66 <_strtod_r+0x7e>
    fdb4:	2700      	movs	r7, #0
    fdb6:	463e      	mov	r6, r7
    fdb8:	463d      	mov	r5, r7
    fdba:	e002      	b.n	fdc2 <_strtod_r+0x1da>
    fdbc:	2839      	cmp	r0, #57	; 0x39
    fdbe:	f73f af55 	bgt.w	fc6c <_strtod_r+0x84>
    fdc2:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    fdc6:	2d08      	cmp	r5, #8
    fdc8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    fdcc:	bfd8      	it	le
    fdce:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    fdd2:	dd07      	ble.n	fde4 <_strtod_r+0x1fc>
    fdd4:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    fdd8:	2d0f      	cmp	r5, #15
    fdda:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    fdde:	bfd8      	it	le
    fde0:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    fde4:	3501      	adds	r5, #1
    fde6:	18ab      	adds	r3, r5, r2
    fde8:	931f      	str	r3, [sp, #124]	; 0x7c
    fdea:	5d50      	ldrb	r0, [r2, r5]
    fdec:	282f      	cmp	r0, #47	; 0x2f
    fdee:	dce5      	bgt.n	fdbc <_strtod_r+0x1d4>
    fdf0:	469c      	mov	ip, r3
    fdf2:	9510      	str	r5, [sp, #64]	; 0x40
    fdf4:	282e      	cmp	r0, #46	; 0x2e
    fdf6:	f040 80d2 	bne.w	ff9e <_strtod_r+0x3b6>
    fdfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fdfc:	f10c 0001 	add.w	r0, ip, #1
    fe00:	901f      	str	r0, [sp, #124]	; 0x7c
    fe02:	f89c 0001 	ldrb.w	r0, [ip, #1]
    fe06:	2b00      	cmp	r3, #0
    fe08:	f000 822b 	beq.w	10262 <RAM_SIZE+0x262>
    fe0c:	f04f 0c00 	mov.w	ip, #0
    fe10:	461d      	mov	r5, r3
    fe12:	46e3      	mov	fp, ip
    fe14:	9206      	str	r2, [sp, #24]
    fe16:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fe1a:	f1ba 0f09 	cmp.w	sl, #9
    fe1e:	f200 8242 	bhi.w	102a6 <RAM_SIZE+0x2a6>
    fe22:	981f      	ldr	r0, [sp, #124]	; 0x7c
    fe24:	f10c 0c01 	add.w	ip, ip, #1
    fe28:	9504      	str	r5, [sp, #16]
    fe2a:	9008      	str	r0, [sp, #32]
    fe2c:	f1ba 0f00 	cmp.w	sl, #0
    fe30:	f040 8522 	bne.w	10878 <RAM_SIZE+0x878>
    fe34:	9d04      	ldr	r5, [sp, #16]
    fe36:	9808      	ldr	r0, [sp, #32]
    fe38:	1c42      	adds	r2, r0, #1
    fe3a:	921f      	str	r2, [sp, #124]	; 0x7c
    fe3c:	7840      	ldrb	r0, [r0, #1]
    fe3e:	e7ea      	b.n	fe16 <_strtod_r+0x22e>
    fe40:	2700      	movs	r7, #0
    fe42:	970f      	str	r7, [sp, #60]	; 0x3c
    fe44:	e7a6      	b.n	fd94 <_strtod_r+0x1ac>
    fe46:	3201      	adds	r2, #1
    fe48:	921f      	str	r2, [sp, #124]	; 0x7c
    fe4a:	e6d8      	b.n	fbfe <_strtod_r+0x16>
    fe4c:	2300      	movs	r3, #0
    fe4e:	2830      	cmp	r0, #48	; 0x30
    fe50:	930f      	str	r3, [sp, #60]	; 0x3c
    fe52:	bf18      	it	ne
    fe54:	f04f 0800 	movne.w	r8, #0
    fe58:	d1a6      	bne.n	fda8 <_strtod_r+0x1c0>
    fe5a:	7853      	ldrb	r3, [r2, #1]
    fe5c:	1c55      	adds	r5, r2, #1
    fe5e:	2b58      	cmp	r3, #88	; 0x58
    fe60:	f000 83c3 	beq.w	105ea <RAM_SIZE+0x5ea>
    fe64:	2b78      	cmp	r3, #120	; 0x78
    fe66:	f000 83c0 	beq.w	105ea <RAM_SIZE+0x5ea>
    fe6a:	462a      	mov	r2, r5
    fe6c:	951f      	str	r5, [sp, #124]	; 0x7c
    fe6e:	3501      	adds	r5, #1
    fe70:	7810      	ldrb	r0, [r2, #0]
    fe72:	2830      	cmp	r0, #48	; 0x30
    fe74:	d0f9      	beq.n	fe6a <_strtod_r+0x282>
    fe76:	2800      	cmp	r0, #0
    fe78:	f000 808e 	beq.w	ff98 <_strtod_r+0x3b0>
    fe7c:	f04f 0801 	mov.w	r8, #1
    fe80:	e792      	b.n	fda8 <_strtod_r+0x1c0>
    fe82:	f04f 0a00 	mov.w	sl, #0
    fe86:	2d00      	cmp	r5, #0
    fe88:	f43f af69 	beq.w	fd5e <_strtod_r+0x176>
    fe8c:	4630      	mov	r0, r6
    fe8e:	ebcb 0a0a 	rsb	sl, fp, sl
    fe92:	f8cd a020 	str.w	sl, [sp, #32]
    fe96:	f7f7 fe99 	bl	7bcc <__aeabi_ui2d>
    fe9a:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    fe9e:	2d10      	cmp	r5, #16
    fea0:	bfb4      	ite	lt
    fea2:	46a8      	movlt	r8, r5
    fea4:	f04f 0810 	movge.w	r8, #16
    fea8:	f1b9 0f00 	cmp.w	r9, #0
    feac:	bf08      	it	eq
    feae:	46a9      	moveq	r9, r5
    feb0:	f1b8 0f09 	cmp.w	r8, #9
    feb4:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    feb8:	dd16      	ble.n	fee8 <_strtod_r+0x300>
    feba:	f243 0370 	movw	r3, #12400	; 0x3070
    febe:	f2c0 0301 	movt	r3, #1
    fec2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    fec6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    feca:	f7f7 fef5 	bl	7cb8 <__aeabi_dmul>
    fece:	4682      	mov	sl, r0
    fed0:	4638      	mov	r0, r7
    fed2:	468b      	mov	fp, r1
    fed4:	f7f7 fe7a 	bl	7bcc <__aeabi_ui2d>
    fed8:	4602      	mov	r2, r0
    feda:	460b      	mov	r3, r1
    fedc:	4650      	mov	r0, sl
    fede:	4659      	mov	r1, fp
    fee0:	f7f7 fd38 	bl	7954 <__adddf3>
    fee4:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fee8:	2d0f      	cmp	r5, #15
    feea:	dc60      	bgt.n	ffae <_strtod_r+0x3c6>
    feec:	9f08      	ldr	r7, [sp, #32]
    feee:	2f00      	cmp	r7, #0
    fef0:	d04f      	beq.n	ff92 <_strtod_r+0x3aa>
    fef2:	f340 8537 	ble.w	10964 <RAM_SIZE+0x964>
    fef6:	9808      	ldr	r0, [sp, #32]
    fef8:	2816      	cmp	r0, #22
    fefa:	f300 84fa 	bgt.w	108f2 <RAM_SIZE+0x8f2>
    fefe:	9a08      	ldr	r2, [sp, #32]
    ff00:	f243 0370 	movw	r3, #12400	; 0x3070
    ff04:	f2c0 0301 	movt	r3, #1
    ff08:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ff0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    ff10:	e9d3 2300 	ldrd	r2, r3, [r3]
    ff14:	f7f7 fed0 	bl	7cb8 <__aeabi_dmul>
    ff18:	4603      	mov	r3, r0
    ff1a:	460a      	mov	r2, r1
    ff1c:	e72b      	b.n	fd76 <_strtod_r+0x18e>
    ff1e:	4649      	mov	r1, r9
    ff20:	9806      	ldr	r0, [sp, #24]
    ff22:	f7f8 f8db 	bl	80dc <__aeabi_d2iz>
    ff26:	f7f7 fe61 	bl	7bec <__aeabi_i2d>
    ff2a:	4602      	mov	r2, r0
    ff2c:	460b      	mov	r3, r1
    ff2e:	9806      	ldr	r0, [sp, #24]
    ff30:	4649      	mov	r1, r9
    ff32:	f7f7 fd0d 	bl	7950 <__aeabi_dsub>
    ff36:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ff38:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ff3c:	2a00      	cmp	r2, #0
    ff3e:	f040 833c 	bne.w	105ba <RAM_SIZE+0x5ba>
    ff42:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ff44:	2b00      	cmp	r3, #0
    ff46:	f040 8338 	bne.w	105ba <RAM_SIZE+0x5ba>
    ff4a:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    ff4e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    ff52:	2b00      	cmp	r3, #0
    ff54:	f040 8331 	bne.w	105ba <RAM_SIZE+0x5ba>
    ff58:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    ff5c:	e9d3 2300 	ldrd	r2, r3, [r3]
    ff60:	f002 f864 	bl	1202c <__aeabi_dcmplt>
    ff64:	2800      	cmp	r0, #0
    ff66:	f000 8167 	beq.w	10238 <RAM_SIZE+0x238>
    ff6a:	4620      	mov	r0, r4
    ff6c:	991e      	ldr	r1, [sp, #120]	; 0x78
    ff6e:	f7fe ff97 	bl	eea0 <_Bfree>
    ff72:	4620      	mov	r0, r4
    ff74:	4639      	mov	r1, r7
    ff76:	f7fe ff93 	bl	eea0 <_Bfree>
    ff7a:	4620      	mov	r0, r4
    ff7c:	4631      	mov	r1, r6
    ff7e:	f7fe ff8f 	bl	eea0 <_Bfree>
    ff82:	4620      	mov	r0, r4
    ff84:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ff86:	f7fe ff8b 	bl	eea0 <_Bfree>
    ff8a:	4620      	mov	r0, r4
    ff8c:	4641      	mov	r1, r8
    ff8e:	f7fe ff87 	bl	eea0 <_Bfree>
    ff92:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ff94:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ff96:	e6ee      	b.n	fd76 <_strtod_r+0x18e>
    ff98:	2300      	movs	r3, #0
    ff9a:	461a      	mov	r2, r3
    ff9c:	e6eb      	b.n	fd76 <_strtod_r+0x18e>
    ff9e:	f04f 0c00 	mov.w	ip, #0
    ffa2:	9206      	str	r2, [sp, #24]
    ffa4:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ffa6:	46e3      	mov	fp, ip
    ffa8:	f8cd c010 	str.w	ip, [sp, #16]
    ffac:	e665      	b.n	fc7a <_strtod_r+0x92>
    ffae:	9f08      	ldr	r7, [sp, #32]
    ffb0:	ebc8 0a05 	rsb	sl, r8, r5
    ffb4:	44ba      	add	sl, r7
    ffb6:	f1ba 0f00 	cmp.w	sl, #0
    ffba:	f340 844f 	ble.w	1085c <RAM_SIZE+0x85c>
    ffbe:	f01a 020f 	ands.w	r2, sl, #15
    ffc2:	d00d      	beq.n	ffe0 <_strtod_r+0x3f8>
    ffc4:	f243 0370 	movw	r3, #12400	; 0x3070
    ffc8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ffcc:	f2c0 0301 	movt	r3, #1
    ffd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    ffd4:	e9d3 2300 	ldrd	r2, r3, [r3]
    ffd8:	f7f7 fe6e 	bl	7cb8 <__aeabi_dmul>
    ffdc:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ffe0:	f03a 0a0f 	bics.w	sl, sl, #15
    ffe4:	f040 81b6 	bne.w	10354 <RAM_SIZE+0x354>
    ffe8:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    ffec:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fff0:	462b      	mov	r3, r5
    fff2:	9906      	ldr	r1, [sp, #24]
    fff4:	464a      	mov	r2, r9
    fff6:	4620      	mov	r0, r4
    fff8:	9600      	str	r6, [sp, #0]
    fffa:	f7ff fa23 	bl	f444 <__s2b>
    fffe:	9f08      	ldr	r7, [sp, #32]
   10000:	427f      	negs	r7, r7
   10002:	9711      	str	r7, [sp, #68]	; 0x44
   10004:	f100 030c 	add.w	r3, r0, #12
   10008:	900b      	str	r0, [sp, #44]	; 0x2c
   1000a:	9310      	str	r3, [sp, #64]	; 0x40
   1000c:	980b      	ldr	r0, [sp, #44]	; 0x2c
   1000e:	6841      	ldr	r1, [r0, #4]
   10010:	4620      	mov	r0, r4
   10012:	f7fe ff61 	bl	eed8 <_Balloc>
   10016:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10018:	690a      	ldr	r2, [r1, #16]
   1001a:	9910      	ldr	r1, [sp, #64]	; 0x40
   1001c:	3202      	adds	r2, #2
   1001e:	0092      	lsls	r2, r2, #2
   10020:	4607      	mov	r7, r0
   10022:	300c      	adds	r0, #12
   10024:	f7fe fc1e 	bl	e864 <memcpy>
   10028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1002c:	4620      	mov	r0, r4
   1002e:	a921      	add	r1, sp, #132	; 0x84
   10030:	9100      	str	r1, [sp, #0]
   10032:	a920      	add	r1, sp, #128	; 0x80
   10034:	9101      	str	r1, [sp, #4]
   10036:	f7fe ff85 	bl	ef44 <__d2b>
   1003a:	2101      	movs	r1, #1
   1003c:	901e      	str	r0, [sp, #120]	; 0x78
   1003e:	4620      	mov	r0, r4
   10040:	f7ff f95c 	bl	f2fc <__i2b>
   10044:	9a08      	ldr	r2, [sp, #32]
   10046:	2a00      	cmp	r2, #0
   10048:	4606      	mov	r6, r0
   1004a:	f2c0 822c 	blt.w	104a6 <RAM_SIZE+0x4a6>
   1004e:	f8dd 9020 	ldr.w	r9, [sp, #32]
   10052:	2200      	movs	r2, #0
   10054:	4693      	mov	fp, r2
   10056:	464b      	mov	r3, r9
   10058:	9d21      	ldr	r5, [sp, #132]	; 0x84
   1005a:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
   1005e:	9920      	ldr	r1, [sp, #128]	; 0x80
   10060:	2d00      	cmp	r5, #0
   10062:	bfac      	ite	ge
   10064:	eb02 0b05 	addge.w	fp, r2, r5
   10068:	1b5b      	sublt	r3, r3, r5
   1006a:	ebca 0505 	rsb	r5, sl, r5
   1006e:	eb05 0c01 	add.w	ip, r5, r1
   10072:	4584      	cmp	ip, r0
   10074:	bfb6      	itet	lt
   10076:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
   1007a:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
   1007e:	3103      	addlt	r1, #3
   10080:	eb03 050a 	add.w	r5, r3, sl
   10084:	eb01 080b 	add.w	r8, r1, fp
   10088:	186d      	adds	r5, r5, r1
   1008a:	45a8      	cmp	r8, r5
   1008c:	bfb4      	ite	lt
   1008e:	4643      	movlt	r3, r8
   10090:	462b      	movge	r3, r5
   10092:	455b      	cmp	r3, fp
   10094:	bfa8      	it	ge
   10096:	465b      	movge	r3, fp
   10098:	2b00      	cmp	r3, #0
   1009a:	bfc2      	ittt	gt
   1009c:	ebc3 0b0b 	rsbgt	fp, r3, fp
   100a0:	ebc3 0808 	rsbgt	r8, r3, r8
   100a4:	1aed      	subgt	r5, r5, r3
   100a6:	b18a      	cbz	r2, 100cc <RAM_SIZE+0xcc>
   100a8:	4631      	mov	r1, r6
   100aa:	4620      	mov	r0, r4
   100ac:	f7ff f974 	bl	f398 <__pow5mult>
   100b0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   100b2:	4606      	mov	r6, r0
   100b4:	4620      	mov	r0, r4
   100b6:	4631      	mov	r1, r6
   100b8:	f7ff f886 	bl	f1c8 <__multiply>
   100bc:	991e      	ldr	r1, [sp, #120]	; 0x78
   100be:	4603      	mov	r3, r0
   100c0:	4620      	mov	r0, r4
   100c2:	9303      	str	r3, [sp, #12]
   100c4:	f7fe feec 	bl	eea0 <_Bfree>
   100c8:	9b03      	ldr	r3, [sp, #12]
   100ca:	931e      	str	r3, [sp, #120]	; 0x78
   100cc:	f1b8 0f00 	cmp.w	r8, #0
   100d0:	dd05      	ble.n	100de <RAM_SIZE+0xde>
   100d2:	4642      	mov	r2, r8
   100d4:	4620      	mov	r0, r4
   100d6:	991e      	ldr	r1, [sp, #120]	; 0x78
   100d8:	f7ff f818 	bl	f10c <__lshift>
   100dc:	901e      	str	r0, [sp, #120]	; 0x78
   100de:	f1b9 0f00 	cmp.w	r9, #0
   100e2:	d005      	beq.n	100f0 <RAM_SIZE+0xf0>
   100e4:	4639      	mov	r1, r7
   100e6:	464a      	mov	r2, r9
   100e8:	4620      	mov	r0, r4
   100ea:	f7ff f955 	bl	f398 <__pow5mult>
   100ee:	4607      	mov	r7, r0
   100f0:	2d00      	cmp	r5, #0
   100f2:	dd05      	ble.n	10100 <RAM_SIZE+0x100>
   100f4:	4639      	mov	r1, r7
   100f6:	462a      	mov	r2, r5
   100f8:	4620      	mov	r0, r4
   100fa:	f7ff f807 	bl	f10c <__lshift>
   100fe:	4607      	mov	r7, r0
   10100:	f1bb 0f00 	cmp.w	fp, #0
   10104:	dd05      	ble.n	10112 <RAM_SIZE+0x112>
   10106:	4631      	mov	r1, r6
   10108:	465a      	mov	r2, fp
   1010a:	4620      	mov	r0, r4
   1010c:	f7fe fffe 	bl	f10c <__lshift>
   10110:	4606      	mov	r6, r0
   10112:	991e      	ldr	r1, [sp, #120]	; 0x78
   10114:	463a      	mov	r2, r7
   10116:	4620      	mov	r0, r4
   10118:	f7fe ff7c 	bl	f014 <__mdiff>
   1011c:	2200      	movs	r2, #0
   1011e:	4631      	mov	r1, r6
   10120:	68c3      	ldr	r3, [r0, #12]
   10122:	4680      	mov	r8, r0
   10124:	60c2      	str	r2, [r0, #12]
   10126:	9309      	str	r3, [sp, #36]	; 0x24
   10128:	f7fe fd80 	bl	ec2c <__mcmp>
   1012c:	2800      	cmp	r0, #0
   1012e:	f2c0 82e1 	blt.w	106f4 <RAM_SIZE+0x6f4>
   10132:	f000 832e 	beq.w	10792 <RAM_SIZE+0x792>
   10136:	4640      	mov	r0, r8
   10138:	4631      	mov	r1, r6
   1013a:	f7fe fe11 	bl	ed60 <__ratio>
   1013e:	2200      	movs	r2, #0
   10140:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   10144:	e9cd 0106 	strd	r0, r1, [sp, #24]
   10148:	f001 ff7a 	bl	12040 <__aeabi_dcmple>
   1014c:	2800      	cmp	r0, #0
   1014e:	f000 8194 	beq.w	1047a <RAM_SIZE+0x47a>
   10152:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10154:	2a00      	cmp	r2, #0
   10156:	f000 81ac 	beq.w	104b2 <RAM_SIZE+0x4b2>
   1015a:	f240 0900 	movw	r9, #0
   1015e:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   10162:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
   10166:	f240 0300 	movw	r3, #0
   1016a:	2200      	movs	r2, #0
   1016c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   10170:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
   10174:	2200      	movs	r2, #0
   10176:	9206      	str	r2, [sp, #24]
   10178:	f240 0500 	movw	r5, #0
   1017c:	f240 0300 	movw	r3, #0
   10180:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   10184:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
   10188:	ea0c 0505 	and.w	r5, ip, r5
   1018c:	f240 0b00 	movw	fp, #0
   10190:	429d      	cmp	r5, r3
   10192:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
   10196:	f000 81c5 	beq.w	10524 <RAM_SIZE+0x524>
   1019a:	f1ba 0300 	subs.w	r3, sl, #0
   1019e:	bf18      	it	ne
   101a0:	2301      	movne	r3, #1
   101a2:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
   101a6:	bf8c      	ite	hi
   101a8:	2300      	movhi	r3, #0
   101aa:	f003 0301 	andls.w	r3, r3, #1
   101ae:	b30b      	cbz	r3, 101f4 <RAM_SIZE+0x1f4>
   101b0:	9806      	ldr	r0, [sp, #24]
   101b2:	4649      	mov	r1, r9
   101b4:	f20f 5308 	addw	r3, pc, #1288	; 0x508
   101b8:	e9d3 2300 	ldrd	r2, r3, [r3]
   101bc:	f001 ff40 	bl	12040 <__aeabi_dcmple>
   101c0:	b198      	cbz	r0, 101ea <RAM_SIZE+0x1ea>
   101c2:	4649      	mov	r1, r9
   101c4:	9806      	ldr	r0, [sp, #24]
   101c6:	f001 ff59 	bl	1207c <__aeabi_d2uiz>
   101ca:	2800      	cmp	r0, #0
   101cc:	bf08      	it	eq
   101ce:	2001      	moveq	r0, #1
   101d0:	f7f7 fcfc 	bl	7bcc <__aeabi_ui2d>
   101d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   101d6:	9006      	str	r0, [sp, #24]
   101d8:	4689      	mov	r9, r1
   101da:	2b00      	cmp	r3, #0
   101dc:	f000 8202 	beq.w	105e4 <RAM_SIZE+0x5e4>
   101e0:	460b      	mov	r3, r1
   101e2:	9806      	ldr	r0, [sp, #24]
   101e4:	4619      	mov	r1, r3
   101e6:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   101ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   101ec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
   101f0:	1b5b      	subs	r3, r3, r5
   101f2:	931b      	str	r3, [sp, #108]	; 0x6c
   101f4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   101f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   101fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10200:	f7fe fd34 	bl	ec6c <__ulp>
   10204:	4602      	mov	r2, r0
   10206:	460b      	mov	r3, r1
   10208:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1020c:	f7f7 fd54 	bl	7cb8 <__aeabi_dmul>
   10210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10214:	f7f7 fb9e 	bl	7954 <__adddf3>
   10218:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   1021c:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
   10220:	f1ba 0f00 	cmp.w	sl, #0
   10224:	d108      	bne.n	10238 <RAM_SIZE+0x238>
   10226:	f240 0300 	movw	r3, #0
   1022a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   1022e:	ea0b 0303 	and.w	r3, fp, r3
   10232:	429d      	cmp	r5, r3
   10234:	f43f ae73 	beq.w	ff1e <_strtod_r+0x336>
   10238:	4620      	mov	r0, r4
   1023a:	991e      	ldr	r1, [sp, #120]	; 0x78
   1023c:	f7fe fe30 	bl	eea0 <_Bfree>
   10240:	4620      	mov	r0, r4
   10242:	4639      	mov	r1, r7
   10244:	f7fe fe2c 	bl	eea0 <_Bfree>
   10248:	4620      	mov	r0, r4
   1024a:	4631      	mov	r1, r6
   1024c:	f7fe fe28 	bl	eea0 <_Bfree>
   10250:	4620      	mov	r0, r4
   10252:	4641      	mov	r1, r8
   10254:	f7fe fe24 	bl	eea0 <_Bfree>
   10258:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1025c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10260:	e6d4      	b.n	1000c <RAM_SIZE+0xc>
   10262:	2830      	cmp	r0, #48	; 0x30
   10264:	bf18      	it	ne
   10266:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
   1026a:	d10c      	bne.n	10286 <RAM_SIZE+0x286>
   1026c:	f10c 0502 	add.w	r5, ip, #2
   10270:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   10274:	4663      	mov	r3, ip
   10276:	951f      	str	r5, [sp, #124]	; 0x7c
   10278:	f10c 0c01 	add.w	ip, ip, #1
   1027c:	f815 0b01 	ldrb.w	r0, [r5], #1
   10280:	2830      	cmp	r0, #48	; 0x30
   10282:	d0f8      	beq.n	10276 <RAM_SIZE+0x276>
   10284:	9310      	str	r3, [sp, #64]	; 0x40
   10286:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
   1028a:	2d08      	cmp	r5, #8
   1028c:	f200 80c3 	bhi.w	10416 <RAM_SIZE+0x416>
   10290:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   10292:	46e3      	mov	fp, ip
   10294:	2300      	movs	r3, #0
   10296:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
   1029a:	9304      	str	r3, [sp, #16]
   1029c:	f04f 0c01 	mov.w	ip, #1
   102a0:	9206      	str	r2, [sp, #24]
   102a2:	9208      	str	r2, [sp, #32]
   102a4:	e5c2      	b.n	fe2c <_strtod_r+0x244>
   102a6:	2301      	movs	r3, #1
   102a8:	9304      	str	r3, [sp, #16]
   102aa:	e4e6      	b.n	fc7a <_strtod_r+0x92>
   102ac:	3849      	subs	r0, #73	; 0x49
   102ae:	2825      	cmp	r0, #37	; 0x25
   102b0:	f63f ad5d 	bhi.w	fd6e <_strtod_r+0x186>
   102b4:	a201      	add	r2, pc, #4	; (adr r2, 102bc <RAM_SIZE+0x2bc>)
   102b6:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
   102ba:	bf00      	nop
   102bc:	00010457 	.word	0x00010457
   102c0:	0000fd6f 	.word	0x0000fd6f
   102c4:	0000fd6f 	.word	0x0000fd6f
   102c8:	0000fd6f 	.word	0x0000fd6f
   102cc:	0000fd6f 	.word	0x0000fd6f
   102d0:	00010433 	.word	0x00010433
   102d4:	0000fd6f 	.word	0x0000fd6f
   102d8:	0000fd6f 	.word	0x0000fd6f
   102dc:	0000fd6f 	.word	0x0000fd6f
   102e0:	0000fd6f 	.word	0x0000fd6f
   102e4:	0000fd6f 	.word	0x0000fd6f
   102e8:	0000fd6f 	.word	0x0000fd6f
   102ec:	0000fd6f 	.word	0x0000fd6f
   102f0:	0000fd6f 	.word	0x0000fd6f
   102f4:	0000fd6f 	.word	0x0000fd6f
   102f8:	0000fd6f 	.word	0x0000fd6f
   102fc:	0000fd6f 	.word	0x0000fd6f
   10300:	0000fd6f 	.word	0x0000fd6f
   10304:	0000fd6f 	.word	0x0000fd6f
   10308:	0000fd6f 	.word	0x0000fd6f
   1030c:	0000fd6f 	.word	0x0000fd6f
   10310:	0000fd6f 	.word	0x0000fd6f
   10314:	0000fd6f 	.word	0x0000fd6f
   10318:	0000fd6f 	.word	0x0000fd6f
   1031c:	0000fd6f 	.word	0x0000fd6f
   10320:	0000fd6f 	.word	0x0000fd6f
   10324:	0000fd6f 	.word	0x0000fd6f
   10328:	0000fd6f 	.word	0x0000fd6f
   1032c:	0000fd6f 	.word	0x0000fd6f
   10330:	0000fd6f 	.word	0x0000fd6f
   10334:	0000fd6f 	.word	0x0000fd6f
   10338:	0000fd6f 	.word	0x0000fd6f
   1033c:	00010457 	.word	0x00010457
   10340:	0000fd6f 	.word	0x0000fd6f
   10344:	0000fd6f 	.word	0x0000fd6f
   10348:	0000fd6f 	.word	0x0000fd6f
   1034c:	0000fd6f 	.word	0x0000fd6f
   10350:	00010433 	.word	0x00010433
   10354:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
   10358:	f300 8277 	bgt.w	1084a <RAM_SIZE+0x84a>
   1035c:	ea4f 172a 	mov.w	r7, sl, asr #4
   10360:	f243 1b48 	movw	fp, #12616	; 0x3148
   10364:	2f01      	cmp	r7, #1
   10366:	bfdc      	itt	le
   10368:	f04f 0a00 	movle.w	sl, #0
   1036c:	f2c0 0b01 	movtle	fp, #1
   10370:	dd1f      	ble.n	103b2 <RAM_SIZE+0x3b2>
   10372:	4621      	mov	r1, r4
   10374:	f2c0 0b01 	movt	fp, #1
   10378:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   1037c:	46a8      	mov	r8, r5
   1037e:	f04f 0a00 	mov.w	sl, #0
   10382:	465c      	mov	r4, fp
   10384:	460d      	mov	r5, r1
   10386:	f017 0f01 	tst.w	r7, #1
   1038a:	4610      	mov	r0, r2
   1038c:	4619      	mov	r1, r3
   1038e:	f10a 0a01 	add.w	sl, sl, #1
   10392:	ea4f 0767 	mov.w	r7, r7, asr #1
   10396:	d005      	beq.n	103a4 <RAM_SIZE+0x3a4>
   10398:	e9d4 2300 	ldrd	r2, r3, [r4]
   1039c:	f7f7 fc8c 	bl	7cb8 <__aeabi_dmul>
   103a0:	4602      	mov	r2, r0
   103a2:	460b      	mov	r3, r1
   103a4:	3408      	adds	r4, #8
   103a6:	2f01      	cmp	r7, #1
   103a8:	dced      	bgt.n	10386 <RAM_SIZE+0x386>
   103aa:	462c      	mov	r4, r5
   103ac:	4645      	mov	r5, r8
   103ae:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   103b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   103b4:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
   103b8:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
   103bc:	9219      	str	r2, [sp, #100]	; 0x64
   103be:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   103c2:	e9d3 2300 	ldrd	r2, r3, [r3]
   103c6:	f7f7 fc77 	bl	7cb8 <__aeabi_dmul>
   103ca:	f240 0300 	movw	r3, #0
   103ce:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   103d2:	f240 0200 	movw	r2, #0
   103d6:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
   103da:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   103de:	9919      	ldr	r1, [sp, #100]	; 0x64
   103e0:	ea01 0303 	and.w	r3, r1, r3
   103e4:	4293      	cmp	r3, r2
   103e6:	f200 8230 	bhi.w	1084a <RAM_SIZE+0x84a>
   103ea:	f240 0200 	movw	r2, #0
   103ee:	f6c7 4290 	movt	r2, #31888	; 0x7c90
   103f2:	4293      	cmp	r3, r2
   103f4:	f240 82fd 	bls.w	109f2 <RAM_SIZE+0x9f2>
   103f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   103fc:	f04f 32ff 	mov.w	r2, #4294967295
   10400:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   10404:	9218      	str	r2, [sp, #96]	; 0x60
   10406:	9319      	str	r3, [sp, #100]	; 0x64
   10408:	f04f 0a00 	mov.w	sl, #0
   1040c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10410:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10414:	e5ec      	b.n	fff0 <_strtod_r+0x408>
   10416:	2500      	movs	r5, #0
   10418:	9206      	str	r2, [sp, #24]
   1041a:	46ab      	mov	fp, r5
   1041c:	2201      	movs	r2, #1
   1041e:	9204      	str	r2, [sp, #16]
   10420:	e42b      	b.n	fc7a <_strtod_r+0x92>
   10422:	2301      	movs	r3, #1
   10424:	9308      	str	r3, [sp, #32]
   10426:	f10a 0201 	add.w	r2, sl, #1
   1042a:	921f      	str	r2, [sp, #124]	; 0x7c
   1042c:	f89a 0001 	ldrb.w	r0, [sl, #1]
   10430:	e441      	b.n	fcb6 <_strtod_r+0xce>
   10432:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   10434:	489e      	ldr	r0, [pc, #632]	; (106b0 <RAM_SIZE+0x6b0>)
   10436:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   1043a:	3001      	adds	r0, #1
   1043c:	2c00      	cmp	r4, #0
   1043e:	f000 82e3 	beq.w	10a08 <RAM_SIZE+0xa08>
   10442:	7853      	ldrb	r3, [r2, #1]
   10444:	3201      	adds	r2, #1
   10446:	2b40      	cmp	r3, #64	; 0x40
   10448:	dd02      	ble.n	10450 <RAM_SIZE+0x450>
   1044a:	2b5a      	cmp	r3, #90	; 0x5a
   1044c:	bfd8      	it	le
   1044e:	3320      	addle	r3, #32
   10450:	42a3      	cmp	r3, r4
   10452:	d0f0      	beq.n	10436 <RAM_SIZE+0x436>
   10454:	e48b      	b.n	fd6e <_strtod_r+0x186>
   10456:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   10458:	4896      	ldr	r0, [pc, #600]	; (106b4 <RAM_SIZE+0x6b4>)
   1045a:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   1045e:	3001      	adds	r0, #1
   10460:	2c00      	cmp	r4, #0
   10462:	f000 82e9 	beq.w	10a38 <RAM_SIZE+0xa38>
   10466:	7853      	ldrb	r3, [r2, #1]
   10468:	3201      	adds	r2, #1
   1046a:	2b40      	cmp	r3, #64	; 0x40
   1046c:	dd02      	ble.n	10474 <RAM_SIZE+0x474>
   1046e:	2b5a      	cmp	r3, #90	; 0x5a
   10470:	bfd8      	it	le
   10472:	3320      	addle	r3, #32
   10474:	42a3      	cmp	r3, r4
   10476:	d0f0      	beq.n	1045a <RAM_SIZE+0x45a>
   10478:	e479      	b.n	fd6e <_strtod_r+0x186>
   1047a:	f240 0300 	movw	r3, #0
   1047e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   10482:	2200      	movs	r2, #0
   10484:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   10488:	f7f7 fc16 	bl	7cb8 <__aeabi_dmul>
   1048c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1048e:	9006      	str	r0, [sp, #24]
   10490:	4689      	mov	r9, r1
   10492:	b90a      	cbnz	r2, 10498 <RAM_SIZE+0x498>
   10494:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   10498:	9a06      	ldr	r2, [sp, #24]
   1049a:	460b      	mov	r3, r1
   1049c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   104a0:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
   104a4:	e668      	b.n	10178 <RAM_SIZE+0x178>
   104a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   104a8:	f04f 0900 	mov.w	r9, #0
   104ac:	464b      	mov	r3, r9
   104ae:	4693      	mov	fp, r2
   104b0:	e5d2      	b.n	10058 <RAM_SIZE+0x58>
   104b2:	9b18      	ldr	r3, [sp, #96]	; 0x60
   104b4:	2b00      	cmp	r3, #0
   104b6:	d174      	bne.n	105a2 <RAM_SIZE+0x5a2>
   104b8:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   104bc:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
   104c0:	4662      	mov	r2, ip
   104c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   104c6:	b9f3      	cbnz	r3, 10506 <RAM_SIZE+0x506>
   104c8:	f240 0300 	movw	r3, #0
   104cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   104d0:	2200      	movs	r2, #0
   104d2:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   104d6:	f8cd c00c 	str.w	ip, [sp, #12]
   104da:	f001 fda7 	bl	1202c <__aeabi_dcmplt>
   104de:	f8dd c00c 	ldr.w	ip, [sp, #12]
   104e2:	2800      	cmp	r0, #0
   104e4:	f000 80f0 	beq.w	106c8 <RAM_SIZE+0x6c8>
   104e8:	f240 0300 	movw	r3, #0
   104ec:	f240 0900 	movw	r9, #0
   104f0:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
   104f4:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
   104f8:	2200      	movs	r2, #0
   104fa:	9206      	str	r2, [sp, #24]
   104fc:	4610      	mov	r0, r2
   104fe:	4619      	mov	r1, r3
   10500:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   10504:	e638      	b.n	10178 <RAM_SIZE+0x178>
   10506:	f240 0900 	movw	r9, #0
   1050a:	f240 0100 	movw	r1, #0
   1050e:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
   10512:	2000      	movs	r0, #0
   10514:	4694      	mov	ip, r2
   10516:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   1051a:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
   1051e:	2100      	movs	r1, #0
   10520:	9106      	str	r1, [sp, #24]
   10522:	e629      	b.n	10178 <RAM_SIZE+0x178>
   10524:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
   10528:	9319      	str	r3, [sp, #100]	; 0x64
   1052a:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   1052e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10532:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   10536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1053a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1053e:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
   10542:	f7fe fb93 	bl	ec6c <__ulp>
   10546:	4602      	mov	r2, r0
   10548:	460b      	mov	r3, r1
   1054a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   1054e:	f7f7 fbb3 	bl	7cb8 <__aeabi_dmul>
   10552:	4602      	mov	r2, r0
   10554:	460b      	mov	r3, r1
   10556:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1055a:	f7f7 f9fb 	bl	7954 <__adddf3>
   1055e:	f64f 7cff 	movw	ip, #65535	; 0xffff
   10562:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
   10566:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   1056a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1056c:	ea02 030b 	and.w	r3, r2, fp
   10570:	4563      	cmp	r3, ip
   10572:	bf9c      	itt	ls
   10574:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
   10578:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
   1057c:	f67f ae50 	bls.w	10220 <RAM_SIZE+0x220>
   10580:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10584:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   10586:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   1058a:	429a      	cmp	r2, r3
   1058c:	f000 8150 	beq.w	10830 <RAM_SIZE+0x830>
   10590:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10594:	f04f 32ff 	mov.w	r2, #4294967295
   10598:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   1059c:	9218      	str	r2, [sp, #96]	; 0x60
   1059e:	9319      	str	r3, [sp, #100]	; 0x64
   105a0:	e64a      	b.n	10238 <RAM_SIZE+0x238>
   105a2:	2b01      	cmp	r3, #1
   105a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
   105a6:	d1ae      	bne.n	10506 <RAM_SIZE+0x506>
   105a8:	2a00      	cmp	r2, #0
   105aa:	d1ac      	bne.n	10506 <RAM_SIZE+0x506>
   105ac:	2300      	movs	r3, #0
   105ae:	2200      	movs	r2, #0
   105b0:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   105b4:	2322      	movs	r3, #34	; 0x22
   105b6:	6023      	str	r3, [r4, #0]
   105b8:	e4d7      	b.n	ff6a <_strtod_r+0x382>
   105ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   105be:	a338      	add	r3, pc, #224	; (adr r3, 106a0 <RAM_SIZE+0x6a0>)
   105c0:	e9d3 2300 	ldrd	r2, r3, [r3]
   105c4:	f001 fd32 	bl	1202c <__aeabi_dcmplt>
   105c8:	2800      	cmp	r0, #0
   105ca:	f47f acce 	bne.w	ff6a <_strtod_r+0x382>
   105ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   105d2:	a335      	add	r3, pc, #212	; (adr r3, 106a8 <RAM_SIZE+0x6a8>)
   105d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   105d8:	f001 fd46 	bl	12068 <__aeabi_dcmpgt>
   105dc:	2800      	cmp	r0, #0
   105de:	f43f ae2b 	beq.w	10238 <RAM_SIZE+0x238>
   105e2:	e4c2      	b.n	ff6a <_strtod_r+0x382>
   105e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   105e8:	e5fb      	b.n	101e2 <RAM_SIZE+0x1e2>
   105ea:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   105ec:	f240 5688 	movw	r6, #1416	; 0x588
   105f0:	f2c2 0600 	movt	r6, #8192	; 0x2000
   105f4:	4620      	mov	r0, r4
   105f6:	a91f      	add	r1, sp, #124	; 0x7c
   105f8:	4632      	mov	r2, r6
   105fa:	ab1d      	add	r3, sp, #116	; 0x74
   105fc:	9701      	str	r7, [sp, #4]
   105fe:	af1e      	add	r7, sp, #120	; 0x78
   10600:	9700      	str	r7, [sp, #0]
   10602:	f000 ff71 	bl	114e8 <__gethex>
   10606:	f010 0807 	ands.w	r8, r0, #7
   1060a:	4607      	mov	r7, r0
   1060c:	f43f acc4 	beq.w	ff98 <_strtod_r+0x3b0>
   10610:	f1b8 0f06 	cmp.w	r8, #6
   10614:	f000 8168 	beq.w	108e8 <RAM_SIZE+0x8e8>
   10618:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   1061a:	b13a      	cbz	r2, 1062c <RAM_SIZE+0x62c>
   1061c:	6831      	ldr	r1, [r6, #0]
   1061e:	a814      	add	r0, sp, #80	; 0x50
   10620:	f7fe fbea 	bl	edf8 <__copybits>
   10624:	4620      	mov	r0, r4
   10626:	991e      	ldr	r1, [sp, #120]	; 0x78
   10628:	f7fe fc3a 	bl	eea0 <_Bfree>
   1062c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   1062e:	f1b8 0f06 	cmp.w	r8, #6
   10632:	d80b      	bhi.n	1064c <RAM_SIZE+0x64c>
   10634:	e8df f008 	tbb	[pc, r8]
   10638:	141c212d 	.word	0x141c212d
   1063c:	2104      	.short	0x2104
   1063e:	2d          	.byte	0x2d
   1063f:	00          	.byte	0x00
   10640:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   10644:	9319      	str	r3, [sp, #100]	; 0x64
   10646:	f04f 33ff 	mov.w	r3, #4294967295
   1064a:	9318      	str	r3, [sp, #96]	; 0x60
   1064c:	f017 0f08 	tst.w	r7, #8
   10650:	f43f ac9f 	beq.w	ff92 <_strtod_r+0x3aa>
   10654:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10656:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10658:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   1065c:	f7ff bb8b 	b.w	fd76 <_strtod_r+0x18e>
   10660:	f240 0300 	movw	r3, #0
   10664:	2200      	movs	r2, #0
   10666:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   1066a:	9218      	str	r2, [sp, #96]	; 0x60
   1066c:	9319      	str	r3, [sp, #100]	; 0x64
   1066e:	e7ed      	b.n	1064c <RAM_SIZE+0x64c>
   10670:	9b14      	ldr	r3, [sp, #80]	; 0x50
   10672:	9318      	str	r3, [sp, #96]	; 0x60
   10674:	9b15      	ldr	r3, [sp, #84]	; 0x54
   10676:	9319      	str	r3, [sp, #100]	; 0x64
   10678:	e7e8      	b.n	1064c <RAM_SIZE+0x64c>
   1067a:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   1067e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10680:	9914      	ldr	r1, [sp, #80]	; 0x50
   10682:	3303      	adds	r3, #3
   10684:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
   10688:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
   1068c:	9319      	str	r3, [sp, #100]	; 0x64
   1068e:	9118      	str	r1, [sp, #96]	; 0x60
   10690:	e7dc      	b.n	1064c <RAM_SIZE+0x64c>
   10692:	2300      	movs	r3, #0
   10694:	9318      	str	r3, [sp, #96]	; 0x60
   10696:	9319      	str	r3, [sp, #100]	; 0x64
   10698:	e7d8      	b.n	1064c <RAM_SIZE+0x64c>
   1069a:	bf00      	nop
   1069c:	f3af 8000 	nop.w
   106a0:	94a03595 	.word	0x94a03595
   106a4:	3fdfffff 	.word	0x3fdfffff
   106a8:	35afe535 	.word	0x35afe535
   106ac:	3fe00000 	.word	0x3fe00000
   106b0:	000131cd 	.word	0x000131cd
   106b4:	000131c1 	.word	0x000131c1
   106b8:	94a03595 	.word	0x94a03595
   106bc:	3fcfffff 	.word	0x3fcfffff
   106c0:	ffc00000 	.word	0xffc00000
   106c4:	41dfffff 	.word	0x41dfffff
   106c8:	f240 0300 	movw	r3, #0
   106cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   106d0:	2200      	movs	r2, #0
   106d2:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   106d6:	f8cd c00c 	str.w	ip, [sp, #12]
   106da:	f7f7 faed 	bl	7cb8 <__aeabi_dmul>
   106de:	f8dd c00c 	ldr.w	ip, [sp, #12]
   106e2:	9006      	str	r0, [sp, #24]
   106e4:	4689      	mov	r9, r1
   106e6:	4602      	mov	r2, r0
   106e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   106ec:	e706      	b.n	104fc <RAM_SIZE+0x4fc>
   106ee:	2300      	movs	r3, #0
   106f0:	9308      	str	r3, [sp, #32]
   106f2:	e698      	b.n	10426 <RAM_SIZE+0x426>
   106f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   106f6:	2b00      	cmp	r3, #0
   106f8:	d17c      	bne.n	107f4 <RAM_SIZE+0x7f4>
   106fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
   106fc:	2b00      	cmp	r3, #0
   106fe:	d179      	bne.n	107f4 <RAM_SIZE+0x7f4>
   10700:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10702:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   10706:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1070a:	2b00      	cmp	r3, #0
   1070c:	d172      	bne.n	107f4 <RAM_SIZE+0x7f4>
   1070e:	f240 0500 	movw	r5, #0
   10712:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   10716:	ea02 0505 	and.w	r5, r2, r5
   1071a:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   1071e:	d969      	bls.n	107f4 <RAM_SIZE+0x7f4>
   10720:	f8d8 3014 	ldr.w	r3, [r8, #20]
   10724:	b91b      	cbnz	r3, 1072e <RAM_SIZE+0x72e>
   10726:	f8d8 3010 	ldr.w	r3, [r8, #16]
   1072a:	2b01      	cmp	r3, #1
   1072c:	dd62      	ble.n	107f4 <RAM_SIZE+0x7f4>
   1072e:	4641      	mov	r1, r8
   10730:	2201      	movs	r2, #1
   10732:	4620      	mov	r0, r4
   10734:	f7fe fcea 	bl	f10c <__lshift>
   10738:	4631      	mov	r1, r6
   1073a:	4680      	mov	r8, r0
   1073c:	f7fe fa76 	bl	ec2c <__mcmp>
   10740:	2800      	cmp	r0, #0
   10742:	dd57      	ble.n	107f4 <RAM_SIZE+0x7f4>
   10744:	f1ba 0f00 	cmp.w	sl, #0
   10748:	f000 816b 	beq.w	10a22 <RAM_SIZE+0xa22>
   1074c:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   10750:	f200 8167 	bhi.w	10a22 <RAM_SIZE+0xa22>
   10754:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
   10758:	f67f af28 	bls.w	105ac <RAM_SIZE+0x5ac>
   1075c:	f240 0300 	movw	r3, #0
   10760:	2200      	movs	r2, #0
   10762:	f6c3 1350 	movt	r3, #14672	; 0x3950
   10766:	9216      	str	r2, [sp, #88]	; 0x58
   10768:	9317      	str	r3, [sp, #92]	; 0x5c
   1076a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   1076e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10772:	f7f7 faa1 	bl	7cb8 <__aeabi_dmul>
   10776:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   1077a:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1077c:	2b00      	cmp	r3, #0
   1077e:	f47f abf4 	bne.w	ff6a <_strtod_r+0x382>
   10782:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10784:	2b00      	cmp	r3, #0
   10786:	f47f abf0 	bne.w	ff6a <_strtod_r+0x382>
   1078a:	2322      	movs	r3, #34	; 0x22
   1078c:	6023      	str	r3, [r4, #0]
   1078e:	f7ff bbec 	b.w	ff6a <_strtod_r+0x382>
   10792:	9809      	ldr	r0, [sp, #36]	; 0x24
   10794:	2800      	cmp	r0, #0
   10796:	f000 80cc 	beq.w	10932 <RAM_SIZE+0x932>
   1079a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1079c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   107a0:	f2c0 030f 	movt	r3, #15
   107a4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
   107a8:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
   107ac:	4299      	cmp	r1, r3
   107ae:	d12a      	bne.n	10806 <RAM_SIZE+0x806>
   107b0:	9b18      	ldr	r3, [sp, #96]	; 0x60
   107b2:	f1ba 0f00 	cmp.w	sl, #0
   107b6:	f000 81ab 	beq.w	10b10 <RAM_SIZE+0xb10>
   107ba:	f240 0100 	movw	r1, #0
   107be:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
   107c2:	ea02 0101 	and.w	r1, r2, r1
   107c6:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
   107ca:	f200 81a1 	bhi.w	10b10 <RAM_SIZE+0xb10>
   107ce:	0d09      	lsrs	r1, r1, #20
   107d0:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
   107d4:	f04f 31ff 	mov.w	r1, #4294967295
   107d8:	4081      	lsls	r1, r0
   107da:	428b      	cmp	r3, r1
   107dc:	d114      	bne.n	10808 <RAM_SIZE+0x808>
   107de:	f240 0300 	movw	r3, #0
   107e2:	2100      	movs	r1, #0
   107e4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   107e8:	9118      	str	r1, [sp, #96]	; 0x60
   107ea:	ea02 0303 	and.w	r3, r2, r3
   107ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   107f2:	9319      	str	r3, [sp, #100]	; 0x64
   107f4:	f1ba 0f00 	cmp.w	sl, #0
   107f8:	f43f abb7 	beq.w	ff6a <_strtod_r+0x382>
   107fc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10800:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10804:	e7aa      	b.n	1075c <RAM_SIZE+0x75c>
   10806:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10808:	f013 0f01 	tst.w	r3, #1
   1080c:	d0f2      	beq.n	107f4 <RAM_SIZE+0x7f4>
   1080e:	9909      	ldr	r1, [sp, #36]	; 0x24
   10810:	2900      	cmp	r1, #0
   10812:	f000 80da 	beq.w	109ca <RAM_SIZE+0x9ca>
   10816:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1081a:	f7fe fa27 	bl	ec6c <__ulp>
   1081e:	4602      	mov	r2, r0
   10820:	460b      	mov	r3, r1
   10822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10826:	f7f7 f895 	bl	7954 <__adddf3>
   1082a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   1082e:	e7e1      	b.n	107f4 <RAM_SIZE+0x7f4>
   10830:	9b16      	ldr	r3, [sp, #88]	; 0x58
   10832:	f1b3 3fff 	cmp.w	r3, #4294967295
   10836:	f47f aeab 	bne.w	10590 <RAM_SIZE+0x590>
   1083a:	2322      	movs	r3, #34	; 0x22
   1083c:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
   10840:	6023      	str	r3, [r4, #0]
   10842:	3b22      	subs	r3, #34	; 0x22
   10844:	9318      	str	r3, [sp, #96]	; 0x60
   10846:	f7ff bb90 	b.w	ff6a <_strtod_r+0x382>
   1084a:	f240 0200 	movw	r2, #0
   1084e:	2322      	movs	r3, #34	; 0x22
   10850:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   10854:	6023      	str	r3, [r4, #0]
   10856:	2300      	movs	r3, #0
   10858:	f7ff ba8d 	b.w	fd76 <_strtod_r+0x18e>
   1085c:	f040 8099 	bne.w	10992 <RAM_SIZE+0x992>
   10860:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10864:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10868:	f7ff bbc2 	b.w	fff0 <_strtod_r+0x408>
   1086c:	2700      	movs	r7, #0
   1086e:	4694      	mov	ip, r2
   10870:	463e      	mov	r6, r7
   10872:	9710      	str	r7, [sp, #64]	; 0x40
   10874:	f7ff babe 	b.w	fdf4 <_strtod_r+0x20c>
   10878:	f1bc 0f01 	cmp.w	ip, #1
   1087c:	44e3      	add	fp, ip
   1087e:	d01d      	beq.n	108bc <RAM_SIZE+0x8bc>
   10880:	9804      	ldr	r0, [sp, #16]
   10882:	9d10      	ldr	r5, [sp, #64]	; 0x40
   10884:	eb00 090c 	add.w	r9, r0, ip
   10888:	4602      	mov	r2, r0
   1088a:	f109 39ff 	add.w	r9, r9, #4294967295
   1088e:	e002      	b.n	10896 <RAM_SIZE+0x896>
   10890:	0046      	lsls	r6, r0, #1
   10892:	454a      	cmp	r2, r9
   10894:	d00b      	beq.n	108ae <RAM_SIZE+0x8ae>
   10896:	3201      	adds	r2, #1
   10898:	eb06 0086 	add.w	r0, r6, r6, lsl #2
   1089c:	1e53      	subs	r3, r2, #1
   1089e:	2b08      	cmp	r3, #8
   108a0:	ddf6      	ble.n	10890 <RAM_SIZE+0x890>
   108a2:	eb07 0387 	add.w	r3, r7, r7, lsl #2
   108a6:	2a10      	cmp	r2, #16
   108a8:	bfd8      	it	le
   108aa:	005f      	lslle	r7, r3, #1
   108ac:	e7f1      	b.n	10892 <RAM_SIZE+0x892>
   108ae:	9a04      	ldr	r2, [sp, #16]
   108b0:	9510      	str	r5, [sp, #64]	; 0x40
   108b2:	4494      	add	ip, r2
   108b4:	f10c 3cff 	add.w	ip, ip, #4294967295
   108b8:	f8cd c010 	str.w	ip, [sp, #16]
   108bc:	9b04      	ldr	r3, [sp, #16]
   108be:	1c5d      	adds	r5, r3, #1
   108c0:	2b08      	cmp	r3, #8
   108c2:	bfde      	ittt	le
   108c4:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
   108c8:	f04f 0c00 	movle.w	ip, #0
   108cc:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
   108d0:	f77f aab1 	ble.w	fe36 <_strtod_r+0x24e>
   108d4:	2d10      	cmp	r5, #16
   108d6:	f04f 0c00 	mov.w	ip, #0
   108da:	f73f aaac 	bgt.w	fe36 <_strtod_r+0x24e>
   108de:	220a      	movs	r2, #10
   108e0:	fb02 a707 	mla	r7, r2, r7, sl
   108e4:	f7ff baa7 	b.w	fe36 <_strtod_r+0x24e>
   108e8:	2300      	movs	r3, #0
   108ea:	951f      	str	r5, [sp, #124]	; 0x7c
   108ec:	461a      	mov	r2, r3
   108ee:	f7ff ba42 	b.w	fd76 <_strtod_r+0x18e>
   108f2:	f1c5 070f 	rsb	r7, r5, #15
   108f6:	9808      	ldr	r0, [sp, #32]
   108f8:	f107 0316 	add.w	r3, r7, #22
   108fc:	4298      	cmp	r0, r3
   108fe:	f73f ab56 	bgt.w	ffae <_strtod_r+0x3c6>
   10902:	f243 0470 	movw	r4, #12400	; 0x3070
   10906:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1090a:	f2c0 0401 	movt	r4, #1
   1090e:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
   10912:	e9d3 2300 	ldrd	r2, r3, [r3]
   10916:	f7f7 f9cf 	bl	7cb8 <__aeabi_dmul>
   1091a:	9a08      	ldr	r2, [sp, #32]
   1091c:	1bd7      	subs	r7, r2, r7
   1091e:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
   10922:	e9d4 2300 	ldrd	r2, r3, [r4]
   10926:	f7f7 f9c7 	bl	7cb8 <__aeabi_dmul>
   1092a:	4603      	mov	r3, r0
   1092c:	460a      	mov	r2, r1
   1092e:	f7ff ba22 	b.w	fd76 <_strtod_r+0x18e>
   10932:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10934:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   10938:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1093c:	2b00      	cmp	r3, #0
   1093e:	f47f af62 	bne.w	10806 <RAM_SIZE+0x806>
   10942:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10944:	2b00      	cmp	r3, #0
   10946:	f47f af5f 	bne.w	10808 <RAM_SIZE+0x808>
   1094a:	f240 0500 	movw	r5, #0
   1094e:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   10952:	ea02 0505 	and.w	r5, r2, r5
   10956:	e6f5      	b.n	10744 <RAM_SIZE+0x744>
   10958:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1095a:	950b      	str	r5, [sp, #44]	; 0x2c
   1095c:	464d      	mov	r5, r9
   1095e:	9310      	str	r3, [sp, #64]	; 0x40
   10960:	f7ff b9e5 	b.w	fd2e <_strtod_r+0x146>
   10964:	9b08      	ldr	r3, [sp, #32]
   10966:	f113 0f16 	cmn.w	r3, #22
   1096a:	f6ff ab20 	blt.w	ffae <_strtod_r+0x3c6>
   1096e:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
   10972:	f243 0370 	movw	r3, #12400	; 0x3070
   10976:	f2c0 0301 	movt	r3, #1
   1097a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1097e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10982:	e9d3 2300 	ldrd	r2, r3, [r3]
   10986:	f7f7 fac1 	bl	7f0c <__aeabi_ddiv>
   1098a:	4603      	mov	r3, r0
   1098c:	460a      	mov	r2, r1
   1098e:	f7ff b9f2 	b.w	fd76 <_strtod_r+0x18e>
   10992:	f1ca 0700 	rsb	r7, sl, #0
   10996:	f017 020f 	ands.w	r2, r7, #15
   1099a:	d00d      	beq.n	109b8 <RAM_SIZE+0x9b8>
   1099c:	f243 0370 	movw	r3, #12400	; 0x3070
   109a0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   109a4:	f2c0 0301 	movt	r3, #1
   109a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   109ac:	e9d3 2300 	ldrd	r2, r3, [r3]
   109b0:	f7f7 faac 	bl	7f0c <__aeabi_ddiv>
   109b4:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   109b8:	113f      	asrs	r7, r7, #4
   109ba:	d157      	bne.n	10a6c <RAM_SIZE+0xa6c>
   109bc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   109c0:	46ba      	mov	sl, r7
   109c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
   109c6:	f7ff bb13 	b.w	fff0 <_strtod_r+0x408>
   109ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   109ce:	f7fe f94d 	bl	ec6c <__ulp>
   109d2:	4602      	mov	r2, r0
   109d4:	460b      	mov	r3, r1
   109d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   109da:	f7f6 ffb9 	bl	7950 <__aeabi_dsub>
   109de:	2200      	movs	r2, #0
   109e0:	2300      	movs	r3, #0
   109e2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   109e6:	f001 fb17 	bl	12018 <__aeabi_dcmpeq>
   109ea:	2800      	cmp	r0, #0
   109ec:	f43f af02 	beq.w	107f4 <RAM_SIZE+0x7f4>
   109f0:	e5dc      	b.n	105ac <RAM_SIZE+0x5ac>
   109f2:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
   109f6:	9119      	str	r1, [sp, #100]	; 0x64
   109f8:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   109fc:	f04f 0a00 	mov.w	sl, #0
   10a00:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10a04:	f7ff baf4 	b.w	fff0 <_strtod_r+0x408>
   10a08:	1c53      	adds	r3, r2, #1
   10a0a:	931f      	str	r3, [sp, #124]	; 0x7c
   10a0c:	7853      	ldrb	r3, [r2, #1]
   10a0e:	2b28      	cmp	r3, #40	; 0x28
   10a10:	f000 8084 	beq.w	10b1c <RAM_SIZE+0xb1c>
   10a14:	f240 0200 	movw	r2, #0
   10a18:	2300      	movs	r3, #0
   10a1a:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
   10a1e:	f7ff b9aa 	b.w	fd76 <_strtod_r+0x18e>
   10a22:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
   10a26:	f04f 32ff 	mov.w	r2, #4294967295
   10a2a:	9218      	str	r2, [sp, #96]	; 0x60
   10a2c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
   10a30:	ea6f 5303 	mvn.w	r3, r3, lsl #20
   10a34:	9319      	str	r3, [sp, #100]	; 0x64
   10a36:	e6dd      	b.n	107f4 <RAM_SIZE+0x7f4>
   10a38:	4845      	ldr	r0, [pc, #276]	; (10b50 <RAM_SIZE+0xb50>)
   10a3a:	4611      	mov	r1, r2
   10a3c:	921f      	str	r2, [sp, #124]	; 0x7c
   10a3e:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   10a42:	3001      	adds	r0, #1
   10a44:	2c00      	cmp	r4, #0
   10a46:	d066      	beq.n	10b16 <RAM_SIZE+0xb16>
   10a48:	784b      	ldrb	r3, [r1, #1]
   10a4a:	3101      	adds	r1, #1
   10a4c:	2b40      	cmp	r3, #64	; 0x40
   10a4e:	dd02      	ble.n	10a56 <RAM_SIZE+0xa56>
   10a50:	2b5a      	cmp	r3, #90	; 0x5a
   10a52:	bfd8      	it	le
   10a54:	3320      	addle	r3, #32
   10a56:	42a3      	cmp	r3, r4
   10a58:	d0f1      	beq.n	10a3e <RAM_SIZE+0xa3e>
   10a5a:	3201      	adds	r2, #1
   10a5c:	921f      	str	r2, [sp, #124]	; 0x7c
   10a5e:	f240 0200 	movw	r2, #0
   10a62:	2300      	movs	r3, #0
   10a64:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   10a68:	f7ff b985 	b.w	fd76 <_strtod_r+0x18e>
   10a6c:	2f1f      	cmp	r7, #31
   10a6e:	dc49      	bgt.n	10b04 <RAM_SIZE+0xb04>
   10a70:	f017 0a10 	ands.w	sl, r7, #16
   10a74:	bf18      	it	ne
   10a76:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
   10a7a:	2f00      	cmp	r7, #0
   10a7c:	dd16      	ble.n	10aac <RAM_SIZE+0xaac>
   10a7e:	f243 1898 	movw	r8, #12696	; 0x3198
   10a82:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10a86:	f2c0 0801 	movt	r8, #1
   10a8a:	f017 0f01 	tst.w	r7, #1
   10a8e:	4610      	mov	r0, r2
   10a90:	4619      	mov	r1, r3
   10a92:	d005      	beq.n	10aa0 <RAM_SIZE+0xaa0>
   10a94:	e9d8 2300 	ldrd	r2, r3, [r8]
   10a98:	f7f7 f90e 	bl	7cb8 <__aeabi_dmul>
   10a9c:	4602      	mov	r2, r0
   10a9e:	460b      	mov	r3, r1
   10aa0:	107f      	asrs	r7, r7, #1
   10aa2:	f108 0808 	add.w	r8, r8, #8
   10aa6:	d1f0      	bne.n	10a8a <RAM_SIZE+0xa8a>
   10aa8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   10aac:	f1ba 0f00 	cmp.w	sl, #0
   10ab0:	d01d      	beq.n	10aee <RAM_SIZE+0xaee>
   10ab2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10ab4:	f240 0300 	movw	r3, #0
   10ab8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10abc:	ea02 0303 	and.w	r3, r2, r3
   10ac0:	0d1b      	lsrs	r3, r3, #20
   10ac2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   10ac6:	2b00      	cmp	r3, #0
   10ac8:	dd11      	ble.n	10aee <RAM_SIZE+0xaee>
   10aca:	2b1f      	cmp	r3, #31
   10acc:	dd36      	ble.n	10b3c <RAM_SIZE+0xb3c>
   10ace:	2100      	movs	r1, #0
   10ad0:	2b34      	cmp	r3, #52	; 0x34
   10ad2:	bfc8      	it	gt
   10ad4:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
   10ad8:	9118      	str	r1, [sp, #96]	; 0x60
   10ada:	bfc8      	it	gt
   10adc:	9319      	strgt	r3, [sp, #100]	; 0x64
   10ade:	dc06      	bgt.n	10aee <RAM_SIZE+0xaee>
   10ae0:	f04f 31ff 	mov.w	r1, #4294967295
   10ae4:	3b20      	subs	r3, #32
   10ae6:	fa11 f303 	lsls.w	r3, r1, r3
   10aea:	401a      	ands	r2, r3
   10aec:	9219      	str	r2, [sp, #100]	; 0x64
   10aee:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10af2:	2200      	movs	r2, #0
   10af4:	2300      	movs	r3, #0
   10af6:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10afa:	f001 fa8d 	bl	12018 <__aeabi_dcmpeq>
   10afe:	2800      	cmp	r0, #0
   10b00:	f43f aa76 	beq.w	fff0 <_strtod_r+0x408>
   10b04:	2300      	movs	r3, #0
   10b06:	2222      	movs	r2, #34	; 0x22
   10b08:	6022      	str	r2, [r4, #0]
   10b0a:	461a      	mov	r2, r3
   10b0c:	f7ff b933 	b.w	fd76 <_strtod_r+0x18e>
   10b10:	f04f 31ff 	mov.w	r1, #4294967295
   10b14:	e661      	b.n	107da <RAM_SIZE+0x7da>
   10b16:	3101      	adds	r1, #1
   10b18:	911f      	str	r1, [sp, #124]	; 0x7c
   10b1a:	e7a0      	b.n	10a5e <RAM_SIZE+0xa5e>
   10b1c:	a81f      	add	r0, sp, #124	; 0x7c
   10b1e:	490d      	ldr	r1, [pc, #52]	; (10b54 <RAM_SIZE+0xb54>)
   10b20:	aa14      	add	r2, sp, #80	; 0x50
   10b22:	f000 ff3f 	bl	119a4 <__hexnan>
   10b26:	2805      	cmp	r0, #5
   10b28:	f47f af74 	bne.w	10a14 <RAM_SIZE+0xa14>
   10b2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10b2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   10b30:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
   10b34:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   10b38:	f7ff b91d 	b.w	fd76 <_strtod_r+0x18e>
   10b3c:	f04f 32ff 	mov.w	r2, #4294967295
   10b40:	fa12 f303 	lsls.w	r3, r2, r3
   10b44:	9a18      	ldr	r2, [sp, #96]	; 0x60
   10b46:	ea02 0303 	and.w	r3, r2, r3
   10b4a:	9318      	str	r3, [sp, #96]	; 0x60
   10b4c:	e7cf      	b.n	10aee <RAM_SIZE+0xaee>
   10b4e:	bf00      	nop
   10b50:	000131c5 	.word	0x000131c5
   10b54:	2000059c 	.word	0x2000059c

00010b58 <strtof>:
   10b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10b5a:	f240 046c 	movw	r4, #108	; 0x6c
   10b5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10b62:	460a      	mov	r2, r1
   10b64:	4601      	mov	r1, r0
   10b66:	6820      	ldr	r0, [r4, #0]
   10b68:	f7ff f83e 	bl	fbe8 <_strtod_r>
   10b6c:	460f      	mov	r7, r1
   10b6e:	4606      	mov	r6, r0
   10b70:	f001 faa4 	bl	120bc <__aeabi_d2f>
   10b74:	2100      	movs	r1, #0
   10b76:	4605      	mov	r5, r0
   10b78:	f001 fb34 	bl	121e4 <__aeabi_fcmpeq>
   10b7c:	b158      	cbz	r0, 10b96 <strtof+0x3e>
   10b7e:	4630      	mov	r0, r6
   10b80:	4639      	mov	r1, r7
   10b82:	2200      	movs	r2, #0
   10b84:	2300      	movs	r3, #0
   10b86:	f001 fa47 	bl	12018 <__aeabi_dcmpeq>
   10b8a:	b920      	cbnz	r0, 10b96 <strtof+0x3e>
   10b8c:	6823      	ldr	r3, [r4, #0]
   10b8e:	2222      	movs	r2, #34	; 0x22
   10b90:	601a      	str	r2, [r3, #0]
   10b92:	4628      	mov	r0, r5
   10b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10b96:	f64f 71ff 	movw	r1, #65535	; 0xffff
   10b9a:	4628      	mov	r0, r5
   10b9c:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
   10ba0:	f001 fb48 	bl	12234 <__aeabi_fcmpgt>
   10ba4:	b158      	cbz	r0, 10bbe <strtof+0x66>
   10ba6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10baa:	4630      	mov	r0, r6
   10bac:	4639      	mov	r1, r7
   10bae:	f04f 32ff 	mov.w	r2, #4294967295
   10bb2:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   10bb6:	f001 fa57 	bl	12068 <__aeabi_dcmpgt>
   10bba:	2800      	cmp	r0, #0
   10bbc:	d0e6      	beq.n	10b8c <strtof+0x34>
   10bbe:	4628      	mov	r0, r5
   10bc0:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
   10bc4:	f001 fb18 	bl	121f8 <__aeabi_fcmplt>
   10bc8:	2800      	cmp	r0, #0
   10bca:	d0e2      	beq.n	10b92 <strtof+0x3a>
   10bcc:	4630      	mov	r0, r6
   10bce:	4639      	mov	r1, r7
   10bd0:	f04f 32ff 	mov.w	r2, #4294967295
   10bd4:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
   10bd8:	f001 fa28 	bl	1202c <__aeabi_dcmplt>
   10bdc:	2800      	cmp	r0, #0
   10bde:	d0d5      	beq.n	10b8c <strtof+0x34>
   10be0:	4628      	mov	r0, r5
   10be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00010be4 <strtod>:
   10be4:	f240 036c 	movw	r3, #108	; 0x6c
   10be8:	460a      	mov	r2, r1
   10bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bee:	4601      	mov	r1, r0
   10bf0:	6818      	ldr	r0, [r3, #0]
   10bf2:	f7fe bff9 	b.w	fbe8 <_strtod_r>
   10bf6:	bf00      	nop

00010bf8 <_strtol_r>:
   10bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10bfc:	f240 1564 	movw	r5, #356	; 0x164
   10c00:	f2c2 0500 	movt	r5, #8192	; 0x2000
   10c04:	b083      	sub	sp, #12
   10c06:	460c      	mov	r4, r1
   10c08:	461f      	mov	r7, r3
   10c0a:	f8d5 8000 	ldr.w	r8, [r5]
   10c0e:	460e      	mov	r6, r1
   10c10:	9001      	str	r0, [sp, #4]
   10c12:	9200      	str	r2, [sp, #0]
   10c14:	f816 5b01 	ldrb.w	r5, [r6], #1
   10c18:	eb08 0305 	add.w	r3, r8, r5
   10c1c:	f893 b001 	ldrb.w	fp, [r3, #1]
   10c20:	f01b 0b08 	ands.w	fp, fp, #8
   10c24:	d1f6      	bne.n	10c14 <_strtol_r+0x1c>
   10c26:	2d2d      	cmp	r5, #45	; 0x2d
   10c28:	d065      	beq.n	10cf6 <_strtol_r+0xfe>
   10c2a:	2d2b      	cmp	r5, #43	; 0x2b
   10c2c:	bf08      	it	eq
   10c2e:	f816 5b01 	ldrbeq.w	r5, [r6], #1
   10c32:	f1d7 0301 	rsbs	r3, r7, #1
   10c36:	bf38      	it	cc
   10c38:	2300      	movcc	r3, #0
   10c3a:	2f10      	cmp	r7, #16
   10c3c:	bf14      	ite	ne
   10c3e:	461a      	movne	r2, r3
   10c40:	f043 0201 	orreq.w	r2, r3, #1
   10c44:	b132      	cbz	r2, 10c54 <_strtol_r+0x5c>
   10c46:	2d30      	cmp	r5, #48	; 0x30
   10c48:	d066      	beq.n	10d18 <_strtol_r+0x120>
   10c4a:	b11b      	cbz	r3, 10c54 <_strtol_r+0x5c>
   10c4c:	2d30      	cmp	r5, #48	; 0x30
   10c4e:	bf0c      	ite	eq
   10c50:	2708      	moveq	r7, #8
   10c52:	270a      	movne	r7, #10
   10c54:	f1bb 0f00 	cmp.w	fp, #0
   10c58:	4639      	mov	r1, r7
   10c5a:	bf14      	ite	ne
   10c5c:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
   10c60:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
   10c64:	4648      	mov	r0, r9
   10c66:	f001 f971 	bl	11f4c <__aeabi_uidivmod>
   10c6a:	4648      	mov	r0, r9
   10c6c:	468a      	mov	sl, r1
   10c6e:	4639      	mov	r1, r7
   10c70:	f001 f83e 	bl	11cf0 <__aeabi_uidiv>
   10c74:	2100      	movs	r1, #0
   10c76:	468c      	mov	ip, r1
   10c78:	eb08 0205 	add.w	r2, r8, r5
   10c7c:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
   10c80:	7852      	ldrb	r2, [r2, #1]
   10c82:	f012 0f04 	tst.w	r2, #4
   10c86:	d108      	bne.n	10c9a <_strtol_r+0xa2>
   10c88:	f012 0f03 	tst.w	r2, #3
   10c8c:	d020      	beq.n	10cd0 <_strtol_r+0xd8>
   10c8e:	f012 0f01 	tst.w	r2, #1
   10c92:	bf14      	ite	ne
   10c94:	2337      	movne	r3, #55	; 0x37
   10c96:	2357      	moveq	r3, #87	; 0x57
   10c98:	1aeb      	subs	r3, r5, r3
   10c9a:	429f      	cmp	r7, r3
   10c9c:	dd18      	ble.n	10cd0 <_strtol_r+0xd8>
   10c9e:	4584      	cmp	ip, r0
   10ca0:	bf94      	ite	ls
   10ca2:	2200      	movls	r2, #0
   10ca4:	2201      	movhi	r2, #1
   10ca6:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10caa:	f04f 31ff 	mov.w	r1, #4294967295
   10cae:	d10c      	bne.n	10cca <_strtol_r+0xd2>
   10cb0:	4584      	cmp	ip, r0
   10cb2:	bf14      	ite	ne
   10cb4:	2200      	movne	r2, #0
   10cb6:	2201      	moveq	r2, #1
   10cb8:	4553      	cmp	r3, sl
   10cba:	bfd4      	ite	le
   10cbc:	2200      	movle	r2, #0
   10cbe:	f002 0201 	andgt.w	r2, r2, #1
   10cc2:	b912      	cbnz	r2, 10cca <_strtol_r+0xd2>
   10cc4:	fb07 3c0c 	mla	ip, r7, ip, r3
   10cc8:	2101      	movs	r1, #1
   10cca:	f816 5b01 	ldrb.w	r5, [r6], #1
   10cce:	e7d3      	b.n	10c78 <_strtol_r+0x80>
   10cd0:	f1b1 3fff 	cmp.w	r1, #4294967295
   10cd4:	d014      	beq.n	10d00 <_strtol_r+0x108>
   10cd6:	f1bb 0f00 	cmp.w	fp, #0
   10cda:	d109      	bne.n	10cf0 <_strtol_r+0xf8>
   10cdc:	4660      	mov	r0, ip
   10cde:	9b00      	ldr	r3, [sp, #0]
   10ce0:	b11b      	cbz	r3, 10cea <_strtol_r+0xf2>
   10ce2:	b101      	cbz	r1, 10ce6 <_strtol_r+0xee>
   10ce4:	1e74      	subs	r4, r6, #1
   10ce6:	9a00      	ldr	r2, [sp, #0]
   10ce8:	6014      	str	r4, [r2, #0]
   10cea:	b003      	add	sp, #12
   10cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10cf0:	f1cc 0000 	rsb	r0, ip, #0
   10cf4:	e7f3      	b.n	10cde <_strtol_r+0xe6>
   10cf6:	f816 5b01 	ldrb.w	r5, [r6], #1
   10cfa:	f04f 0b01 	mov.w	fp, #1
   10cfe:	e798      	b.n	10c32 <_strtol_r+0x3a>
   10d00:	9a01      	ldr	r2, [sp, #4]
   10d02:	f1bb 0f00 	cmp.w	fp, #0
   10d06:	f04f 0322 	mov.w	r3, #34	; 0x22
   10d0a:	bf14      	ite	ne
   10d0c:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   10d10:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   10d14:	6013      	str	r3, [r2, #0]
   10d16:	e7e2      	b.n	10cde <_strtol_r+0xe6>
   10d18:	7832      	ldrb	r2, [r6, #0]
   10d1a:	2a78      	cmp	r2, #120	; 0x78
   10d1c:	bf14      	ite	ne
   10d1e:	2100      	movne	r1, #0
   10d20:	2101      	moveq	r1, #1
   10d22:	2a58      	cmp	r2, #88	; 0x58
   10d24:	bf14      	ite	ne
   10d26:	460a      	movne	r2, r1
   10d28:	f041 0201 	orreq.w	r2, r1, #1
   10d2c:	2a00      	cmp	r2, #0
   10d2e:	d08c      	beq.n	10c4a <_strtol_r+0x52>
   10d30:	7875      	ldrb	r5, [r6, #1]
   10d32:	2710      	movs	r7, #16
   10d34:	3602      	adds	r6, #2
   10d36:	e78d      	b.n	10c54 <_strtol_r+0x5c>

00010d38 <strtol>:
   10d38:	b410      	push	{r4}
   10d3a:	f240 046c 	movw	r4, #108	; 0x6c
   10d3e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10d42:	468c      	mov	ip, r1
   10d44:	4613      	mov	r3, r2
   10d46:	4601      	mov	r1, r0
   10d48:	4662      	mov	r2, ip
   10d4a:	6820      	ldr	r0, [r4, #0]
   10d4c:	bc10      	pop	{r4}
   10d4e:	e753      	b.n	10bf8 <_strtol_r>

00010d50 <_strtoll_r>:
   10d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d54:	f240 1464 	movw	r4, #356	; 0x164
   10d58:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10d5c:	b08b      	sub	sp, #44	; 0x2c
   10d5e:	469a      	mov	sl, r3
   10d60:	460d      	mov	r5, r1
   10d62:	6826      	ldr	r6, [r4, #0]
   10d64:	9106      	str	r1, [sp, #24]
   10d66:	9009      	str	r0, [sp, #36]	; 0x24
   10d68:	9208      	str	r2, [sp, #32]
   10d6a:	f815 4b01 	ldrb.w	r4, [r5], #1
   10d6e:	1933      	adds	r3, r6, r4
   10d70:	785b      	ldrb	r3, [r3, #1]
   10d72:	f013 0308 	ands.w	r3, r3, #8
   10d76:	d1f8      	bne.n	10d6a <_strtoll_r+0x1a>
   10d78:	2c2d      	cmp	r4, #45	; 0x2d
   10d7a:	f000 80aa 	beq.w	10ed2 <_strtoll_r+0x182>
   10d7e:	2c2b      	cmp	r4, #43	; 0x2b
   10d80:	bf08      	it	eq
   10d82:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   10d86:	9307      	str	r3, [sp, #28]
   10d88:	f1da 0301 	rsbs	r3, sl, #1
   10d8c:	bf38      	it	cc
   10d8e:	2300      	movcc	r3, #0
   10d90:	f1ba 0f10 	cmp.w	sl, #16
   10d94:	bf14      	ite	ne
   10d96:	461a      	movne	r2, r3
   10d98:	f043 0201 	orreq.w	r2, r3, #1
   10d9c:	b1aa      	cbz	r2, 10dca <_strtoll_r+0x7a>
   10d9e:	2c30      	cmp	r4, #48	; 0x30
   10da0:	f000 80a5 	beq.w	10eee <_strtoll_r+0x19e>
   10da4:	2b00      	cmp	r3, #0
   10da6:	f000 80c5 	beq.w	10f34 <_strtoll_r+0x1e4>
   10daa:	2c30      	cmp	r4, #48	; 0x30
   10dac:	f000 80b9 	beq.w	10f22 <_strtoll_r+0x1d2>
   10db0:	9807      	ldr	r0, [sp, #28]
   10db2:	220a      	movs	r2, #10
   10db4:	2300      	movs	r3, #0
   10db6:	f04f 0a0a 	mov.w	sl, #10
   10dba:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10dbe:	b160      	cbz	r0, 10dda <_strtoll_r+0x8a>
   10dc0:	f04f 0800 	mov.w	r8, #0
   10dc4:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
   10dc8:	e00b      	b.n	10de2 <_strtoll_r+0x92>
   10dca:	4652      	mov	r2, sl
   10dcc:	ea4f 73e2 	mov.w	r3, r2, asr #31
   10dd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10dd4:	9807      	ldr	r0, [sp, #28]
   10dd6:	2800      	cmp	r0, #0
   10dd8:	d1f2      	bne.n	10dc0 <_strtoll_r+0x70>
   10dda:	f04f 38ff 	mov.w	r8, #4294967295
   10dde:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
   10de2:	4640      	mov	r0, r8
   10de4:	4649      	mov	r1, r9
   10de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10dea:	2700      	movs	r7, #0
   10dec:	f001 fa2c 	bl	12248 <__aeabi_uldivmod>
   10df0:	4640      	mov	r0, r8
   10df2:	4649      	mov	r1, r9
   10df4:	4693      	mov	fp, r2
   10df6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10dfa:	f001 fa25 	bl	12248 <__aeabi_uldivmod>
   10dfe:	2200      	movs	r2, #0
   10e00:	2300      	movs	r3, #0
   10e02:	f8cd b004 	str.w	fp, [sp, #4]
   10e06:	f8cd a000 	str.w	sl, [sp]
   10e0a:	4680      	mov	r8, r0
   10e0c:	4689      	mov	r9, r1
   10e0e:	1930      	adds	r0, r6, r4
   10e10:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   10e14:	7840      	ldrb	r0, [r0, #1]
   10e16:	f010 0f04 	tst.w	r0, #4
   10e1a:	d108      	bne.n	10e2e <_strtoll_r+0xde>
   10e1c:	f010 0f03 	tst.w	r0, #3
   10e20:	d040      	beq.n	10ea4 <_strtoll_r+0x154>
   10e22:	f010 0f01 	tst.w	r0, #1
   10e26:	bf14      	ite	ne
   10e28:	2137      	movne	r1, #55	; 0x37
   10e2a:	2157      	moveq	r1, #87	; 0x57
   10e2c:	1a61      	subs	r1, r4, r1
   10e2e:	ea83 0b09 	eor.w	fp, r3, r9
   10e32:	ea82 0a08 	eor.w	sl, r2, r8
   10e36:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10e3a:	f8dd b000 	ldr.w	fp, [sp]
   10e3e:	458b      	cmp	fp, r1
   10e40:	dd30      	ble.n	10ea4 <_strtoll_r+0x154>
   10e42:	4590      	cmp	r8, r2
   10e44:	eb79 0003 	sbcs.w	r0, r9, r3
   10e48:	bf2c      	ite	cs
   10e4a:	2000      	movcs	r0, #0
   10e4c:	2001      	movcc	r0, #1
   10e4e:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   10e52:	f04f 37ff 	mov.w	r7, #4294967295
   10e56:	d122      	bne.n	10e9e <_strtoll_r+0x14e>
   10e58:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10e5c:	9805      	ldr	r0, [sp, #20]
   10e5e:	9c04      	ldr	r4, [sp, #16]
   10e60:	ea5a 0b0b 	orrs.w	fp, sl, fp
   10e64:	f8dd a004 	ldr.w	sl, [sp, #4]
   10e68:	fb02 fc00 	mul.w	ip, r2, r0
   10e6c:	bf14      	ite	ne
   10e6e:	2000      	movne	r0, #0
   10e70:	2001      	moveq	r0, #1
   10e72:	4551      	cmp	r1, sl
   10e74:	bfd4      	ite	le
   10e76:	2000      	movle	r0, #0
   10e78:	f000 0001 	andgt.w	r0, r0, #1
   10e7c:	fba2 ab04 	umull	sl, fp, r2, r4
   10e80:	fb04 cc03 	mla	ip, r4, r3, ip
   10e84:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10e88:	b948      	cbnz	r0, 10e9e <_strtoll_r+0x14e>
   10e8a:	44e3      	add	fp, ip
   10e8c:	f8cd b00c 	str.w	fp, [sp, #12]
   10e90:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10e94:	2701      	movs	r7, #1
   10e96:	eb1a 0201 	adds.w	r2, sl, r1
   10e9a:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   10e9e:	f815 4b01 	ldrb.w	r4, [r5], #1
   10ea2:	e7b4      	b.n	10e0e <_strtoll_r+0xbe>
   10ea4:	f1b7 3fff 	cmp.w	r7, #4294967295
   10ea8:	9807      	ldr	r0, [sp, #28]
   10eaa:	d017      	beq.n	10edc <_strtoll_r+0x18c>
   10eac:	b968      	cbnz	r0, 10eca <_strtoll_r+0x17a>
   10eae:	9908      	ldr	r1, [sp, #32]
   10eb0:	b119      	cbz	r1, 10eba <_strtoll_r+0x16a>
   10eb2:	b93f      	cbnz	r7, 10ec4 <_strtoll_r+0x174>
   10eb4:	9806      	ldr	r0, [sp, #24]
   10eb6:	9c08      	ldr	r4, [sp, #32]
   10eb8:	6020      	str	r0, [r4, #0]
   10eba:	4619      	mov	r1, r3
   10ebc:	4610      	mov	r0, r2
   10ebe:	b00b      	add	sp, #44	; 0x2c
   10ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ec4:	3d01      	subs	r5, #1
   10ec6:	9506      	str	r5, [sp, #24]
   10ec8:	e7f4      	b.n	10eb4 <_strtoll_r+0x164>
   10eca:	4252      	negs	r2, r2
   10ecc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   10ed0:	e7ed      	b.n	10eae <_strtoll_r+0x15e>
   10ed2:	f815 4b01 	ldrb.w	r4, [r5], #1
   10ed6:	2001      	movs	r0, #1
   10ed8:	9007      	str	r0, [sp, #28]
   10eda:	e755      	b.n	10d88 <_strtoll_r+0x38>
   10edc:	b9e8      	cbnz	r0, 10f1a <_strtoll_r+0x1ca>
   10ede:	f04f 32ff 	mov.w	r2, #4294967295
   10ee2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   10ee6:	9c09      	ldr	r4, [sp, #36]	; 0x24
   10ee8:	2122      	movs	r1, #34	; 0x22
   10eea:	6021      	str	r1, [r4, #0]
   10eec:	e7df      	b.n	10eae <_strtoll_r+0x15e>
   10eee:	782a      	ldrb	r2, [r5, #0]
   10ef0:	2a78      	cmp	r2, #120	; 0x78
   10ef2:	bf14      	ite	ne
   10ef4:	2100      	movne	r1, #0
   10ef6:	2101      	moveq	r1, #1
   10ef8:	2a58      	cmp	r2, #88	; 0x58
   10efa:	bf14      	ite	ne
   10efc:	460a      	movne	r2, r1
   10efe:	f041 0201 	orreq.w	r2, r1, #1
   10f02:	2a00      	cmp	r2, #0
   10f04:	f43f af4e 	beq.w	10da4 <_strtoll_r+0x54>
   10f08:	786c      	ldrb	r4, [r5, #1]
   10f0a:	2210      	movs	r2, #16
   10f0c:	2300      	movs	r3, #0
   10f0e:	3502      	adds	r5, #2
   10f10:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10f14:	f04f 0a10 	mov.w	sl, #16
   10f18:	e75c      	b.n	10dd4 <_strtoll_r+0x84>
   10f1a:	2200      	movs	r2, #0
   10f1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   10f20:	e7e1      	b.n	10ee6 <_strtoll_r+0x196>
   10f22:	f04f 0a08 	mov.w	sl, #8
   10f26:	f04f 0b00 	mov.w	fp, #0
   10f2a:	e9cd ab04 	strd	sl, fp, [sp, #16]
   10f2e:	f04f 0a08 	mov.w	sl, #8
   10f32:	e74f      	b.n	10dd4 <_strtoll_r+0x84>
   10f34:	4650      	mov	r0, sl
   10f36:	ea4f 71e0 	mov.w	r1, r0, asr #31
   10f3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10f3e:	e749      	b.n	10dd4 <_strtoll_r+0x84>

00010f40 <_strtoul_r>:
   10f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f44:	f240 1664 	movw	r6, #356	; 0x164
   10f48:	f2c2 0600 	movt	r6, #8192	; 0x2000
   10f4c:	b083      	sub	sp, #12
   10f4e:	460c      	mov	r4, r1
   10f50:	4615      	mov	r5, r2
   10f52:	f8d6 a000 	ldr.w	sl, [r6]
   10f56:	4698      	mov	r8, r3
   10f58:	460f      	mov	r7, r1
   10f5a:	9001      	str	r0, [sp, #4]
   10f5c:	f817 6b01 	ldrb.w	r6, [r7], #1
   10f60:	eb0a 0306 	add.w	r3, sl, r6
   10f64:	f893 b001 	ldrb.w	fp, [r3, #1]
   10f68:	f01b 0b08 	ands.w	fp, fp, #8
   10f6c:	d1f6      	bne.n	10f5c <_strtoul_r+0x1c>
   10f6e:	2e2d      	cmp	r6, #45	; 0x2d
   10f70:	d06c      	beq.n	1104c <_strtoul_r+0x10c>
   10f72:	2e2b      	cmp	r6, #43	; 0x2b
   10f74:	bf08      	it	eq
   10f76:	f817 6b01 	ldrbeq.w	r6, [r7], #1
   10f7a:	f1d8 0301 	rsbs	r3, r8, #1
   10f7e:	bf38      	it	cc
   10f80:	2300      	movcc	r3, #0
   10f82:	f1b8 0f10 	cmp.w	r8, #16
   10f86:	bf14      	ite	ne
   10f88:	461a      	movne	r2, r3
   10f8a:	f043 0201 	orreq.w	r2, r3, #1
   10f8e:	b172      	cbz	r2, 10fae <_strtoul_r+0x6e>
   10f90:	2e30      	cmp	r6, #48	; 0x30
   10f92:	d060      	beq.n	11056 <_strtoul_r+0x116>
   10f94:	b15b      	cbz	r3, 10fae <_strtoul_r+0x6e>
   10f96:	2e30      	cmp	r6, #48	; 0x30
   10f98:	bf0c      	ite	eq
   10f9a:	f04f 0808 	moveq.w	r8, #8
   10f9e:	f04f 080a 	movne.w	r8, #10
   10fa2:	bf0c      	ite	eq
   10fa4:	f04f 0907 	moveq.w	r9, #7
   10fa8:	f04f 0905 	movne.w	r9, #5
   10fac:	e005      	b.n	10fba <_strtoul_r+0x7a>
   10fae:	f04f 30ff 	mov.w	r0, #4294967295
   10fb2:	4641      	mov	r1, r8
   10fb4:	f000 ffca 	bl	11f4c <__aeabi_uidivmod>
   10fb8:	4689      	mov	r9, r1
   10fba:	4641      	mov	r1, r8
   10fbc:	f04f 30ff 	mov.w	r0, #4294967295
   10fc0:	f000 fe96 	bl	11cf0 <__aeabi_uidiv>
   10fc4:	2100      	movs	r1, #0
   10fc6:	4684      	mov	ip, r0
   10fc8:	4608      	mov	r0, r1
   10fca:	eb0a 0206 	add.w	r2, sl, r6
   10fce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   10fd2:	7852      	ldrb	r2, [r2, #1]
   10fd4:	f012 0f04 	tst.w	r2, #4
   10fd8:	d108      	bne.n	10fec <_strtoul_r+0xac>
   10fda:	f012 0f03 	tst.w	r2, #3
   10fde:	d020      	beq.n	11022 <_strtoul_r+0xe2>
   10fe0:	f012 0f01 	tst.w	r2, #1
   10fe4:	bf14      	ite	ne
   10fe6:	2337      	movne	r3, #55	; 0x37
   10fe8:	2357      	moveq	r3, #87	; 0x57
   10fea:	1af3      	subs	r3, r6, r3
   10fec:	4598      	cmp	r8, r3
   10fee:	dd18      	ble.n	11022 <_strtoul_r+0xe2>
   10ff0:	4560      	cmp	r0, ip
   10ff2:	bf94      	ite	ls
   10ff4:	2200      	movls	r2, #0
   10ff6:	2201      	movhi	r2, #1
   10ff8:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10ffc:	f04f 31ff 	mov.w	r1, #4294967295
   11000:	d10c      	bne.n	1101c <_strtoul_r+0xdc>
   11002:	4560      	cmp	r0, ip
   11004:	bf14      	ite	ne
   11006:	2200      	movne	r2, #0
   11008:	2201      	moveq	r2, #1
   1100a:	454b      	cmp	r3, r9
   1100c:	bfd4      	ite	le
   1100e:	2200      	movle	r2, #0
   11010:	f002 0201 	andgt.w	r2, r2, #1
   11014:	b912      	cbnz	r2, 1101c <_strtoul_r+0xdc>
   11016:	fb08 3000 	mla	r0, r8, r0, r3
   1101a:	2101      	movs	r1, #1
   1101c:	f817 6b01 	ldrb.w	r6, [r7], #1
   11020:	e7d3      	b.n	10fca <_strtoul_r+0x8a>
   11022:	f1b1 3fff 	cmp.w	r1, #4294967295
   11026:	d00c      	beq.n	11042 <_strtoul_r+0x102>
   11028:	f1bb 0f00 	cmp.w	fp, #0
   1102c:	d107      	bne.n	1103e <_strtoul_r+0xfe>
   1102e:	b10d      	cbz	r5, 11034 <_strtoul_r+0xf4>
   11030:	b919      	cbnz	r1, 1103a <_strtoul_r+0xfa>
   11032:	602c      	str	r4, [r5, #0]
   11034:	b003      	add	sp, #12
   11036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1103a:	1e7c      	subs	r4, r7, #1
   1103c:	e7f9      	b.n	11032 <_strtoul_r+0xf2>
   1103e:	4240      	negs	r0, r0
   11040:	e7f5      	b.n	1102e <_strtoul_r+0xee>
   11042:	9a01      	ldr	r2, [sp, #4]
   11044:	2322      	movs	r3, #34	; 0x22
   11046:	4608      	mov	r0, r1
   11048:	6013      	str	r3, [r2, #0]
   1104a:	e7f0      	b.n	1102e <_strtoul_r+0xee>
   1104c:	f817 6b01 	ldrb.w	r6, [r7], #1
   11050:	f04f 0b01 	mov.w	fp, #1
   11054:	e791      	b.n	10f7a <_strtoul_r+0x3a>
   11056:	783a      	ldrb	r2, [r7, #0]
   11058:	2a78      	cmp	r2, #120	; 0x78
   1105a:	bf14      	ite	ne
   1105c:	2100      	movne	r1, #0
   1105e:	2101      	moveq	r1, #1
   11060:	2a58      	cmp	r2, #88	; 0x58
   11062:	bf14      	ite	ne
   11064:	460a      	movne	r2, r1
   11066:	f041 0201 	orreq.w	r2, r1, #1
   1106a:	2a00      	cmp	r2, #0
   1106c:	d092      	beq.n	10f94 <_strtoul_r+0x54>
   1106e:	787e      	ldrb	r6, [r7, #1]
   11070:	f04f 090f 	mov.w	r9, #15
   11074:	3702      	adds	r7, #2
   11076:	f04f 0810 	mov.w	r8, #16
   1107a:	e79e      	b.n	10fba <_strtoul_r+0x7a>

0001107c <strtoul>:
   1107c:	b410      	push	{r4}
   1107e:	f240 046c 	movw	r4, #108	; 0x6c
   11082:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11086:	468c      	mov	ip, r1
   11088:	4613      	mov	r3, r2
   1108a:	4601      	mov	r1, r0
   1108c:	4662      	mov	r2, ip
   1108e:	6820      	ldr	r0, [r4, #0]
   11090:	bc10      	pop	{r4}
   11092:	e755      	b.n	10f40 <_strtoul_r>

00011094 <_strtoull_r>:
   11094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11098:	f240 1464 	movw	r4, #356	; 0x164
   1109c:	f2c2 0400 	movt	r4, #8192	; 0x2000
   110a0:	b08b      	sub	sp, #44	; 0x2c
   110a2:	469a      	mov	sl, r3
   110a4:	460d      	mov	r5, r1
   110a6:	6826      	ldr	r6, [r4, #0]
   110a8:	9106      	str	r1, [sp, #24]
   110aa:	9009      	str	r0, [sp, #36]	; 0x24
   110ac:	9207      	str	r2, [sp, #28]
   110ae:	f815 4b01 	ldrb.w	r4, [r5], #1
   110b2:	1933      	adds	r3, r6, r4
   110b4:	785b      	ldrb	r3, [r3, #1]
   110b6:	f013 0308 	ands.w	r3, r3, #8
   110ba:	d1f8      	bne.n	110ae <_strtoull_r+0x1a>
   110bc:	2c2d      	cmp	r4, #45	; 0x2d
   110be:	f000 80a9 	beq.w	11214 <_strtoull_r+0x180>
   110c2:	2c2b      	cmp	r4, #43	; 0x2b
   110c4:	bf08      	it	eq
   110c6:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   110ca:	9308      	str	r3, [sp, #32]
   110cc:	f1da 0301 	rsbs	r3, sl, #1
   110d0:	bf38      	it	cc
   110d2:	2300      	movcc	r3, #0
   110d4:	f1ba 0f10 	cmp.w	sl, #16
   110d8:	bf14      	ite	ne
   110da:	461a      	movne	r2, r3
   110dc:	f043 0201 	orreq.w	r2, r3, #1
   110e0:	b18a      	cbz	r2, 11106 <_strtoull_r+0x72>
   110e2:	2c30      	cmp	r4, #48	; 0x30
   110e4:	f000 809b 	beq.w	1121e <_strtoull_r+0x18a>
   110e8:	2b00      	cmp	r3, #0
   110ea:	f000 80b9 	beq.w	11260 <_strtoull_r+0x1cc>
   110ee:	2c30      	cmp	r4, #48	; 0x30
   110f0:	f000 80ad 	beq.w	1124e <_strtoull_r+0x1ba>
   110f4:	220a      	movs	r2, #10
   110f6:	2300      	movs	r3, #0
   110f8:	f04f 0b05 	mov.w	fp, #5
   110fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11100:	f04f 0a0a 	mov.w	sl, #10
   11104:	e00b      	b.n	1111e <_strtoull_r+0x8a>
   11106:	4652      	mov	r2, sl
   11108:	ea4f 73e2 	mov.w	r3, r2, asr #31
   1110c:	f04f 30ff 	mov.w	r0, #4294967295
   11110:	f04f 31ff 	mov.w	r1, #4294967295
   11114:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11118:	f001 f896 	bl	12248 <__aeabi_uldivmod>
   1111c:	4693      	mov	fp, r2
   1111e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   11122:	f04f 30ff 	mov.w	r0, #4294967295
   11126:	f04f 31ff 	mov.w	r1, #4294967295
   1112a:	2700      	movs	r7, #0
   1112c:	f001 f88c 	bl	12248 <__aeabi_uldivmod>
   11130:	2200      	movs	r2, #0
   11132:	2300      	movs	r3, #0
   11134:	f8cd b004 	str.w	fp, [sp, #4]
   11138:	f8cd a000 	str.w	sl, [sp]
   1113c:	4680      	mov	r8, r0
   1113e:	4689      	mov	r9, r1
   11140:	1930      	adds	r0, r6, r4
   11142:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   11146:	7840      	ldrb	r0, [r0, #1]
   11148:	f010 0f04 	tst.w	r0, #4
   1114c:	d108      	bne.n	11160 <_strtoull_r+0xcc>
   1114e:	f010 0f03 	tst.w	r0, #3
   11152:	d040      	beq.n	111d6 <_strtoull_r+0x142>
   11154:	f010 0f01 	tst.w	r0, #1
   11158:	bf14      	ite	ne
   1115a:	2137      	movne	r1, #55	; 0x37
   1115c:	2157      	moveq	r1, #87	; 0x57
   1115e:	1a61      	subs	r1, r4, r1
   11160:	ea83 0b09 	eor.w	fp, r3, r9
   11164:	ea82 0a08 	eor.w	sl, r2, r8
   11168:	e9cd ab02 	strd	sl, fp, [sp, #8]
   1116c:	f8dd b000 	ldr.w	fp, [sp]
   11170:	458b      	cmp	fp, r1
   11172:	dd30      	ble.n	111d6 <_strtoull_r+0x142>
   11174:	4590      	cmp	r8, r2
   11176:	eb79 0003 	sbcs.w	r0, r9, r3
   1117a:	bf2c      	ite	cs
   1117c:	2000      	movcs	r0, #0
   1117e:	2001      	movcc	r0, #1
   11180:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   11184:	f04f 37ff 	mov.w	r7, #4294967295
   11188:	d122      	bne.n	111d0 <_strtoull_r+0x13c>
   1118a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   1118e:	9805      	ldr	r0, [sp, #20]
   11190:	9c04      	ldr	r4, [sp, #16]
   11192:	ea5a 0b0b 	orrs.w	fp, sl, fp
   11196:	f8dd a004 	ldr.w	sl, [sp, #4]
   1119a:	fb02 fc00 	mul.w	ip, r2, r0
   1119e:	bf14      	ite	ne
   111a0:	2000      	movne	r0, #0
   111a2:	2001      	moveq	r0, #1
   111a4:	4551      	cmp	r1, sl
   111a6:	bfd4      	ite	le
   111a8:	2000      	movle	r0, #0
   111aa:	f000 0001 	andgt.w	r0, r0, #1
   111ae:	fba2 ab04 	umull	sl, fp, r2, r4
   111b2:	fb04 cc03 	mla	ip, r4, r3, ip
   111b6:	e9cd ab02 	strd	sl, fp, [sp, #8]
   111ba:	b948      	cbnz	r0, 111d0 <_strtoull_r+0x13c>
   111bc:	44e3      	add	fp, ip
   111be:	f8cd b00c 	str.w	fp, [sp, #12]
   111c2:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   111c6:	2701      	movs	r7, #1
   111c8:	eb1a 0201 	adds.w	r2, sl, r1
   111cc:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   111d0:	f815 4b01 	ldrb.w	r4, [r5], #1
   111d4:	e7b4      	b.n	11140 <_strtoull_r+0xac>
   111d6:	f1b7 3fff 	cmp.w	r7, #4294967295
   111da:	d013      	beq.n	11204 <_strtoull_r+0x170>
   111dc:	9908      	ldr	r1, [sp, #32]
   111de:	b969      	cbnz	r1, 111fc <_strtoull_r+0x168>
   111e0:	9c07      	ldr	r4, [sp, #28]
   111e2:	b11c      	cbz	r4, 111ec <_strtoull_r+0x158>
   111e4:	b93f      	cbnz	r7, 111f6 <_strtoull_r+0x162>
   111e6:	9906      	ldr	r1, [sp, #24]
   111e8:	9807      	ldr	r0, [sp, #28]
   111ea:	6001      	str	r1, [r0, #0]
   111ec:	4619      	mov	r1, r3
   111ee:	4610      	mov	r0, r2
   111f0:	b00b      	add	sp, #44	; 0x2c
   111f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111f6:	3d01      	subs	r5, #1
   111f8:	9506      	str	r5, [sp, #24]
   111fa:	e7f4      	b.n	111e6 <_strtoull_r+0x152>
   111fc:	4252      	negs	r2, r2
   111fe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11202:	e7ed      	b.n	111e0 <_strtoull_r+0x14c>
   11204:	9809      	ldr	r0, [sp, #36]	; 0x24
   11206:	2322      	movs	r3, #34	; 0x22
   11208:	f04f 32ff 	mov.w	r2, #4294967295
   1120c:	6003      	str	r3, [r0, #0]
   1120e:	f04f 33ff 	mov.w	r3, #4294967295
   11212:	e7e5      	b.n	111e0 <_strtoull_r+0x14c>
   11214:	f815 4b01 	ldrb.w	r4, [r5], #1
   11218:	2001      	movs	r0, #1
   1121a:	9008      	str	r0, [sp, #32]
   1121c:	e756      	b.n	110cc <_strtoull_r+0x38>
   1121e:	782a      	ldrb	r2, [r5, #0]
   11220:	2a78      	cmp	r2, #120	; 0x78
   11222:	bf14      	ite	ne
   11224:	2100      	movne	r1, #0
   11226:	2101      	moveq	r1, #1
   11228:	2a58      	cmp	r2, #88	; 0x58
   1122a:	bf14      	ite	ne
   1122c:	460a      	movne	r2, r1
   1122e:	f041 0201 	orreq.w	r2, r1, #1
   11232:	2a00      	cmp	r2, #0
   11234:	f43f af58 	beq.w	110e8 <_strtoull_r+0x54>
   11238:	786c      	ldrb	r4, [r5, #1]
   1123a:	2210      	movs	r2, #16
   1123c:	2300      	movs	r3, #0
   1123e:	3502      	adds	r5, #2
   11240:	f04f 0b0f 	mov.w	fp, #15
   11244:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11248:	f04f 0a10 	mov.w	sl, #16
   1124c:	e767      	b.n	1111e <_strtoull_r+0x8a>
   1124e:	2008      	movs	r0, #8
   11250:	2100      	movs	r1, #0
   11252:	f04f 0b07 	mov.w	fp, #7
   11256:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1125a:	f04f 0a08 	mov.w	sl, #8
   1125e:	e75e      	b.n	1111e <_strtoull_r+0x8a>
   11260:	4650      	mov	r0, sl
   11262:	ea4f 71e0 	mov.w	r1, r0, asr #31
   11266:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1126a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1126e:	f04f 30ff 	mov.w	r0, #4294967295
   11272:	f04f 31ff 	mov.w	r1, #4294967295
   11276:	f000 ffe7 	bl	12248 <__aeabi_uldivmod>
   1127a:	4693      	mov	fp, r2
   1127c:	e74f      	b.n	1111e <_strtoull_r+0x8a>
   1127e:	bf00      	nop

00011280 <_calloc_r>:
   11280:	b538      	push	{r3, r4, r5, lr}
   11282:	fb01 f102 	mul.w	r1, r1, r2
   11286:	f7fc ff97 	bl	e1b8 <_malloc_r>
   1128a:	4604      	mov	r4, r0
   1128c:	b1f8      	cbz	r0, 112ce <_calloc_r+0x4e>
   1128e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   11292:	f022 0203 	bic.w	r2, r2, #3
   11296:	3a04      	subs	r2, #4
   11298:	2a24      	cmp	r2, #36	; 0x24
   1129a:	d81a      	bhi.n	112d2 <_calloc_r+0x52>
   1129c:	2a13      	cmp	r2, #19
   1129e:	4603      	mov	r3, r0
   112a0:	d90f      	bls.n	112c2 <_calloc_r+0x42>
   112a2:	2100      	movs	r1, #0
   112a4:	f840 1b04 	str.w	r1, [r0], #4
   112a8:	1d03      	adds	r3, r0, #4
   112aa:	2a1b      	cmp	r2, #27
   112ac:	6061      	str	r1, [r4, #4]
   112ae:	d908      	bls.n	112c2 <_calloc_r+0x42>
   112b0:	1d1d      	adds	r5, r3, #4
   112b2:	6041      	str	r1, [r0, #4]
   112b4:	6059      	str	r1, [r3, #4]
   112b6:	1d2b      	adds	r3, r5, #4
   112b8:	2a24      	cmp	r2, #36	; 0x24
   112ba:	bf02      	ittt	eq
   112bc:	6069      	streq	r1, [r5, #4]
   112be:	6059      	streq	r1, [r3, #4]
   112c0:	3308      	addeq	r3, #8
   112c2:	461a      	mov	r2, r3
   112c4:	2100      	movs	r1, #0
   112c6:	f842 1b04 	str.w	r1, [r2], #4
   112ca:	6059      	str	r1, [r3, #4]
   112cc:	6051      	str	r1, [r2, #4]
   112ce:	4620      	mov	r0, r4
   112d0:	bd38      	pop	{r3, r4, r5, pc}
   112d2:	2100      	movs	r1, #0
   112d4:	f7fd fbea 	bl	eaac <memset>
   112d8:	4620      	mov	r0, r4
   112da:	bd38      	pop	{r3, r4, r5, pc}

000112dc <_close_r>:
   112dc:	b538      	push	{r3, r4, r5, lr}
   112de:	f240 748c 	movw	r4, #1932	; 0x78c
   112e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
   112e6:	4605      	mov	r5, r0
   112e8:	4608      	mov	r0, r1
   112ea:	2300      	movs	r3, #0
   112ec:	6023      	str	r3, [r4, #0]
   112ee:	f7f6 f9cb 	bl	7688 <_close>
   112f2:	f1b0 3fff 	cmp.w	r0, #4294967295
   112f6:	d000      	beq.n	112fa <_close_r+0x1e>
   112f8:	bd38      	pop	{r3, r4, r5, pc}
   112fa:	6823      	ldr	r3, [r4, #0]
   112fc:	2b00      	cmp	r3, #0
   112fe:	d0fb      	beq.n	112f8 <_close_r+0x1c>
   11300:	602b      	str	r3, [r5, #0]
   11302:	bd38      	pop	{r3, r4, r5, pc}

00011304 <_fclose_r>:
   11304:	b570      	push	{r4, r5, r6, lr}
   11306:	4605      	mov	r5, r0
   11308:	460c      	mov	r4, r1
   1130a:	2900      	cmp	r1, #0
   1130c:	d04b      	beq.n	113a6 <_fclose_r+0xa2>
   1130e:	f7fc fa8b 	bl	d828 <__sfp_lock_acquire>
   11312:	b115      	cbz	r5, 1131a <_fclose_r+0x16>
   11314:	69ab      	ldr	r3, [r5, #24]
   11316:	2b00      	cmp	r3, #0
   11318:	d048      	beq.n	113ac <_fclose_r+0xa8>
   1131a:	f642 73c8 	movw	r3, #12232	; 0x2fc8
   1131e:	f2c0 0301 	movt	r3, #1
   11322:	429c      	cmp	r4, r3
   11324:	bf08      	it	eq
   11326:	686c      	ldreq	r4, [r5, #4]
   11328:	d00e      	beq.n	11348 <_fclose_r+0x44>
   1132a:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   1132e:	f2c0 0301 	movt	r3, #1
   11332:	429c      	cmp	r4, r3
   11334:	bf08      	it	eq
   11336:	68ac      	ldreq	r4, [r5, #8]
   11338:	d006      	beq.n	11348 <_fclose_r+0x44>
   1133a:	f243 0308 	movw	r3, #12296	; 0x3008
   1133e:	f2c0 0301 	movt	r3, #1
   11342:	429c      	cmp	r4, r3
   11344:	bf08      	it	eq
   11346:	68ec      	ldreq	r4, [r5, #12]
   11348:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   1134c:	b33e      	cbz	r6, 1139e <_fclose_r+0x9a>
   1134e:	4628      	mov	r0, r5
   11350:	4621      	mov	r1, r4
   11352:	f7fc f9ad 	bl	d6b0 <_fflush_r>
   11356:	6b23      	ldr	r3, [r4, #48]	; 0x30
   11358:	4606      	mov	r6, r0
   1135a:	b13b      	cbz	r3, 1136c <_fclose_r+0x68>
   1135c:	4628      	mov	r0, r5
   1135e:	6a21      	ldr	r1, [r4, #32]
   11360:	4798      	blx	r3
   11362:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   11366:	bf28      	it	cs
   11368:	f04f 36ff 	movcs.w	r6, #4294967295
   1136c:	89a3      	ldrh	r3, [r4, #12]
   1136e:	f013 0f80 	tst.w	r3, #128	; 0x80
   11372:	d11f      	bne.n	113b4 <_fclose_r+0xb0>
   11374:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11376:	b141      	cbz	r1, 1138a <_fclose_r+0x86>
   11378:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1137c:	4299      	cmp	r1, r3
   1137e:	d002      	beq.n	11386 <_fclose_r+0x82>
   11380:	4628      	mov	r0, r5
   11382:	f7fc fb89 	bl	da98 <_free_r>
   11386:	2300      	movs	r3, #0
   11388:	6363      	str	r3, [r4, #52]	; 0x34
   1138a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   1138c:	b121      	cbz	r1, 11398 <_fclose_r+0x94>
   1138e:	4628      	mov	r0, r5
   11390:	f7fc fb82 	bl	da98 <_free_r>
   11394:	2300      	movs	r3, #0
   11396:	64a3      	str	r3, [r4, #72]	; 0x48
   11398:	f04f 0300 	mov.w	r3, #0
   1139c:	81a3      	strh	r3, [r4, #12]
   1139e:	f7fc fa45 	bl	d82c <__sfp_lock_release>
   113a2:	4630      	mov	r0, r6
   113a4:	bd70      	pop	{r4, r5, r6, pc}
   113a6:	460e      	mov	r6, r1
   113a8:	4630      	mov	r0, r6
   113aa:	bd70      	pop	{r4, r5, r6, pc}
   113ac:	4628      	mov	r0, r5
   113ae:	f7fc faef 	bl	d990 <__sinit>
   113b2:	e7b2      	b.n	1131a <_fclose_r+0x16>
   113b4:	4628      	mov	r0, r5
   113b6:	6921      	ldr	r1, [r4, #16]
   113b8:	f7fc fb6e 	bl	da98 <_free_r>
   113bc:	e7da      	b.n	11374 <_fclose_r+0x70>
   113be:	bf00      	nop

000113c0 <fclose>:
   113c0:	f240 036c 	movw	r3, #108	; 0x6c
   113c4:	4601      	mov	r1, r0
   113c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ca:	6818      	ldr	r0, [r3, #0]
   113cc:	e79a      	b.n	11304 <_fclose_r>
   113ce:	bf00      	nop

000113d0 <_fstat_r>:
   113d0:	b538      	push	{r3, r4, r5, lr}
   113d2:	f240 748c 	movw	r4, #1932	; 0x78c
   113d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   113da:	4605      	mov	r5, r0
   113dc:	4608      	mov	r0, r1
   113de:	4611      	mov	r1, r2
   113e0:	2300      	movs	r3, #0
   113e2:	6023      	str	r3, [r4, #0]
   113e4:	f7f6 f982 	bl	76ec <_fstat>
   113e8:	f1b0 3fff 	cmp.w	r0, #4294967295
   113ec:	d000      	beq.n	113f0 <_fstat_r+0x20>
   113ee:	bd38      	pop	{r3, r4, r5, pc}
   113f0:	6823      	ldr	r3, [r4, #0]
   113f2:	2b00      	cmp	r3, #0
   113f4:	d0fb      	beq.n	113ee <_fstat_r+0x1e>
   113f6:	602b      	str	r3, [r5, #0]
   113f8:	bd38      	pop	{r3, r4, r5, pc}
   113fa:	bf00      	nop

000113fc <__hexdig_init>:
   113fc:	f243 10e0 	movw	r0, #12768	; 0x31e0
   11400:	f240 638c 	movw	r3, #1676	; 0x68c
   11404:	f2c0 0001 	movt	r0, #1
   11408:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1140c:	2110      	movs	r1, #16
   1140e:	2230      	movs	r2, #48	; 0x30
   11410:	54d1      	strb	r1, [r2, r3]
   11412:	3101      	adds	r1, #1
   11414:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   11418:	b2c9      	uxtb	r1, r1
   1141a:	2a00      	cmp	r2, #0
   1141c:	d1f8      	bne.n	11410 <__hexdig_init+0x14>
   1141e:	f243 10d8 	movw	r0, #12760	; 0x31d8
   11422:	211a      	movs	r1, #26
   11424:	f2c0 0001 	movt	r0, #1
   11428:	2261      	movs	r2, #97	; 0x61
   1142a:	54d1      	strb	r1, [r2, r3]
   1142c:	3101      	adds	r1, #1
   1142e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   11432:	b2c9      	uxtb	r1, r1
   11434:	2a00      	cmp	r2, #0
   11436:	d1f8      	bne.n	1142a <__hexdig_init+0x2e>
   11438:	f243 10d0 	movw	r0, #12752	; 0x31d0
   1143c:	211a      	movs	r1, #26
   1143e:	f2c0 0001 	movt	r0, #1
   11442:	2241      	movs	r2, #65	; 0x41
   11444:	54d1      	strb	r1, [r2, r3]
   11446:	3101      	adds	r1, #1
   11448:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   1144c:	b2c9      	uxtb	r1, r1
   1144e:	2a00      	cmp	r2, #0
   11450:	d1f8      	bne.n	11444 <__hexdig_init+0x48>
   11452:	4770      	bx	lr

00011454 <rshift>:
   11454:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   11458:	6904      	ldr	r4, [r0, #16]
   1145a:	114b      	asrs	r3, r1, #5
   1145c:	f100 0214 	add.w	r2, r0, #20
   11460:	42a3      	cmp	r3, r4
   11462:	4617      	mov	r7, r2
   11464:	da27      	bge.n	114b6 <rshift+0x62>
   11466:	3304      	adds	r3, #4
   11468:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   1146c:	3414      	adds	r4, #20
   1146e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   11472:	1d1d      	adds	r5, r3, #4
   11474:	f011 011f 	ands.w	r1, r1, #31
   11478:	d025      	beq.n	114c6 <rshift+0x72>
   1147a:	685e      	ldr	r6, [r3, #4]
   1147c:	1d2b      	adds	r3, r5, #4
   1147e:	f1c1 0820 	rsb	r8, r1, #32
   11482:	40ce      	lsrs	r6, r1
   11484:	429c      	cmp	r4, r3
   11486:	d914      	bls.n	114b2 <rshift+0x5e>
   11488:	f04f 0c00 	mov.w	ip, #0
   1148c:	681f      	ldr	r7, [r3, #0]
   1148e:	fa07 f708 	lsl.w	r7, r7, r8
   11492:	433e      	orrs	r6, r7
   11494:	f842 600c 	str.w	r6, [r2, ip]
   11498:	f853 6b04 	ldr.w	r6, [r3], #4
   1149c:	f10c 0c04 	add.w	ip, ip, #4
   114a0:	40ce      	lsrs	r6, r1
   114a2:	429c      	cmp	r4, r3
   114a4:	d8f2      	bhi.n	1148c <rshift+0x38>
   114a6:	1b67      	subs	r7, r4, r5
   114a8:	3f05      	subs	r7, #5
   114aa:	f027 0703 	bic.w	r7, r7, #3
   114ae:	19c7      	adds	r7, r0, r7
   114b0:	3718      	adds	r7, #24
   114b2:	603e      	str	r6, [r7, #0]
   114b4:	b9b6      	cbnz	r6, 114e4 <rshift+0x90>
   114b6:	1aba      	subs	r2, r7, r2
   114b8:	1092      	asrs	r2, r2, #2
   114ba:	6102      	str	r2, [r0, #16]
   114bc:	b902      	cbnz	r2, 114c0 <rshift+0x6c>
   114be:	6142      	str	r2, [r0, #20]
   114c0:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   114c4:	4770      	bx	lr
   114c6:	42ac      	cmp	r4, r5
   114c8:	d9f5      	bls.n	114b6 <rshift+0x62>
   114ca:	586b      	ldr	r3, [r5, r1]
   114cc:	5053      	str	r3, [r2, r1]
   114ce:	3104      	adds	r1, #4
   114d0:	194b      	adds	r3, r1, r5
   114d2:	429c      	cmp	r4, r3
   114d4:	d8f9      	bhi.n	114ca <rshift+0x76>
   114d6:	43ef      	mvns	r7, r5
   114d8:	193f      	adds	r7, r7, r4
   114da:	f027 0703 	bic.w	r7, r7, #3
   114de:	19c7      	adds	r7, r0, r7
   114e0:	3718      	adds	r7, #24
   114e2:	e7e8      	b.n	114b6 <rshift+0x62>
   114e4:	3704      	adds	r7, #4
   114e6:	e7e6      	b.n	114b6 <rshift+0x62>

000114e8 <__gethex>:
   114e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114ec:	f240 648c 	movw	r4, #1676	; 0x68c
   114f0:	b085      	sub	sp, #20
   114f2:	f2c2 0400 	movt	r4, #8192	; 0x2000
   114f6:	4693      	mov	fp, r2
   114f8:	9302      	str	r3, [sp, #8]
   114fa:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   114fe:	9001      	str	r0, [sp, #4]
   11500:	2b00      	cmp	r3, #0
   11502:	f000 8105 	beq.w	11710 <__gethex+0x228>
   11506:	680b      	ldr	r3, [r1, #0]
   11508:	1c9e      	adds	r6, r3, #2
   1150a:	f893 c002 	ldrb.w	ip, [r3, #2]
   1150e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   11512:	f040 81cc 	bne.w	118ae <__gethex+0x3c6>
   11516:	3303      	adds	r3, #3
   11518:	2000      	movs	r0, #0
   1151a:	461e      	mov	r6, r3
   1151c:	f813 cb01 	ldrb.w	ip, [r3], #1
   11520:	3001      	adds	r0, #1
   11522:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   11526:	d0f8      	beq.n	1151a <__gethex+0x32>
   11528:	f814 500c 	ldrb.w	r5, [r4, ip]
   1152c:	f240 628c 	movw	r2, #1676	; 0x68c
   11530:	f2c2 0200 	movt	r2, #8192	; 0x2000
   11534:	2d00      	cmp	r5, #0
   11536:	d03a      	beq.n	115ae <__gethex+0xc6>
   11538:	f04f 0800 	mov.w	r8, #0
   1153c:	4633      	mov	r3, r6
   1153e:	4645      	mov	r5, r8
   11540:	7832      	ldrb	r2, [r6, #0]
   11542:	e001      	b.n	11548 <__gethex+0x60>
   11544:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   11548:	5ca7      	ldrb	r7, [r4, r2]
   1154a:	2f00      	cmp	r7, #0
   1154c:	d1fa      	bne.n	11544 <__gethex+0x5c>
   1154e:	f1d5 0c01 	rsbs	ip, r5, #1
   11552:	bf38      	it	cc
   11554:	f04f 0c00 	movcc.w	ip, #0
   11558:	2a2e      	cmp	r2, #46	; 0x2e
   1155a:	bf14      	ite	ne
   1155c:	2200      	movne	r2, #0
   1155e:	f00c 0201 	andeq.w	r2, ip, #1
   11562:	b162      	cbz	r2, 1157e <__gethex+0x96>
   11564:	785a      	ldrb	r2, [r3, #1]
   11566:	1c5f      	adds	r7, r3, #1
   11568:	5ca3      	ldrb	r3, [r4, r2]
   1156a:	2b00      	cmp	r3, #0
   1156c:	f000 81e0 	beq.w	11930 <__gethex+0x448>
   11570:	463b      	mov	r3, r7
   11572:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   11576:	5ca2      	ldrb	r2, [r4, r2]
   11578:	2a00      	cmp	r2, #0
   1157a:	d1fa      	bne.n	11572 <__gethex+0x8a>
   1157c:	463d      	mov	r5, r7
   1157e:	461f      	mov	r7, r3
   11580:	2d00      	cmp	r5, #0
   11582:	f000 8159 	beq.w	11838 <__gethex+0x350>
   11586:	1bed      	subs	r5, r5, r7
   11588:	783b      	ldrb	r3, [r7, #0]
   1158a:	00ad      	lsls	r5, r5, #2
   1158c:	2b50      	cmp	r3, #80	; 0x50
   1158e:	d018      	beq.n	115c2 <__gethex+0xda>
   11590:	2b70      	cmp	r3, #112	; 0x70
   11592:	d016      	beq.n	115c2 <__gethex+0xda>
   11594:	463a      	mov	r2, r7
   11596:	600a      	str	r2, [r1, #0]
   11598:	f1b8 0f00 	cmp.w	r8, #0
   1159c:	d04d      	beq.n	1163a <__gethex+0x152>
   1159e:	2800      	cmp	r0, #0
   115a0:	bf0c      	ite	eq
   115a2:	2406      	moveq	r4, #6
   115a4:	2400      	movne	r4, #0
   115a6:	4620      	mov	r0, r4
   115a8:	b005      	add	sp, #20
   115aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115ae:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   115b2:	f000 812c 	beq.w	1180e <__gethex+0x326>
   115b6:	7833      	ldrb	r3, [r6, #0]
   115b8:	4637      	mov	r7, r6
   115ba:	f04f 0801 	mov.w	r8, #1
   115be:	2b50      	cmp	r3, #80	; 0x50
   115c0:	d1e6      	bne.n	11590 <__gethex+0xa8>
   115c2:	787b      	ldrb	r3, [r7, #1]
   115c4:	f107 0901 	add.w	r9, r7, #1
   115c8:	2b2b      	cmp	r3, #43	; 0x2b
   115ca:	f000 8149 	beq.w	11860 <__gethex+0x378>
   115ce:	2b2d      	cmp	r3, #45	; 0x2d
   115d0:	f000 8141 	beq.w	11856 <__gethex+0x36e>
   115d4:	2200      	movs	r2, #0
   115d6:	9203      	str	r2, [sp, #12]
   115d8:	f814 c003 	ldrb.w	ip, [r4, r3]
   115dc:	f240 638c 	movw	r3, #1676	; 0x68c
   115e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115e4:	f1bc 0f00 	cmp.w	ip, #0
   115e8:	d0d4      	beq.n	11594 <__gethex+0xac>
   115ea:	f1bc 0f19 	cmp.w	ip, #25
   115ee:	dcd1      	bgt.n	11594 <__gethex+0xac>
   115f0:	f899 a001 	ldrb.w	sl, [r9, #1]
   115f4:	f1ac 0c10 	sub.w	ip, ip, #16
   115f8:	f109 0201 	add.w	r2, r9, #1
   115fc:	f813 300a 	ldrb.w	r3, [r3, sl]
   11600:	b193      	cbz	r3, 11628 <__gethex+0x140>
   11602:	2b19      	cmp	r3, #25
   11604:	dc10      	bgt.n	11628 <__gethex+0x140>
   11606:	46a9      	mov	r9, r5
   11608:	e001      	b.n	1160e <__gethex+0x126>
   1160a:	2b19      	cmp	r3, #25
   1160c:	dc0b      	bgt.n	11626 <__gethex+0x13e>
   1160e:	f812 af01 	ldrb.w	sl, [r2, #1]!
   11612:	f1a3 0510 	sub.w	r5, r3, #16
   11616:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   1161a:	f814 300a 	ldrb.w	r3, [r4, sl]
   1161e:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   11622:	2b00      	cmp	r3, #0
   11624:	d1f1      	bne.n	1160a <__gethex+0x122>
   11626:	464d      	mov	r5, r9
   11628:	9b03      	ldr	r3, [sp, #12]
   1162a:	b10b      	cbz	r3, 11630 <__gethex+0x148>
   1162c:	f1cc 0c00 	rsb	ip, ip, #0
   11630:	4465      	add	r5, ip
   11632:	600a      	str	r2, [r1, #0]
   11634:	f1b8 0f00 	cmp.w	r8, #0
   11638:	d1b1      	bne.n	1159e <__gethex+0xb6>
   1163a:	1e7b      	subs	r3, r7, #1
   1163c:	4641      	mov	r1, r8
   1163e:	1b9b      	subs	r3, r3, r6
   11640:	2b07      	cmp	r3, #7
   11642:	dd03      	ble.n	1164c <__gethex+0x164>
   11644:	105b      	asrs	r3, r3, #1
   11646:	3101      	adds	r1, #1
   11648:	2b07      	cmp	r3, #7
   1164a:	dcfb      	bgt.n	11644 <__gethex+0x15c>
   1164c:	9801      	ldr	r0, [sp, #4]
   1164e:	f7fd fc43 	bl	eed8 <_Balloc>
   11652:	42be      	cmp	r6, r7
   11654:	4680      	mov	r8, r0
   11656:	f100 0a14 	add.w	sl, r0, #20
   1165a:	f080 8164 	bcs.w	11926 <__gethex+0x43e>
   1165e:	2300      	movs	r3, #0
   11660:	46ac      	mov	ip, r5
   11662:	461a      	mov	r2, r3
   11664:	4655      	mov	r5, sl
   11666:	e009      	b.n	1167c <__gethex+0x194>
   11668:	5c61      	ldrb	r1, [r4, r1]
   1166a:	f001 010f 	and.w	r1, r1, #15
   1166e:	fa11 f202 	lsls.w	r2, r1, r2
   11672:	4313      	orrs	r3, r2
   11674:	3f01      	subs	r7, #1
   11676:	4602      	mov	r2, r0
   11678:	42be      	cmp	r6, r7
   1167a:	d210      	bcs.n	1169e <__gethex+0x1b6>
   1167c:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   11680:	1d10      	adds	r0, r2, #4
   11682:	292e      	cmp	r1, #46	; 0x2e
   11684:	bf08      	it	eq
   11686:	4610      	moveq	r0, r2
   11688:	d0f4      	beq.n	11674 <__gethex+0x18c>
   1168a:	2a20      	cmp	r2, #32
   1168c:	d1ec      	bne.n	11668 <__gethex+0x180>
   1168e:	f845 3b04 	str.w	r3, [r5], #4
   11692:	2300      	movs	r3, #0
   11694:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   11698:	461a      	mov	r2, r3
   1169a:	2004      	movs	r0, #4
   1169c:	e7e4      	b.n	11668 <__gethex+0x180>
   1169e:	462a      	mov	r2, r5
   116a0:	4665      	mov	r5, ip
   116a2:	4694      	mov	ip, r2
   116a4:	4662      	mov	r2, ip
   116a6:	4618      	mov	r0, r3
   116a8:	f842 3b04 	str.w	r3, [r2], #4
   116ac:	ebca 0402 	rsb	r4, sl, r2
   116b0:	10a4      	asrs	r4, r4, #2
   116b2:	f8c8 4010 	str.w	r4, [r8, #16]
   116b6:	f7fd fa67 	bl	eb88 <__hi0bits>
   116ba:	f8db 6000 	ldr.w	r6, [fp]
   116be:	0164      	lsls	r4, r4, #5
   116c0:	1a24      	subs	r4, r4, r0
   116c2:	42b4      	cmp	r4, r6
   116c4:	f300 80d1 	bgt.w	1186a <__gethex+0x382>
   116c8:	f2c0 80ab 	blt.w	11822 <__gethex+0x33a>
   116cc:	2700      	movs	r7, #0
   116ce:	f8db 3008 	ldr.w	r3, [fp, #8]
   116d2:	429d      	cmp	r5, r3
   116d4:	f300 8092 	bgt.w	117fc <__gethex+0x314>
   116d8:	f8db 3004 	ldr.w	r3, [fp, #4]
   116dc:	429d      	cmp	r5, r3
   116de:	f280 809e 	bge.w	1181e <__gethex+0x336>
   116e2:	1b5c      	subs	r4, r3, r5
   116e4:	42a6      	cmp	r6, r4
   116e6:	dc18      	bgt.n	1171a <__gethex+0x232>
   116e8:	f8db 200c 	ldr.w	r2, [fp, #12]
   116ec:	2a02      	cmp	r2, #2
   116ee:	f000 80f9 	beq.w	118e4 <__gethex+0x3fc>
   116f2:	2a03      	cmp	r2, #3
   116f4:	f000 8135 	beq.w	11962 <__gethex+0x47a>
   116f8:	2a01      	cmp	r2, #1
   116fa:	f000 8123 	beq.w	11944 <__gethex+0x45c>
   116fe:	9801      	ldr	r0, [sp, #4]
   11700:	4641      	mov	r1, r8
   11702:	f7fd fbcd 	bl	eea0 <_Bfree>
   11706:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11708:	2300      	movs	r3, #0
   1170a:	2450      	movs	r4, #80	; 0x50
   1170c:	6013      	str	r3, [r2, #0]
   1170e:	e74a      	b.n	115a6 <__gethex+0xbe>
   11710:	9100      	str	r1, [sp, #0]
   11712:	f7ff fe73 	bl	113fc <__hexdig_init>
   11716:	9900      	ldr	r1, [sp, #0]
   11718:	e6f5      	b.n	11506 <__gethex+0x1e>
   1171a:	1e65      	subs	r5, r4, #1
   1171c:	2f00      	cmp	r7, #0
   1171e:	f040 80d9 	bne.w	118d4 <__gethex+0x3ec>
   11722:	2d00      	cmp	r5, #0
   11724:	dd04      	ble.n	11730 <__gethex+0x248>
   11726:	4640      	mov	r0, r8
   11728:	4629      	mov	r1, r5
   1172a:	f7fd fb8d 	bl	ee48 <__any_on>
   1172e:	4607      	mov	r7, r0
   11730:	116b      	asrs	r3, r5, #5
   11732:	2201      	movs	r2, #1
   11734:	f005 051f 	and.w	r5, r5, #31
   11738:	4621      	mov	r1, r4
   1173a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   1173e:	40aa      	lsls	r2, r5
   11740:	4640      	mov	r0, r8
   11742:	421a      	tst	r2, r3
   11744:	bf18      	it	ne
   11746:	f047 0702 	orrne.w	r7, r7, #2
   1174a:	f7ff fe83 	bl	11454 <rshift>
   1174e:	f8db 5004 	ldr.w	r5, [fp, #4]
   11752:	1b36      	subs	r6, r6, r4
   11754:	2402      	movs	r4, #2
   11756:	2f00      	cmp	r7, #0
   11758:	d077      	beq.n	1184a <__gethex+0x362>
   1175a:	f8db 300c 	ldr.w	r3, [fp, #12]
   1175e:	2b02      	cmp	r3, #2
   11760:	d06c      	beq.n	1183c <__gethex+0x354>
   11762:	2b03      	cmp	r3, #3
   11764:	f000 80e9 	beq.w	1193a <__gethex+0x452>
   11768:	2b01      	cmp	r3, #1
   1176a:	d16c      	bne.n	11846 <__gethex+0x35e>
   1176c:	f017 0f02 	tst.w	r7, #2
   11770:	d069      	beq.n	11846 <__gethex+0x35e>
   11772:	f8da 3000 	ldr.w	r3, [sl]
   11776:	431f      	orrs	r7, r3
   11778:	f017 0f01 	tst.w	r7, #1
   1177c:	d063      	beq.n	11846 <__gethex+0x35e>
   1177e:	f8d8 7010 	ldr.w	r7, [r8, #16]
   11782:	4653      	mov	r3, sl
   11784:	2000      	movs	r0, #0
   11786:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   1178a:	3114      	adds	r1, #20
   1178c:	681a      	ldr	r2, [r3, #0]
   1178e:	f1b2 3fff 	cmp.w	r2, #4294967295
   11792:	f040 80ed 	bne.w	11970 <__gethex+0x488>
   11796:	f843 0b04 	str.w	r0, [r3], #4
   1179a:	4299      	cmp	r1, r3
   1179c:	d8f6      	bhi.n	1178c <__gethex+0x2a4>
   1179e:	f8d8 2008 	ldr.w	r2, [r8, #8]
   117a2:	463b      	mov	r3, r7
   117a4:	4297      	cmp	r7, r2
   117a6:	bfb8      	it	lt
   117a8:	46c2      	movlt	sl, r8
   117aa:	f280 80e4 	bge.w	11976 <__gethex+0x48e>
   117ae:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   117b2:	46d0      	mov	r8, sl
   117b4:	3301      	adds	r3, #1
   117b6:	f8ca 3010 	str.w	r3, [sl, #16]
   117ba:	2301      	movs	r3, #1
   117bc:	6153      	str	r3, [r2, #20]
   117be:	2c02      	cmp	r4, #2
   117c0:	f000 80a0 	beq.w	11904 <__gethex+0x41c>
   117c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
   117c8:	429f      	cmp	r7, r3
   117ca:	db0d      	blt.n	117e8 <__gethex+0x300>
   117cc:	f016 061f 	ands.w	r6, r6, #31
   117d0:	f000 80a7 	beq.w	11922 <__gethex+0x43a>
   117d4:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   117d8:	f1c6 0620 	rsb	r6, r6, #32
   117dc:	6938      	ldr	r0, [r7, #16]
   117de:	f7fd f9d3 	bl	eb88 <__hi0bits>
   117e2:	42b0      	cmp	r0, r6
   117e4:	f280 809d 	bge.w	11922 <__gethex+0x43a>
   117e8:	2101      	movs	r1, #1
   117ea:	4640      	mov	r0, r8
   117ec:	f7ff fe32 	bl	11454 <rshift>
   117f0:	f8db 3008 	ldr.w	r3, [fp, #8]
   117f4:	3501      	adds	r5, #1
   117f6:	429d      	cmp	r5, r3
   117f8:	f340 8093 	ble.w	11922 <__gethex+0x43a>
   117fc:	9801      	ldr	r0, [sp, #4]
   117fe:	4641      	mov	r1, r8
   11800:	f7fd fb4e 	bl	eea0 <_Bfree>
   11804:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11806:	2300      	movs	r3, #0
   11808:	24a3      	movs	r4, #163	; 0xa3
   1180a:	6013      	str	r3, [r2, #0]
   1180c:	e6cb      	b.n	115a6 <__gethex+0xbe>
   1180e:	7873      	ldrb	r3, [r6, #1]
   11810:	1c77      	adds	r7, r6, #1
   11812:	5cd5      	ldrb	r5, [r2, r3]
   11814:	2d00      	cmp	r5, #0
   11816:	d14c      	bne.n	118b2 <__gethex+0x3ca>
   11818:	f04f 0801 	mov.w	r8, #1
   1181c:	e6b6      	b.n	1158c <__gethex+0xa4>
   1181e:	2401      	movs	r4, #1
   11820:	e799      	b.n	11756 <__gethex+0x26e>
   11822:	1b34      	subs	r4, r6, r4
   11824:	4641      	mov	r1, r8
   11826:	9801      	ldr	r0, [sp, #4]
   11828:	4622      	mov	r2, r4
   1182a:	f7fd fc6f 	bl	f10c <__lshift>
   1182e:	1b2d      	subs	r5, r5, r4
   11830:	4680      	mov	r8, r0
   11832:	f100 0a14 	add.w	sl, r0, #20
   11836:	e749      	b.n	116cc <__gethex+0x1e4>
   11838:	783b      	ldrb	r3, [r7, #0]
   1183a:	e6a7      	b.n	1158c <__gethex+0xa4>
   1183c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1183e:	f1c2 0301 	rsb	r3, r2, #1
   11842:	2b00      	cmp	r3, #0
   11844:	d19b      	bne.n	1177e <__gethex+0x296>
   11846:	f044 0410 	orr.w	r4, r4, #16
   1184a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1184c:	9a02      	ldr	r2, [sp, #8]
   1184e:	f8c3 8000 	str.w	r8, [r3]
   11852:	6015      	str	r5, [r2, #0]
   11854:	e6a7      	b.n	115a6 <__gethex+0xbe>
   11856:	2201      	movs	r2, #1
   11858:	9203      	str	r2, [sp, #12]
   1185a:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   1185e:	e6bb      	b.n	115d8 <__gethex+0xf0>
   11860:	2300      	movs	r3, #0
   11862:	9303      	str	r3, [sp, #12]
   11864:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11868:	e6b6      	b.n	115d8 <__gethex+0xf0>
   1186a:	1ba4      	subs	r4, r4, r6
   1186c:	4640      	mov	r0, r8
   1186e:	4621      	mov	r1, r4
   11870:	f7fd faea 	bl	ee48 <__any_on>
   11874:	4607      	mov	r7, r0
   11876:	b1a0      	cbz	r0, 118a2 <__gethex+0x3ba>
   11878:	1e61      	subs	r1, r4, #1
   1187a:	2701      	movs	r7, #1
   1187c:	f001 021f 	and.w	r2, r1, #31
   11880:	114b      	asrs	r3, r1, #5
   11882:	fa17 f202 	lsls.w	r2, r7, r2
   11886:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   1188a:	695b      	ldr	r3, [r3, #20]
   1188c:	421a      	tst	r2, r3
   1188e:	d008      	beq.n	118a2 <__gethex+0x3ba>
   11890:	42b9      	cmp	r1, r7
   11892:	dd4b      	ble.n	1192c <__gethex+0x444>
   11894:	3901      	subs	r1, #1
   11896:	4640      	mov	r0, r8
   11898:	f7fd fad6 	bl	ee48 <__any_on>
   1189c:	2800      	cmp	r0, #0
   1189e:	d045      	beq.n	1192c <__gethex+0x444>
   118a0:	3702      	adds	r7, #2
   118a2:	4640      	mov	r0, r8
   118a4:	4621      	mov	r1, r4
   118a6:	f7ff fdd5 	bl	11454 <rshift>
   118aa:	192d      	adds	r5, r5, r4
   118ac:	e70f      	b.n	116ce <__gethex+0x1e6>
   118ae:	2000      	movs	r0, #0
   118b0:	e63a      	b.n	11528 <__gethex+0x40>
   118b2:	2b30      	cmp	r3, #48	; 0x30
   118b4:	463b      	mov	r3, r7
   118b6:	bf18      	it	ne
   118b8:	783a      	ldrbne	r2, [r7, #0]
   118ba:	d10d      	bne.n	118d8 <__gethex+0x3f0>
   118bc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   118c0:	2a30      	cmp	r2, #48	; 0x30
   118c2:	d0fb      	beq.n	118bc <__gethex+0x3d4>
   118c4:	5ca0      	ldrb	r0, [r4, r2]
   118c6:	b938      	cbnz	r0, 118d8 <__gethex+0x3f0>
   118c8:	f04f 0801 	mov.w	r8, #1
   118cc:	463d      	mov	r5, r7
   118ce:	461e      	mov	r6, r3
   118d0:	4640      	mov	r0, r8
   118d2:	e639      	b.n	11548 <__gethex+0x60>
   118d4:	2701      	movs	r7, #1
   118d6:	e72b      	b.n	11730 <__gethex+0x248>
   118d8:	463d      	mov	r5, r7
   118da:	461e      	mov	r6, r3
   118dc:	f04f 0800 	mov.w	r8, #0
   118e0:	2001      	movs	r0, #1
   118e2:	e631      	b.n	11548 <__gethex+0x60>
   118e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   118e6:	2a00      	cmp	r2, #0
   118e8:	f47f af09 	bne.w	116fe <__gethex+0x216>
   118ec:	9a02      	ldr	r2, [sp, #8]
   118ee:	2462      	movs	r4, #98	; 0x62
   118f0:	6013      	str	r3, [r2, #0]
   118f2:	2301      	movs	r3, #1
   118f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   118f6:	f8ca 3000 	str.w	r3, [sl]
   118fa:	f8c8 3010 	str.w	r3, [r8, #16]
   118fe:	f8c2 8000 	str.w	r8, [r2]
   11902:	e650      	b.n	115a6 <__gethex+0xbe>
   11904:	f8db 3000 	ldr.w	r3, [fp]
   11908:	3b01      	subs	r3, #1
   1190a:	42b3      	cmp	r3, r6
   1190c:	d12e      	bne.n	1196c <__gethex+0x484>
   1190e:	1173      	asrs	r3, r6, #5
   11910:	2201      	movs	r2, #1
   11912:	f006 061f 	and.w	r6, r6, #31
   11916:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   1191a:	40b2      	lsls	r2, r6
   1191c:	695b      	ldr	r3, [r3, #20]
   1191e:	421a      	tst	r2, r3
   11920:	d024      	beq.n	1196c <__gethex+0x484>
   11922:	2421      	movs	r4, #33	; 0x21
   11924:	e791      	b.n	1184a <__gethex+0x362>
   11926:	46d4      	mov	ip, sl
   11928:	2300      	movs	r3, #0
   1192a:	e6bb      	b.n	116a4 <__gethex+0x1bc>
   1192c:	2702      	movs	r7, #2
   1192e:	e7b8      	b.n	118a2 <__gethex+0x3ba>
   11930:	463d      	mov	r5, r7
   11932:	2d00      	cmp	r5, #0
   11934:	f47f ae27 	bne.w	11586 <__gethex+0x9e>
   11938:	e77e      	b.n	11838 <__gethex+0x350>
   1193a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1193c:	2b00      	cmp	r3, #0
   1193e:	f47f af1e 	bne.w	1177e <__gethex+0x296>
   11942:	e780      	b.n	11846 <__gethex+0x35e>
   11944:	42b4      	cmp	r4, r6
   11946:	f47f aeda 	bne.w	116fe <__gethex+0x216>
   1194a:	2e01      	cmp	r6, #1
   1194c:	ddce      	ble.n	118ec <__gethex+0x404>
   1194e:	1e71      	subs	r1, r6, #1
   11950:	4640      	mov	r0, r8
   11952:	f7fd fa79 	bl	ee48 <__any_on>
   11956:	2800      	cmp	r0, #0
   11958:	f43f aed1 	beq.w	116fe <__gethex+0x216>
   1195c:	f8db 3004 	ldr.w	r3, [fp, #4]
   11960:	e7c4      	b.n	118ec <__gethex+0x404>
   11962:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11964:	2a00      	cmp	r2, #0
   11966:	f43f aeca 	beq.w	116fe <__gethex+0x216>
   1196a:	e7bf      	b.n	118ec <__gethex+0x404>
   1196c:	2422      	movs	r4, #34	; 0x22
   1196e:	e76c      	b.n	1184a <__gethex+0x362>
   11970:	3201      	adds	r2, #1
   11972:	601a      	str	r2, [r3, #0]
   11974:	e723      	b.n	117be <__gethex+0x2d6>
   11976:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1197a:	9801      	ldr	r0, [sp, #4]
   1197c:	3101      	adds	r1, #1
   1197e:	f7fd faab 	bl	eed8 <_Balloc>
   11982:	f8d8 2010 	ldr.w	r2, [r8, #16]
   11986:	f108 010c 	add.w	r1, r8, #12
   1198a:	3202      	adds	r2, #2
   1198c:	0092      	lsls	r2, r2, #2
   1198e:	4682      	mov	sl, r0
   11990:	300c      	adds	r0, #12
   11992:	f7fc ff67 	bl	e864 <memcpy>
   11996:	9801      	ldr	r0, [sp, #4]
   11998:	4641      	mov	r1, r8
   1199a:	f7fd fa81 	bl	eea0 <_Bfree>
   1199e:	f8da 3010 	ldr.w	r3, [sl, #16]
   119a2:	e704      	b.n	117ae <__gethex+0x2c6>

000119a4 <__hexnan>:
   119a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119a8:	f240 648c 	movw	r4, #1676	; 0x68c
   119ac:	f2c2 0400 	movt	r4, #8192	; 0x2000
   119b0:	b085      	sub	sp, #20
   119b2:	460d      	mov	r5, r1
   119b4:	4691      	mov	r9, r2
   119b6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   119ba:	9002      	str	r0, [sp, #8]
   119bc:	2b00      	cmp	r3, #0
   119be:	f000 80af 	beq.w	11b20 <__hexnan+0x17c>
   119c2:	682a      	ldr	r2, [r5, #0]
   119c4:	9902      	ldr	r1, [sp, #8]
   119c6:	1153      	asrs	r3, r2, #5
   119c8:	f012 021f 	ands.w	r2, r2, #31
   119cc:	9203      	str	r2, [sp, #12]
   119ce:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   119d2:	680e      	ldr	r6, [r1, #0]
   119d4:	bf18      	it	ne
   119d6:	3304      	addne	r3, #4
   119d8:	2200      	movs	r2, #0
   119da:	1f18      	subs	r0, r3, #4
   119dc:	4692      	mov	sl, r2
   119de:	4680      	mov	r8, r0
   119e0:	4601      	mov	r1, r0
   119e2:	4693      	mov	fp, r2
   119e4:	4617      	mov	r7, r2
   119e6:	9001      	str	r0, [sp, #4]
   119e8:	f843 2c04 	str.w	r2, [r3, #-4]
   119ec:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   119f0:	2b00      	cmp	r3, #0
   119f2:	d035      	beq.n	11a60 <__hexnan+0xbc>
   119f4:	5ce2      	ldrb	r2, [r4, r3]
   119f6:	2a00      	cmp	r2, #0
   119f8:	d175      	bne.n	11ae6 <__hexnan+0x142>
   119fa:	2b20      	cmp	r3, #32
   119fc:	f200 808a 	bhi.w	11b14 <__hexnan+0x170>
   11a00:	455f      	cmp	r7, fp
   11a02:	ddf3      	ble.n	119ec <__hexnan+0x48>
   11a04:	4541      	cmp	r1, r8
   11a06:	bf2c      	ite	cs
   11a08:	2300      	movcs	r3, #0
   11a0a:	2301      	movcc	r3, #1
   11a0c:	f1ba 0f07 	cmp.w	sl, #7
   11a10:	bfcc      	ite	gt
   11a12:	2300      	movgt	r3, #0
   11a14:	f003 0301 	andle.w	r3, r3, #1
   11a18:	b19b      	cbz	r3, 11a42 <__hexnan+0x9e>
   11a1a:	f1ca 0508 	rsb	r5, sl, #8
   11a1e:	680a      	ldr	r2, [r1, #0]
   11a20:	460b      	mov	r3, r1
   11a22:	468c      	mov	ip, r1
   11a24:	00ad      	lsls	r5, r5, #2
   11a26:	f1c5 0a20 	rsb	sl, r5, #32
   11a2a:	6859      	ldr	r1, [r3, #4]
   11a2c:	fa01 f00a 	lsl.w	r0, r1, sl
   11a30:	4302      	orrs	r2, r0
   11a32:	601a      	str	r2, [r3, #0]
   11a34:	fa31 f205 	lsrs.w	r2, r1, r5
   11a38:	f843 2f04 	str.w	r2, [r3, #4]!
   11a3c:	4598      	cmp	r8, r3
   11a3e:	d8f4      	bhi.n	11a2a <__hexnan+0x86>
   11a40:	4661      	mov	r1, ip
   11a42:	4549      	cmp	r1, r9
   11a44:	bf98      	it	ls
   11a46:	f04f 0a08 	movls.w	sl, #8
   11a4a:	d9cf      	bls.n	119ec <__hexnan+0x48>
   11a4c:	2200      	movs	r2, #0
   11a4e:	f841 2d04 	str.w	r2, [r1, #-4]!
   11a52:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11a56:	46bb      	mov	fp, r7
   11a58:	4688      	mov	r8, r1
   11a5a:	4692      	mov	sl, r2
   11a5c:	2b00      	cmp	r3, #0
   11a5e:	d1c9      	bne.n	119f4 <__hexnan+0x50>
   11a60:	2f00      	cmp	r7, #0
   11a62:	d059      	beq.n	11b18 <__hexnan+0x174>
   11a64:	4541      	cmp	r1, r8
   11a66:	bf2c      	ite	cs
   11a68:	2300      	movcs	r3, #0
   11a6a:	2301      	movcc	r3, #1
   11a6c:	f1ba 0f07 	cmp.w	sl, #7
   11a70:	bfcc      	ite	gt
   11a72:	2300      	movgt	r3, #0
   11a74:	f003 0301 	andle.w	r3, r3, #1
   11a78:	b19b      	cbz	r3, 11aa2 <__hexnan+0xfe>
   11a7a:	f1ca 0a08 	rsb	sl, sl, #8
   11a7e:	680a      	ldr	r2, [r1, #0]
   11a80:	460b      	mov	r3, r1
   11a82:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   11a86:	f1ca 0420 	rsb	r4, sl, #32
   11a8a:	6858      	ldr	r0, [r3, #4]
   11a8c:	fa00 fc04 	lsl.w	ip, r0, r4
   11a90:	ea42 020c 	orr.w	r2, r2, ip
   11a94:	601a      	str	r2, [r3, #0]
   11a96:	fa20 f20a 	lsr.w	r2, r0, sl
   11a9a:	f843 2f04 	str.w	r2, [r3, #4]!
   11a9e:	4598      	cmp	r8, r3
   11aa0:	d8f3      	bhi.n	11a8a <__hexnan+0xe6>
   11aa2:	4589      	cmp	r9, r1
   11aa4:	d23f      	bcs.n	11b26 <__hexnan+0x182>
   11aa6:	9801      	ldr	r0, [sp, #4]
   11aa8:	464b      	mov	r3, r9
   11aaa:	f851 2b04 	ldr.w	r2, [r1], #4
   11aae:	4288      	cmp	r0, r1
   11ab0:	f843 2b04 	str.w	r2, [r3], #4
   11ab4:	d2f9      	bcs.n	11aaa <__hexnan+0x106>
   11ab6:	9901      	ldr	r1, [sp, #4]
   11ab8:	2200      	movs	r2, #0
   11aba:	f843 2b04 	str.w	r2, [r3], #4
   11abe:	4299      	cmp	r1, r3
   11ac0:	d2fb      	bcs.n	11aba <__hexnan+0x116>
   11ac2:	9801      	ldr	r0, [sp, #4]
   11ac4:	6803      	ldr	r3, [r0, #0]
   11ac6:	b963      	cbnz	r3, 11ae2 <__hexnan+0x13e>
   11ac8:	9901      	ldr	r1, [sp, #4]
   11aca:	4589      	cmp	r9, r1
   11acc:	bf18      	it	ne
   11ace:	9b01      	ldrne	r3, [sp, #4]
   11ad0:	d102      	bne.n	11ad8 <__hexnan+0x134>
   11ad2:	e037      	b.n	11b44 <__hexnan+0x1a0>
   11ad4:	4599      	cmp	r9, r3
   11ad6:	d035      	beq.n	11b44 <__hexnan+0x1a0>
   11ad8:	f853 2c04 	ldr.w	r2, [r3, #-4]
   11adc:	3b04      	subs	r3, #4
   11ade:	2a00      	cmp	r2, #0
   11ae0:	d0f8      	beq.n	11ad4 <__hexnan+0x130>
   11ae2:	2005      	movs	r0, #5
   11ae4:	e019      	b.n	11b1a <__hexnan+0x176>
   11ae6:	f10a 0a01 	add.w	sl, sl, #1
   11aea:	3701      	adds	r7, #1
   11aec:	f1ba 0f08 	cmp.w	sl, #8
   11af0:	dc07      	bgt.n	11b02 <__hexnan+0x15e>
   11af2:	680b      	ldr	r3, [r1, #0]
   11af4:	011b      	lsls	r3, r3, #4
   11af6:	f002 020f 	and.w	r2, r2, #15
   11afa:	ea43 0202 	orr.w	r2, r3, r2
   11afe:	600a      	str	r2, [r1, #0]
   11b00:	e774      	b.n	119ec <__hexnan+0x48>
   11b02:	4549      	cmp	r1, r9
   11b04:	f67f af72 	bls.w	119ec <__hexnan+0x48>
   11b08:	2300      	movs	r3, #0
   11b0a:	f04f 0a01 	mov.w	sl, #1
   11b0e:	f841 3d04 	str.w	r3, [r1, #-4]!
   11b12:	e7f0      	b.n	11af6 <__hexnan+0x152>
   11b14:	2b29      	cmp	r3, #41	; 0x29
   11b16:	d01d      	beq.n	11b54 <__hexnan+0x1b0>
   11b18:	2004      	movs	r0, #4
   11b1a:	b005      	add	sp, #20
   11b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b20:	f7ff fc6c 	bl	113fc <__hexdig_init>
   11b24:	e74d      	b.n	119c2 <__hexnan+0x1e>
   11b26:	9903      	ldr	r1, [sp, #12]
   11b28:	b189      	cbz	r1, 11b4e <__hexnan+0x1aa>
   11b2a:	9801      	ldr	r0, [sp, #4]
   11b2c:	f04f 31ff 	mov.w	r1, #4294967295
   11b30:	9b03      	ldr	r3, [sp, #12]
   11b32:	f1c3 0220 	rsb	r2, r3, #32
   11b36:	6803      	ldr	r3, [r0, #0]
   11b38:	fa31 f202 	lsrs.w	r2, r1, r2
   11b3c:	ea02 0303 	and.w	r3, r2, r3
   11b40:	6003      	str	r3, [r0, #0]
   11b42:	e7c0      	b.n	11ac6 <__hexnan+0x122>
   11b44:	2301      	movs	r3, #1
   11b46:	2005      	movs	r0, #5
   11b48:	f8c9 3000 	str.w	r3, [r9]
   11b4c:	e7e5      	b.n	11b1a <__hexnan+0x176>
   11b4e:	9a01      	ldr	r2, [sp, #4]
   11b50:	6813      	ldr	r3, [r2, #0]
   11b52:	e7b8      	b.n	11ac6 <__hexnan+0x122>
   11b54:	9b02      	ldr	r3, [sp, #8]
   11b56:	3601      	adds	r6, #1
   11b58:	601e      	str	r6, [r3, #0]
   11b5a:	2f00      	cmp	r7, #0
   11b5c:	d182      	bne.n	11a64 <__hexnan+0xc0>
   11b5e:	e7db      	b.n	11b18 <__hexnan+0x174>

00011b60 <_isatty_r>:
   11b60:	b538      	push	{r3, r4, r5, lr}
   11b62:	f240 748c 	movw	r4, #1932	; 0x78c
   11b66:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11b6a:	4605      	mov	r5, r0
   11b6c:	4608      	mov	r0, r1
   11b6e:	2300      	movs	r3, #0
   11b70:	6023      	str	r3, [r4, #0]
   11b72:	f7f5 fdd5 	bl	7720 <_isatty>
   11b76:	f1b0 3fff 	cmp.w	r0, #4294967295
   11b7a:	d000      	beq.n	11b7e <_isatty_r+0x1e>
   11b7c:	bd38      	pop	{r3, r4, r5, pc}
   11b7e:	6823      	ldr	r3, [r4, #0]
   11b80:	2b00      	cmp	r3, #0
   11b82:	d0fb      	beq.n	11b7c <_isatty_r+0x1c>
   11b84:	602b      	str	r3, [r5, #0]
   11b86:	bd38      	pop	{r3, r4, r5, pc}

00011b88 <_lseek_r>:
   11b88:	b538      	push	{r3, r4, r5, lr}
   11b8a:	f240 748c 	movw	r4, #1932	; 0x78c
   11b8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11b92:	4605      	mov	r5, r0
   11b94:	4608      	mov	r0, r1
   11b96:	4611      	mov	r1, r2
   11b98:	461a      	mov	r2, r3
   11b9a:	2300      	movs	r3, #0
   11b9c:	6023      	str	r3, [r4, #0]
   11b9e:	f7f5 fdef 	bl	7780 <_lseek>
   11ba2:	f1b0 3fff 	cmp.w	r0, #4294967295
   11ba6:	d000      	beq.n	11baa <_lseek_r+0x22>
   11ba8:	bd38      	pop	{r3, r4, r5, pc}
   11baa:	6823      	ldr	r3, [r4, #0]
   11bac:	2b00      	cmp	r3, #0
   11bae:	d0fb      	beq.n	11ba8 <_lseek_r+0x20>
   11bb0:	602b      	str	r3, [r5, #0]
   11bb2:	bd38      	pop	{r3, r4, r5, pc}

00011bb4 <_read_r>:
   11bb4:	b538      	push	{r3, r4, r5, lr}
   11bb6:	f240 748c 	movw	r4, #1932	; 0x78c
   11bba:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11bbe:	4605      	mov	r5, r0
   11bc0:	4608      	mov	r0, r1
   11bc2:	4611      	mov	r1, r2
   11bc4:	461a      	mov	r2, r3
   11bc6:	2300      	movs	r3, #0
   11bc8:	6023      	str	r3, [r4, #0]
   11bca:	f7f5 fdf5 	bl	77b8 <_read>
   11bce:	f1b0 3fff 	cmp.w	r0, #4294967295
   11bd2:	d000      	beq.n	11bd6 <_read_r+0x22>
   11bd4:	bd38      	pop	{r3, r4, r5, pc}
   11bd6:	6823      	ldr	r3, [r4, #0]
   11bd8:	2b00      	cmp	r3, #0
   11bda:	d0fb      	beq.n	11bd4 <_read_r+0x20>
   11bdc:	602b      	str	r3, [r5, #0]
   11bde:	bd38      	pop	{r3, r4, r5, pc}

00011be0 <_wrapup_reent>:
   11be0:	b570      	push	{r4, r5, r6, lr}
   11be2:	4604      	mov	r4, r0
   11be4:	b188      	cbz	r0, 11c0a <_wrapup_reent+0x2a>
   11be6:	f104 0248 	add.w	r2, r4, #72	; 0x48
   11bea:	6853      	ldr	r3, [r2, #4]
   11bec:	1e5d      	subs	r5, r3, #1
   11bee:	d407      	bmi.n	11c00 <_wrapup_reent+0x20>
   11bf0:	3302      	adds	r3, #2
   11bf2:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   11bf6:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   11bfa:	4798      	blx	r3
   11bfc:	3d01      	subs	r5, #1
   11bfe:	d5fa      	bpl.n	11bf6 <_wrapup_reent+0x16>
   11c00:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   11c02:	b10b      	cbz	r3, 11c08 <_wrapup_reent+0x28>
   11c04:	4620      	mov	r0, r4
   11c06:	4798      	blx	r3
   11c08:	bd70      	pop	{r4, r5, r6, pc}
   11c0a:	f240 036c 	movw	r3, #108	; 0x6c
   11c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c12:	681c      	ldr	r4, [r3, #0]
   11c14:	e7e7      	b.n	11be6 <_wrapup_reent+0x6>
   11c16:	bf00      	nop

00011c18 <cleanup_glue>:
   11c18:	b570      	push	{r4, r5, r6, lr}
   11c1a:	460c      	mov	r4, r1
   11c1c:	6809      	ldr	r1, [r1, #0]
   11c1e:	4605      	mov	r5, r0
   11c20:	b109      	cbz	r1, 11c26 <cleanup_glue+0xe>
   11c22:	f7ff fff9 	bl	11c18 <cleanup_glue>
   11c26:	4628      	mov	r0, r5
   11c28:	4621      	mov	r1, r4
   11c2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11c2e:	f7fb bf33 	b.w	da98 <_free_r>
   11c32:	bf00      	nop

00011c34 <_reclaim_reent>:
   11c34:	f240 036c 	movw	r3, #108	; 0x6c
   11c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c3c:	b570      	push	{r4, r5, r6, lr}
   11c3e:	681b      	ldr	r3, [r3, #0]
   11c40:	4605      	mov	r5, r0
   11c42:	4298      	cmp	r0, r3
   11c44:	d046      	beq.n	11cd4 <_reclaim_reent+0xa0>
   11c46:	6a43      	ldr	r3, [r0, #36]	; 0x24
   11c48:	4619      	mov	r1, r3
   11c4a:	b1bb      	cbz	r3, 11c7c <_reclaim_reent+0x48>
   11c4c:	68da      	ldr	r2, [r3, #12]
   11c4e:	b1aa      	cbz	r2, 11c7c <_reclaim_reent+0x48>
   11c50:	2600      	movs	r6, #0
   11c52:	5991      	ldr	r1, [r2, r6]
   11c54:	b141      	cbz	r1, 11c68 <_reclaim_reent+0x34>
   11c56:	680c      	ldr	r4, [r1, #0]
   11c58:	4628      	mov	r0, r5
   11c5a:	f7fb ff1d 	bl	da98 <_free_r>
   11c5e:	4621      	mov	r1, r4
   11c60:	2c00      	cmp	r4, #0
   11c62:	d1f8      	bne.n	11c56 <_reclaim_reent+0x22>
   11c64:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   11c66:	68da      	ldr	r2, [r3, #12]
   11c68:	3604      	adds	r6, #4
   11c6a:	2e3c      	cmp	r6, #60	; 0x3c
   11c6c:	d001      	beq.n	11c72 <_reclaim_reent+0x3e>
   11c6e:	68da      	ldr	r2, [r3, #12]
   11c70:	e7ef      	b.n	11c52 <_reclaim_reent+0x1e>
   11c72:	4611      	mov	r1, r2
   11c74:	4628      	mov	r0, r5
   11c76:	f7fb ff0f 	bl	da98 <_free_r>
   11c7a:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11c7c:	6809      	ldr	r1, [r1, #0]
   11c7e:	b111      	cbz	r1, 11c86 <_reclaim_reent+0x52>
   11c80:	4628      	mov	r0, r5
   11c82:	f7fb ff09 	bl	da98 <_free_r>
   11c86:	6969      	ldr	r1, [r5, #20]
   11c88:	b111      	cbz	r1, 11c90 <_reclaim_reent+0x5c>
   11c8a:	4628      	mov	r0, r5
   11c8c:	f7fb ff04 	bl	da98 <_free_r>
   11c90:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11c92:	b111      	cbz	r1, 11c9a <_reclaim_reent+0x66>
   11c94:	4628      	mov	r0, r5
   11c96:	f7fb feff 	bl	da98 <_free_r>
   11c9a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   11c9c:	b111      	cbz	r1, 11ca4 <_reclaim_reent+0x70>
   11c9e:	4628      	mov	r0, r5
   11ca0:	f7fb fefa 	bl	da98 <_free_r>
   11ca4:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   11ca6:	b111      	cbz	r1, 11cae <_reclaim_reent+0x7a>
   11ca8:	4628      	mov	r0, r5
   11caa:	f7fb fef5 	bl	da98 <_free_r>
   11cae:	6c29      	ldr	r1, [r5, #64]	; 0x40
   11cb0:	b111      	cbz	r1, 11cb8 <_reclaim_reent+0x84>
   11cb2:	4628      	mov	r0, r5
   11cb4:	f7fb fef0 	bl	da98 <_free_r>
   11cb8:	6cab      	ldr	r3, [r5, #72]	; 0x48
   11cba:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   11cbe:	b111      	cbz	r1, 11cc6 <_reclaim_reent+0x92>
   11cc0:	4628      	mov	r0, r5
   11cc2:	f7fb fee9 	bl	da98 <_free_r>
   11cc6:	6b69      	ldr	r1, [r5, #52]	; 0x34
   11cc8:	b111      	cbz	r1, 11cd0 <_reclaim_reent+0x9c>
   11cca:	4628      	mov	r0, r5
   11ccc:	f7fb fee4 	bl	da98 <_free_r>
   11cd0:	69ab      	ldr	r3, [r5, #24]
   11cd2:	b903      	cbnz	r3, 11cd6 <_reclaim_reent+0xa2>
   11cd4:	bd70      	pop	{r4, r5, r6, pc}
   11cd6:	6aab      	ldr	r3, [r5, #40]	; 0x28
   11cd8:	4628      	mov	r0, r5
   11cda:	4798      	blx	r3
   11cdc:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   11ce0:	2900      	cmp	r1, #0
   11ce2:	d0f7      	beq.n	11cd4 <_reclaim_reent+0xa0>
   11ce4:	4628      	mov	r0, r5
   11ce6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11cea:	e795      	b.n	11c18 <cleanup_glue>
   11cec:	0000      	lsls	r0, r0, #0
	...

00011cf0 <__aeabi_uidiv>:
   11cf0:	1e4a      	subs	r2, r1, #1
   11cf2:	bf08      	it	eq
   11cf4:	4770      	bxeq	lr
   11cf6:	f0c0 8124 	bcc.w	11f42 <__aeabi_uidiv+0x252>
   11cfa:	4288      	cmp	r0, r1
   11cfc:	f240 8116 	bls.w	11f2c <__aeabi_uidiv+0x23c>
   11d00:	4211      	tst	r1, r2
   11d02:	f000 8117 	beq.w	11f34 <__aeabi_uidiv+0x244>
   11d06:	fab0 f380 	clz	r3, r0
   11d0a:	fab1 f281 	clz	r2, r1
   11d0e:	eba2 0303 	sub.w	r3, r2, r3
   11d12:	f1c3 031f 	rsb	r3, r3, #31
   11d16:	a204      	add	r2, pc, #16	; (adr r2, 11d28 <__aeabi_uidiv+0x38>)
   11d18:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   11d1c:	f04f 0200 	mov.w	r2, #0
   11d20:	469f      	mov	pc, r3
   11d22:	bf00      	nop
   11d24:	f3af 8000 	nop.w
   11d28:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   11d2c:	bf00      	nop
   11d2e:	eb42 0202 	adc.w	r2, r2, r2
   11d32:	bf28      	it	cs
   11d34:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   11d38:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   11d3c:	bf00      	nop
   11d3e:	eb42 0202 	adc.w	r2, r2, r2
   11d42:	bf28      	it	cs
   11d44:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   11d48:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   11d4c:	bf00      	nop
   11d4e:	eb42 0202 	adc.w	r2, r2, r2
   11d52:	bf28      	it	cs
   11d54:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   11d58:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   11d5c:	bf00      	nop
   11d5e:	eb42 0202 	adc.w	r2, r2, r2
   11d62:	bf28      	it	cs
   11d64:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   11d68:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   11d6c:	bf00      	nop
   11d6e:	eb42 0202 	adc.w	r2, r2, r2
   11d72:	bf28      	it	cs
   11d74:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   11d78:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   11d7c:	bf00      	nop
   11d7e:	eb42 0202 	adc.w	r2, r2, r2
   11d82:	bf28      	it	cs
   11d84:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   11d88:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   11d8c:	bf00      	nop
   11d8e:	eb42 0202 	adc.w	r2, r2, r2
   11d92:	bf28      	it	cs
   11d94:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   11d98:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   11d9c:	bf00      	nop
   11d9e:	eb42 0202 	adc.w	r2, r2, r2
   11da2:	bf28      	it	cs
   11da4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   11da8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   11dac:	bf00      	nop
   11dae:	eb42 0202 	adc.w	r2, r2, r2
   11db2:	bf28      	it	cs
   11db4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   11db8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   11dbc:	bf00      	nop
   11dbe:	eb42 0202 	adc.w	r2, r2, r2
   11dc2:	bf28      	it	cs
   11dc4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   11dc8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   11dcc:	bf00      	nop
   11dce:	eb42 0202 	adc.w	r2, r2, r2
   11dd2:	bf28      	it	cs
   11dd4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   11dd8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   11ddc:	bf00      	nop
   11dde:	eb42 0202 	adc.w	r2, r2, r2
   11de2:	bf28      	it	cs
   11de4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   11de8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   11dec:	bf00      	nop
   11dee:	eb42 0202 	adc.w	r2, r2, r2
   11df2:	bf28      	it	cs
   11df4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   11df8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   11dfc:	bf00      	nop
   11dfe:	eb42 0202 	adc.w	r2, r2, r2
   11e02:	bf28      	it	cs
   11e04:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   11e08:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   11e0c:	bf00      	nop
   11e0e:	eb42 0202 	adc.w	r2, r2, r2
   11e12:	bf28      	it	cs
   11e14:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   11e18:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   11e1c:	bf00      	nop
   11e1e:	eb42 0202 	adc.w	r2, r2, r2
   11e22:	bf28      	it	cs
   11e24:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   11e28:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   11e2c:	bf00      	nop
   11e2e:	eb42 0202 	adc.w	r2, r2, r2
   11e32:	bf28      	it	cs
   11e34:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   11e38:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   11e3c:	bf00      	nop
   11e3e:	eb42 0202 	adc.w	r2, r2, r2
   11e42:	bf28      	it	cs
   11e44:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   11e48:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   11e4c:	bf00      	nop
   11e4e:	eb42 0202 	adc.w	r2, r2, r2
   11e52:	bf28      	it	cs
   11e54:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   11e58:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   11e5c:	bf00      	nop
   11e5e:	eb42 0202 	adc.w	r2, r2, r2
   11e62:	bf28      	it	cs
   11e64:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   11e68:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   11e6c:	bf00      	nop
   11e6e:	eb42 0202 	adc.w	r2, r2, r2
   11e72:	bf28      	it	cs
   11e74:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   11e78:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   11e7c:	bf00      	nop
   11e7e:	eb42 0202 	adc.w	r2, r2, r2
   11e82:	bf28      	it	cs
   11e84:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   11e88:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   11e8c:	bf00      	nop
   11e8e:	eb42 0202 	adc.w	r2, r2, r2
   11e92:	bf28      	it	cs
   11e94:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   11e98:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   11e9c:	bf00      	nop
   11e9e:	eb42 0202 	adc.w	r2, r2, r2
   11ea2:	bf28      	it	cs
   11ea4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   11ea8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   11eac:	bf00      	nop
   11eae:	eb42 0202 	adc.w	r2, r2, r2
   11eb2:	bf28      	it	cs
   11eb4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   11eb8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   11ebc:	bf00      	nop
   11ebe:	eb42 0202 	adc.w	r2, r2, r2
   11ec2:	bf28      	it	cs
   11ec4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   11ec8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   11ecc:	bf00      	nop
   11ece:	eb42 0202 	adc.w	r2, r2, r2
   11ed2:	bf28      	it	cs
   11ed4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   11ed8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   11edc:	bf00      	nop
   11ede:	eb42 0202 	adc.w	r2, r2, r2
   11ee2:	bf28      	it	cs
   11ee4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   11ee8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   11eec:	bf00      	nop
   11eee:	eb42 0202 	adc.w	r2, r2, r2
   11ef2:	bf28      	it	cs
   11ef4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   11ef8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   11efc:	bf00      	nop
   11efe:	eb42 0202 	adc.w	r2, r2, r2
   11f02:	bf28      	it	cs
   11f04:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   11f08:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   11f0c:	bf00      	nop
   11f0e:	eb42 0202 	adc.w	r2, r2, r2
   11f12:	bf28      	it	cs
   11f14:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   11f18:	ebb0 0f01 	cmp.w	r0, r1
   11f1c:	bf00      	nop
   11f1e:	eb42 0202 	adc.w	r2, r2, r2
   11f22:	bf28      	it	cs
   11f24:	eba0 0001 	subcs.w	r0, r0, r1
   11f28:	4610      	mov	r0, r2
   11f2a:	4770      	bx	lr
   11f2c:	bf0c      	ite	eq
   11f2e:	2001      	moveq	r0, #1
   11f30:	2000      	movne	r0, #0
   11f32:	4770      	bx	lr
   11f34:	fab1 f281 	clz	r2, r1
   11f38:	f1c2 021f 	rsb	r2, r2, #31
   11f3c:	fa20 f002 	lsr.w	r0, r0, r2
   11f40:	4770      	bx	lr
   11f42:	b108      	cbz	r0, 11f48 <__aeabi_uidiv+0x258>
   11f44:	f04f 30ff 	mov.w	r0, #4294967295
   11f48:	f000 b80e 	b.w	11f68 <__aeabi_idiv0>

00011f4c <__aeabi_uidivmod>:
   11f4c:	2900      	cmp	r1, #0
   11f4e:	d0f8      	beq.n	11f42 <__aeabi_uidiv+0x252>
   11f50:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   11f54:	f7ff fecc 	bl	11cf0 <__aeabi_uidiv>
   11f58:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   11f5c:	fb02 f300 	mul.w	r3, r2, r0
   11f60:	eba1 0103 	sub.w	r1, r1, r3
   11f64:	4770      	bx	lr
   11f66:	bf00      	nop

00011f68 <__aeabi_idiv0>:
   11f68:	4770      	bx	lr
   11f6a:	bf00      	nop

00011f6c <__gedf2>:
   11f6c:	f04f 3cff 	mov.w	ip, #4294967295
   11f70:	e006      	b.n	11f80 <__cmpdf2+0x4>
   11f72:	bf00      	nop

00011f74 <__ledf2>:
   11f74:	f04f 0c01 	mov.w	ip, #1
   11f78:	e002      	b.n	11f80 <__cmpdf2+0x4>
   11f7a:	bf00      	nop

00011f7c <__cmpdf2>:
   11f7c:	f04f 0c01 	mov.w	ip, #1
   11f80:	f84d cd04 	str.w	ip, [sp, #-4]!
   11f84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   11f88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11f8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   11f90:	bf18      	it	ne
   11f92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   11f96:	d01b      	beq.n	11fd0 <__cmpdf2+0x54>
   11f98:	b001      	add	sp, #4
   11f9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   11f9e:	bf0c      	ite	eq
   11fa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   11fa4:	ea91 0f03 	teqne	r1, r3
   11fa8:	bf02      	ittt	eq
   11faa:	ea90 0f02 	teqeq	r0, r2
   11fae:	2000      	moveq	r0, #0
   11fb0:	4770      	bxeq	lr
   11fb2:	f110 0f00 	cmn.w	r0, #0
   11fb6:	ea91 0f03 	teq	r1, r3
   11fba:	bf58      	it	pl
   11fbc:	4299      	cmppl	r1, r3
   11fbe:	bf08      	it	eq
   11fc0:	4290      	cmpeq	r0, r2
   11fc2:	bf2c      	ite	cs
   11fc4:	17d8      	asrcs	r0, r3, #31
   11fc6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   11fca:	f040 0001 	orr.w	r0, r0, #1
   11fce:	4770      	bx	lr
   11fd0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   11fd4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11fd8:	d102      	bne.n	11fe0 <__cmpdf2+0x64>
   11fda:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   11fde:	d107      	bne.n	11ff0 <__cmpdf2+0x74>
   11fe0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   11fe4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11fe8:	d1d6      	bne.n	11f98 <__cmpdf2+0x1c>
   11fea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   11fee:	d0d3      	beq.n	11f98 <__cmpdf2+0x1c>
   11ff0:	f85d 0b04 	ldr.w	r0, [sp], #4
   11ff4:	4770      	bx	lr
   11ff6:	bf00      	nop

00011ff8 <__aeabi_cdrcmple>:
   11ff8:	4684      	mov	ip, r0
   11ffa:	4610      	mov	r0, r2
   11ffc:	4662      	mov	r2, ip
   11ffe:	468c      	mov	ip, r1
   12000:	4619      	mov	r1, r3
   12002:	4663      	mov	r3, ip
   12004:	e000      	b.n	12008 <__aeabi_cdcmpeq>
   12006:	bf00      	nop

00012008 <__aeabi_cdcmpeq>:
   12008:	b501      	push	{r0, lr}
   1200a:	f7ff ffb7 	bl	11f7c <__cmpdf2>
   1200e:	2800      	cmp	r0, #0
   12010:	bf48      	it	mi
   12012:	f110 0f00 	cmnmi.w	r0, #0
   12016:	bd01      	pop	{r0, pc}

00012018 <__aeabi_dcmpeq>:
   12018:	f84d ed08 	str.w	lr, [sp, #-8]!
   1201c:	f7ff fff4 	bl	12008 <__aeabi_cdcmpeq>
   12020:	bf0c      	ite	eq
   12022:	2001      	moveq	r0, #1
   12024:	2000      	movne	r0, #0
   12026:	f85d fb08 	ldr.w	pc, [sp], #8
   1202a:	bf00      	nop

0001202c <__aeabi_dcmplt>:
   1202c:	f84d ed08 	str.w	lr, [sp, #-8]!
   12030:	f7ff ffea 	bl	12008 <__aeabi_cdcmpeq>
   12034:	bf34      	ite	cc
   12036:	2001      	movcc	r0, #1
   12038:	2000      	movcs	r0, #0
   1203a:	f85d fb08 	ldr.w	pc, [sp], #8
   1203e:	bf00      	nop

00012040 <__aeabi_dcmple>:
   12040:	f84d ed08 	str.w	lr, [sp, #-8]!
   12044:	f7ff ffe0 	bl	12008 <__aeabi_cdcmpeq>
   12048:	bf94      	ite	ls
   1204a:	2001      	movls	r0, #1
   1204c:	2000      	movhi	r0, #0
   1204e:	f85d fb08 	ldr.w	pc, [sp], #8
   12052:	bf00      	nop

00012054 <__aeabi_dcmpge>:
   12054:	f84d ed08 	str.w	lr, [sp, #-8]!
   12058:	f7ff ffce 	bl	11ff8 <__aeabi_cdrcmple>
   1205c:	bf94      	ite	ls
   1205e:	2001      	movls	r0, #1
   12060:	2000      	movhi	r0, #0
   12062:	f85d fb08 	ldr.w	pc, [sp], #8
   12066:	bf00      	nop

00012068 <__aeabi_dcmpgt>:
   12068:	f84d ed08 	str.w	lr, [sp, #-8]!
   1206c:	f7ff ffc4 	bl	11ff8 <__aeabi_cdrcmple>
   12070:	bf34      	ite	cc
   12072:	2001      	movcc	r0, #1
   12074:	2000      	movcs	r0, #0
   12076:	f85d fb08 	ldr.w	pc, [sp], #8
   1207a:	bf00      	nop

0001207c <__aeabi_d2uiz>:
   1207c:	004a      	lsls	r2, r1, #1
   1207e:	d211      	bcs.n	120a4 <__aeabi_d2uiz+0x28>
   12080:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   12084:	d211      	bcs.n	120aa <__aeabi_d2uiz+0x2e>
   12086:	d50d      	bpl.n	120a4 <__aeabi_d2uiz+0x28>
   12088:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1208c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   12090:	d40e      	bmi.n	120b0 <__aeabi_d2uiz+0x34>
   12092:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   12096:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1209a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1209e:	fa23 f002 	lsr.w	r0, r3, r2
   120a2:	4770      	bx	lr
   120a4:	f04f 0000 	mov.w	r0, #0
   120a8:	4770      	bx	lr
   120aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   120ae:	d102      	bne.n	120b6 <__aeabi_d2uiz+0x3a>
   120b0:	f04f 30ff 	mov.w	r0, #4294967295
   120b4:	4770      	bx	lr
   120b6:	f04f 0000 	mov.w	r0, #0
   120ba:	4770      	bx	lr

000120bc <__aeabi_d2f>:
   120bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
   120c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   120c4:	bf24      	itt	cs
   120c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   120ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   120ce:	d90d      	bls.n	120ec <__aeabi_d2f+0x30>
   120d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   120d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   120d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   120dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   120e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   120e4:	bf08      	it	eq
   120e6:	f020 0001 	biceq.w	r0, r0, #1
   120ea:	4770      	bx	lr
   120ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   120f0:	d121      	bne.n	12136 <__aeabi_d2f+0x7a>
   120f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   120f6:	bfbc      	itt	lt
   120f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   120fc:	4770      	bxlt	lr
   120fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12102:	ea4f 5252 	mov.w	r2, r2, lsr #21
   12106:	f1c2 0218 	rsb	r2, r2, #24
   1210a:	f1c2 0c20 	rsb	ip, r2, #32
   1210e:	fa10 f30c 	lsls.w	r3, r0, ip
   12112:	fa20 f002 	lsr.w	r0, r0, r2
   12116:	bf18      	it	ne
   12118:	f040 0001 	orrne.w	r0, r0, #1
   1211c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   12120:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   12124:	fa03 fc0c 	lsl.w	ip, r3, ip
   12128:	ea40 000c 	orr.w	r0, r0, ip
   1212c:	fa23 f302 	lsr.w	r3, r3, r2
   12130:	ea4f 0343 	mov.w	r3, r3, lsl #1
   12134:	e7cc      	b.n	120d0 <__aeabi_d2f+0x14>
   12136:	ea7f 5362 	mvns.w	r3, r2, asr #21
   1213a:	d107      	bne.n	1214c <__aeabi_d2f+0x90>
   1213c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   12140:	bf1e      	ittt	ne
   12142:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   12146:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   1214a:	4770      	bxne	lr
   1214c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   12150:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   12154:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   12158:	4770      	bx	lr
   1215a:	bf00      	nop

0001215c <__gesf2>:
   1215c:	f04f 3cff 	mov.w	ip, #4294967295
   12160:	e006      	b.n	12170 <__cmpsf2+0x4>
   12162:	bf00      	nop

00012164 <__lesf2>:
   12164:	f04f 0c01 	mov.w	ip, #1
   12168:	e002      	b.n	12170 <__cmpsf2+0x4>
   1216a:	bf00      	nop

0001216c <__cmpsf2>:
   1216c:	f04f 0c01 	mov.w	ip, #1
   12170:	f84d cd04 	str.w	ip, [sp, #-4]!
   12174:	ea4f 0240 	mov.w	r2, r0, lsl #1
   12178:	ea4f 0341 	mov.w	r3, r1, lsl #1
   1217c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   12180:	bf18      	it	ne
   12182:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   12186:	d011      	beq.n	121ac <__cmpsf2+0x40>
   12188:	b001      	add	sp, #4
   1218a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   1218e:	bf18      	it	ne
   12190:	ea90 0f01 	teqne	r0, r1
   12194:	bf58      	it	pl
   12196:	ebb2 0003 	subspl.w	r0, r2, r3
   1219a:	bf88      	it	hi
   1219c:	17c8      	asrhi	r0, r1, #31
   1219e:	bf38      	it	cc
   121a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   121a4:	bf18      	it	ne
   121a6:	f040 0001 	orrne.w	r0, r0, #1
   121aa:	4770      	bx	lr
   121ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   121b0:	d102      	bne.n	121b8 <__cmpsf2+0x4c>
   121b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   121b6:	d105      	bne.n	121c4 <__cmpsf2+0x58>
   121b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   121bc:	d1e4      	bne.n	12188 <__cmpsf2+0x1c>
   121be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   121c2:	d0e1      	beq.n	12188 <__cmpsf2+0x1c>
   121c4:	f85d 0b04 	ldr.w	r0, [sp], #4
   121c8:	4770      	bx	lr
   121ca:	bf00      	nop

000121cc <__aeabi_cfrcmple>:
   121cc:	4684      	mov	ip, r0
   121ce:	4608      	mov	r0, r1
   121d0:	4661      	mov	r1, ip
   121d2:	e7ff      	b.n	121d4 <__aeabi_cfcmpeq>

000121d4 <__aeabi_cfcmpeq>:
   121d4:	b50f      	push	{r0, r1, r2, r3, lr}
   121d6:	f7ff ffc9 	bl	1216c <__cmpsf2>
   121da:	2800      	cmp	r0, #0
   121dc:	bf48      	it	mi
   121de:	f110 0f00 	cmnmi.w	r0, #0
   121e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

000121e4 <__aeabi_fcmpeq>:
   121e4:	f84d ed08 	str.w	lr, [sp, #-8]!
   121e8:	f7ff fff4 	bl	121d4 <__aeabi_cfcmpeq>
   121ec:	bf0c      	ite	eq
   121ee:	2001      	moveq	r0, #1
   121f0:	2000      	movne	r0, #0
   121f2:	f85d fb08 	ldr.w	pc, [sp], #8
   121f6:	bf00      	nop

000121f8 <__aeabi_fcmplt>:
   121f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   121fc:	f7ff ffea 	bl	121d4 <__aeabi_cfcmpeq>
   12200:	bf34      	ite	cc
   12202:	2001      	movcc	r0, #1
   12204:	2000      	movcs	r0, #0
   12206:	f85d fb08 	ldr.w	pc, [sp], #8
   1220a:	bf00      	nop

0001220c <__aeabi_fcmple>:
   1220c:	f84d ed08 	str.w	lr, [sp, #-8]!
   12210:	f7ff ffe0 	bl	121d4 <__aeabi_cfcmpeq>
   12214:	bf94      	ite	ls
   12216:	2001      	movls	r0, #1
   12218:	2000      	movhi	r0, #0
   1221a:	f85d fb08 	ldr.w	pc, [sp], #8
   1221e:	bf00      	nop

00012220 <__aeabi_fcmpge>:
   12220:	f84d ed08 	str.w	lr, [sp, #-8]!
   12224:	f7ff ffd2 	bl	121cc <__aeabi_cfrcmple>
   12228:	bf94      	ite	ls
   1222a:	2001      	movls	r0, #1
   1222c:	2000      	movhi	r0, #0
   1222e:	f85d fb08 	ldr.w	pc, [sp], #8
   12232:	bf00      	nop

00012234 <__aeabi_fcmpgt>:
   12234:	f84d ed08 	str.w	lr, [sp, #-8]!
   12238:	f7ff ffc8 	bl	121cc <__aeabi_cfrcmple>
   1223c:	bf34      	ite	cc
   1223e:	2001      	movcc	r0, #1
   12240:	2000      	movcs	r0, #0
   12242:	f85d fb08 	ldr.w	pc, [sp], #8
   12246:	bf00      	nop

00012248 <__aeabi_uldivmod>:
   12248:	b94b      	cbnz	r3, 1225e <__aeabi_uldivmod+0x16>
   1224a:	b942      	cbnz	r2, 1225e <__aeabi_uldivmod+0x16>
   1224c:	2900      	cmp	r1, #0
   1224e:	bf08      	it	eq
   12250:	2800      	cmpeq	r0, #0
   12252:	d002      	beq.n	1225a <__aeabi_uldivmod+0x12>
   12254:	f04f 31ff 	mov.w	r1, #4294967295
   12258:	4608      	mov	r0, r1
   1225a:	f7ff be85 	b.w	11f68 <__aeabi_idiv0>
   1225e:	b082      	sub	sp, #8
   12260:	46ec      	mov	ip, sp
   12262:	e92d 5000 	stmdb	sp!, {ip, lr}
   12266:	f000 f805 	bl	12274 <__gnu_uldivmod_helper>
   1226a:	f8dd e004 	ldr.w	lr, [sp, #4]
   1226e:	b002      	add	sp, #8
   12270:	bc0c      	pop	{r2, r3}
   12272:	4770      	bx	lr

00012274 <__gnu_uldivmod_helper>:
   12274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12276:	4614      	mov	r4, r2
   12278:	461d      	mov	r5, r3
   1227a:	4606      	mov	r6, r0
   1227c:	460f      	mov	r7, r1
   1227e:	f000 f9d7 	bl	12630 <__udivdi3>
   12282:	fb00 f505 	mul.w	r5, r0, r5
   12286:	fba0 2304 	umull	r2, r3, r0, r4
   1228a:	fb04 5401 	mla	r4, r4, r1, r5
   1228e:	18e3      	adds	r3, r4, r3
   12290:	1ab6      	subs	r6, r6, r2
   12292:	eb67 0703 	sbc.w	r7, r7, r3
   12296:	9b06      	ldr	r3, [sp, #24]
   12298:	e9c3 6700 	strd	r6, r7, [r3]
   1229c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1229e:	bf00      	nop

000122a0 <__gnu_ldivmod_helper>:
   122a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   122a2:	4614      	mov	r4, r2
   122a4:	461d      	mov	r5, r3
   122a6:	4606      	mov	r6, r0
   122a8:	460f      	mov	r7, r1
   122aa:	f000 f80f 	bl	122cc <__divdi3>
   122ae:	fb00 f505 	mul.w	r5, r0, r5
   122b2:	fba0 2304 	umull	r2, r3, r0, r4
   122b6:	fb04 5401 	mla	r4, r4, r1, r5
   122ba:	18e3      	adds	r3, r4, r3
   122bc:	1ab6      	subs	r6, r6, r2
   122be:	eb67 0703 	sbc.w	r7, r7, r3
   122c2:	9b06      	ldr	r3, [sp, #24]
   122c4:	e9c3 6700 	strd	r6, r7, [r3]
   122c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   122ca:	bf00      	nop

000122cc <__divdi3>:
   122cc:	2900      	cmp	r1, #0
   122ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122d2:	b085      	sub	sp, #20
   122d4:	f2c0 80c8 	blt.w	12468 <__divdi3+0x19c>
   122d8:	2600      	movs	r6, #0
   122da:	2b00      	cmp	r3, #0
   122dc:	f2c0 80bf 	blt.w	1245e <__divdi3+0x192>
   122e0:	4689      	mov	r9, r1
   122e2:	4614      	mov	r4, r2
   122e4:	4605      	mov	r5, r0
   122e6:	469b      	mov	fp, r3
   122e8:	2b00      	cmp	r3, #0
   122ea:	d14a      	bne.n	12382 <__divdi3+0xb6>
   122ec:	428a      	cmp	r2, r1
   122ee:	d957      	bls.n	123a0 <__divdi3+0xd4>
   122f0:	fab2 f382 	clz	r3, r2
   122f4:	b153      	cbz	r3, 1230c <__divdi3+0x40>
   122f6:	f1c3 0020 	rsb	r0, r3, #32
   122fa:	fa01 f903 	lsl.w	r9, r1, r3
   122fe:	fa25 f800 	lsr.w	r8, r5, r0
   12302:	fa12 f403 	lsls.w	r4, r2, r3
   12306:	409d      	lsls	r5, r3
   12308:	ea48 0909 	orr.w	r9, r8, r9
   1230c:	0c27      	lsrs	r7, r4, #16
   1230e:	4648      	mov	r0, r9
   12310:	4639      	mov	r1, r7
   12312:	fa1f fb84 	uxth.w	fp, r4
   12316:	f7ff fceb 	bl	11cf0 <__aeabi_uidiv>
   1231a:	4639      	mov	r1, r7
   1231c:	4682      	mov	sl, r0
   1231e:	4648      	mov	r0, r9
   12320:	f7ff fe14 	bl	11f4c <__aeabi_uidivmod>
   12324:	0c2a      	lsrs	r2, r5, #16
   12326:	fb0b f30a 	mul.w	r3, fp, sl
   1232a:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1232e:	454b      	cmp	r3, r9
   12330:	d909      	bls.n	12346 <__divdi3+0x7a>
   12332:	eb19 0904 	adds.w	r9, r9, r4
   12336:	f10a 3aff 	add.w	sl, sl, #4294967295
   1233a:	d204      	bcs.n	12346 <__divdi3+0x7a>
   1233c:	454b      	cmp	r3, r9
   1233e:	bf84      	itt	hi
   12340:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   12344:	44a1      	addhi	r9, r4
   12346:	ebc3 0909 	rsb	r9, r3, r9
   1234a:	4639      	mov	r1, r7
   1234c:	4648      	mov	r0, r9
   1234e:	b2ad      	uxth	r5, r5
   12350:	f7ff fcce 	bl	11cf0 <__aeabi_uidiv>
   12354:	4639      	mov	r1, r7
   12356:	4680      	mov	r8, r0
   12358:	4648      	mov	r0, r9
   1235a:	f7ff fdf7 	bl	11f4c <__aeabi_uidivmod>
   1235e:	fb0b fb08 	mul.w	fp, fp, r8
   12362:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   12366:	45ab      	cmp	fp, r5
   12368:	d907      	bls.n	1237a <__divdi3+0xae>
   1236a:	192d      	adds	r5, r5, r4
   1236c:	f108 38ff 	add.w	r8, r8, #4294967295
   12370:	d203      	bcs.n	1237a <__divdi3+0xae>
   12372:	45ab      	cmp	fp, r5
   12374:	bf88      	it	hi
   12376:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1237a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1237e:	2700      	movs	r7, #0
   12380:	e003      	b.n	1238a <__divdi3+0xbe>
   12382:	428b      	cmp	r3, r1
   12384:	d957      	bls.n	12436 <__divdi3+0x16a>
   12386:	2700      	movs	r7, #0
   12388:	46b8      	mov	r8, r7
   1238a:	4642      	mov	r2, r8
   1238c:	463b      	mov	r3, r7
   1238e:	b116      	cbz	r6, 12396 <__divdi3+0xca>
   12390:	4252      	negs	r2, r2
   12392:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   12396:	4619      	mov	r1, r3
   12398:	4610      	mov	r0, r2
   1239a:	b005      	add	sp, #20
   1239c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123a0:	b922      	cbnz	r2, 123ac <__divdi3+0xe0>
   123a2:	4611      	mov	r1, r2
   123a4:	2001      	movs	r0, #1
   123a6:	f7ff fca3 	bl	11cf0 <__aeabi_uidiv>
   123aa:	4604      	mov	r4, r0
   123ac:	fab4 f884 	clz	r8, r4
   123b0:	f1b8 0f00 	cmp.w	r8, #0
   123b4:	d15e      	bne.n	12474 <__divdi3+0x1a8>
   123b6:	ebc4 0809 	rsb	r8, r4, r9
   123ba:	0c27      	lsrs	r7, r4, #16
   123bc:	fa1f f984 	uxth.w	r9, r4
   123c0:	2101      	movs	r1, #1
   123c2:	9102      	str	r1, [sp, #8]
   123c4:	4639      	mov	r1, r7
   123c6:	4640      	mov	r0, r8
   123c8:	f7ff fc92 	bl	11cf0 <__aeabi_uidiv>
   123cc:	4639      	mov	r1, r7
   123ce:	4682      	mov	sl, r0
   123d0:	4640      	mov	r0, r8
   123d2:	f7ff fdbb 	bl	11f4c <__aeabi_uidivmod>
   123d6:	ea4f 4815 	mov.w	r8, r5, lsr #16
   123da:	fb09 f30a 	mul.w	r3, r9, sl
   123de:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   123e2:	455b      	cmp	r3, fp
   123e4:	d909      	bls.n	123fa <__divdi3+0x12e>
   123e6:	eb1b 0b04 	adds.w	fp, fp, r4
   123ea:	f10a 3aff 	add.w	sl, sl, #4294967295
   123ee:	d204      	bcs.n	123fa <__divdi3+0x12e>
   123f0:	455b      	cmp	r3, fp
   123f2:	bf84      	itt	hi
   123f4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   123f8:	44a3      	addhi	fp, r4
   123fa:	ebc3 0b0b 	rsb	fp, r3, fp
   123fe:	4639      	mov	r1, r7
   12400:	4658      	mov	r0, fp
   12402:	b2ad      	uxth	r5, r5
   12404:	f7ff fc74 	bl	11cf0 <__aeabi_uidiv>
   12408:	4639      	mov	r1, r7
   1240a:	4680      	mov	r8, r0
   1240c:	4658      	mov	r0, fp
   1240e:	f7ff fd9d 	bl	11f4c <__aeabi_uidivmod>
   12412:	fb09 f908 	mul.w	r9, r9, r8
   12416:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1241a:	45a9      	cmp	r9, r5
   1241c:	d907      	bls.n	1242e <__divdi3+0x162>
   1241e:	192d      	adds	r5, r5, r4
   12420:	f108 38ff 	add.w	r8, r8, #4294967295
   12424:	d203      	bcs.n	1242e <__divdi3+0x162>
   12426:	45a9      	cmp	r9, r5
   12428:	bf88      	it	hi
   1242a:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1242e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   12432:	9f02      	ldr	r7, [sp, #8]
   12434:	e7a9      	b.n	1238a <__divdi3+0xbe>
   12436:	fab3 f783 	clz	r7, r3
   1243a:	2f00      	cmp	r7, #0
   1243c:	d168      	bne.n	12510 <__divdi3+0x244>
   1243e:	428b      	cmp	r3, r1
   12440:	bf2c      	ite	cs
   12442:	f04f 0900 	movcs.w	r9, #0
   12446:	f04f 0901 	movcc.w	r9, #1
   1244a:	4282      	cmp	r2, r0
   1244c:	bf8c      	ite	hi
   1244e:	464c      	movhi	r4, r9
   12450:	f049 0401 	orrls.w	r4, r9, #1
   12454:	2c00      	cmp	r4, #0
   12456:	d096      	beq.n	12386 <__divdi3+0xba>
   12458:	f04f 0801 	mov.w	r8, #1
   1245c:	e795      	b.n	1238a <__divdi3+0xbe>
   1245e:	4252      	negs	r2, r2
   12460:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   12464:	43f6      	mvns	r6, r6
   12466:	e73b      	b.n	122e0 <__divdi3+0x14>
   12468:	4240      	negs	r0, r0
   1246a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1246e:	f04f 36ff 	mov.w	r6, #4294967295
   12472:	e732      	b.n	122da <__divdi3+0xe>
   12474:	fa04 f408 	lsl.w	r4, r4, r8
   12478:	f1c8 0720 	rsb	r7, r8, #32
   1247c:	fa35 f307 	lsrs.w	r3, r5, r7
   12480:	fa29 fa07 	lsr.w	sl, r9, r7
   12484:	0c27      	lsrs	r7, r4, #16
   12486:	fa09 fb08 	lsl.w	fp, r9, r8
   1248a:	4639      	mov	r1, r7
   1248c:	4650      	mov	r0, sl
   1248e:	ea43 020b 	orr.w	r2, r3, fp
   12492:	9202      	str	r2, [sp, #8]
   12494:	f7ff fc2c 	bl	11cf0 <__aeabi_uidiv>
   12498:	4639      	mov	r1, r7
   1249a:	fa1f f984 	uxth.w	r9, r4
   1249e:	4683      	mov	fp, r0
   124a0:	4650      	mov	r0, sl
   124a2:	f7ff fd53 	bl	11f4c <__aeabi_uidivmod>
   124a6:	9802      	ldr	r0, [sp, #8]
   124a8:	fb09 f20b 	mul.w	r2, r9, fp
   124ac:	0c03      	lsrs	r3, r0, #16
   124ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   124b2:	429a      	cmp	r2, r3
   124b4:	d904      	bls.n	124c0 <__divdi3+0x1f4>
   124b6:	191b      	adds	r3, r3, r4
   124b8:	f10b 3bff 	add.w	fp, fp, #4294967295
   124bc:	f0c0 80b1 	bcc.w	12622 <__divdi3+0x356>
   124c0:	1a9b      	subs	r3, r3, r2
   124c2:	4639      	mov	r1, r7
   124c4:	4618      	mov	r0, r3
   124c6:	9301      	str	r3, [sp, #4]
   124c8:	f7ff fc12 	bl	11cf0 <__aeabi_uidiv>
   124cc:	9901      	ldr	r1, [sp, #4]
   124ce:	4682      	mov	sl, r0
   124d0:	4608      	mov	r0, r1
   124d2:	4639      	mov	r1, r7
   124d4:	f7ff fd3a 	bl	11f4c <__aeabi_uidivmod>
   124d8:	f8dd c008 	ldr.w	ip, [sp, #8]
   124dc:	fb09 f30a 	mul.w	r3, r9, sl
   124e0:	fa1f f08c 	uxth.w	r0, ip
   124e4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   124e8:	4293      	cmp	r3, r2
   124ea:	d908      	bls.n	124fe <__divdi3+0x232>
   124ec:	1912      	adds	r2, r2, r4
   124ee:	f10a 3aff 	add.w	sl, sl, #4294967295
   124f2:	d204      	bcs.n	124fe <__divdi3+0x232>
   124f4:	4293      	cmp	r3, r2
   124f6:	bf84      	itt	hi
   124f8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   124fc:	1912      	addhi	r2, r2, r4
   124fe:	fa05 f508 	lsl.w	r5, r5, r8
   12502:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   12506:	ebc3 0802 	rsb	r8, r3, r2
   1250a:	f8cd e008 	str.w	lr, [sp, #8]
   1250e:	e759      	b.n	123c4 <__divdi3+0xf8>
   12510:	f1c7 0020 	rsb	r0, r7, #32
   12514:	fa03 fa07 	lsl.w	sl, r3, r7
   12518:	40c2      	lsrs	r2, r0
   1251a:	fa35 f300 	lsrs.w	r3, r5, r0
   1251e:	ea42 0b0a 	orr.w	fp, r2, sl
   12522:	fa21 f800 	lsr.w	r8, r1, r0
   12526:	fa01 f907 	lsl.w	r9, r1, r7
   1252a:	4640      	mov	r0, r8
   1252c:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   12530:	ea43 0109 	orr.w	r1, r3, r9
   12534:	9102      	str	r1, [sp, #8]
   12536:	4651      	mov	r1, sl
   12538:	fa1f f28b 	uxth.w	r2, fp
   1253c:	9203      	str	r2, [sp, #12]
   1253e:	f7ff fbd7 	bl	11cf0 <__aeabi_uidiv>
   12542:	4651      	mov	r1, sl
   12544:	4681      	mov	r9, r0
   12546:	4640      	mov	r0, r8
   12548:	f7ff fd00 	bl	11f4c <__aeabi_uidivmod>
   1254c:	9b03      	ldr	r3, [sp, #12]
   1254e:	f8dd c008 	ldr.w	ip, [sp, #8]
   12552:	fb03 f209 	mul.w	r2, r3, r9
   12556:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1255a:	fa14 f307 	lsls.w	r3, r4, r7
   1255e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   12562:	42a2      	cmp	r2, r4
   12564:	d904      	bls.n	12570 <__divdi3+0x2a4>
   12566:	eb14 040b 	adds.w	r4, r4, fp
   1256a:	f109 39ff 	add.w	r9, r9, #4294967295
   1256e:	d352      	bcc.n	12616 <__divdi3+0x34a>
   12570:	1aa4      	subs	r4, r4, r2
   12572:	4651      	mov	r1, sl
   12574:	4620      	mov	r0, r4
   12576:	9301      	str	r3, [sp, #4]
   12578:	f7ff fbba 	bl	11cf0 <__aeabi_uidiv>
   1257c:	4651      	mov	r1, sl
   1257e:	4680      	mov	r8, r0
   12580:	4620      	mov	r0, r4
   12582:	f7ff fce3 	bl	11f4c <__aeabi_uidivmod>
   12586:	9803      	ldr	r0, [sp, #12]
   12588:	f8dd c008 	ldr.w	ip, [sp, #8]
   1258c:	fb00 f208 	mul.w	r2, r0, r8
   12590:	fa1f f38c 	uxth.w	r3, ip
   12594:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   12598:	9b01      	ldr	r3, [sp, #4]
   1259a:	4282      	cmp	r2, r0
   1259c:	d904      	bls.n	125a8 <__divdi3+0x2dc>
   1259e:	eb10 000b 	adds.w	r0, r0, fp
   125a2:	f108 38ff 	add.w	r8, r8, #4294967295
   125a6:	d330      	bcc.n	1260a <__divdi3+0x33e>
   125a8:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   125ac:	fa1f fc83 	uxth.w	ip, r3
   125b0:	0c1b      	lsrs	r3, r3, #16
   125b2:	1a80      	subs	r0, r0, r2
   125b4:	fa1f fe88 	uxth.w	lr, r8
   125b8:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   125bc:	fb0c f90e 	mul.w	r9, ip, lr
   125c0:	fb0c fc0a 	mul.w	ip, ip, sl
   125c4:	fb03 c10e 	mla	r1, r3, lr, ip
   125c8:	fb03 f20a 	mul.w	r2, r3, sl
   125cc:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   125d0:	458c      	cmp	ip, r1
   125d2:	bf88      	it	hi
   125d4:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   125d8:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   125dc:	4570      	cmp	r0, lr
   125de:	d310      	bcc.n	12602 <__divdi3+0x336>
   125e0:	fa1f f989 	uxth.w	r9, r9
   125e4:	fa05 f707 	lsl.w	r7, r5, r7
   125e8:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   125ec:	bf14      	ite	ne
   125ee:	2200      	movne	r2, #0
   125f0:	2201      	moveq	r2, #1
   125f2:	4287      	cmp	r7, r0
   125f4:	bf2c      	ite	cs
   125f6:	2700      	movcs	r7, #0
   125f8:	f002 0701 	andcc.w	r7, r2, #1
   125fc:	2f00      	cmp	r7, #0
   125fe:	f43f aec4 	beq.w	1238a <__divdi3+0xbe>
   12602:	f108 38ff 	add.w	r8, r8, #4294967295
   12606:	2700      	movs	r7, #0
   12608:	e6bf      	b.n	1238a <__divdi3+0xbe>
   1260a:	4282      	cmp	r2, r0
   1260c:	bf84      	itt	hi
   1260e:	4458      	addhi	r0, fp
   12610:	f108 38ff 	addhi.w	r8, r8, #4294967295
   12614:	e7c8      	b.n	125a8 <__divdi3+0x2dc>
   12616:	42a2      	cmp	r2, r4
   12618:	bf84      	itt	hi
   1261a:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1261e:	445c      	addhi	r4, fp
   12620:	e7a6      	b.n	12570 <__divdi3+0x2a4>
   12622:	429a      	cmp	r2, r3
   12624:	bf84      	itt	hi
   12626:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1262a:	191b      	addhi	r3, r3, r4
   1262c:	e748      	b.n	124c0 <__divdi3+0x1f4>
   1262e:	bf00      	nop

00012630 <__udivdi3>:
   12630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12634:	460c      	mov	r4, r1
   12636:	b083      	sub	sp, #12
   12638:	4680      	mov	r8, r0
   1263a:	4616      	mov	r6, r2
   1263c:	4689      	mov	r9, r1
   1263e:	461f      	mov	r7, r3
   12640:	4615      	mov	r5, r2
   12642:	468a      	mov	sl, r1
   12644:	2b00      	cmp	r3, #0
   12646:	d14b      	bne.n	126e0 <__udivdi3+0xb0>
   12648:	428a      	cmp	r2, r1
   1264a:	d95c      	bls.n	12706 <__udivdi3+0xd6>
   1264c:	fab2 f382 	clz	r3, r2
   12650:	b15b      	cbz	r3, 1266a <__udivdi3+0x3a>
   12652:	f1c3 0020 	rsb	r0, r3, #32
   12656:	fa01 fa03 	lsl.w	sl, r1, r3
   1265a:	fa28 f200 	lsr.w	r2, r8, r0
   1265e:	fa16 f503 	lsls.w	r5, r6, r3
   12662:	fa08 f803 	lsl.w	r8, r8, r3
   12666:	ea42 0a0a 	orr.w	sl, r2, sl
   1266a:	0c2e      	lsrs	r6, r5, #16
   1266c:	4650      	mov	r0, sl
   1266e:	4631      	mov	r1, r6
   12670:	b2af      	uxth	r7, r5
   12672:	f7ff fb3d 	bl	11cf0 <__aeabi_uidiv>
   12676:	4631      	mov	r1, r6
   12678:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1267c:	4681      	mov	r9, r0
   1267e:	4650      	mov	r0, sl
   12680:	f7ff fc64 	bl	11f4c <__aeabi_uidivmod>
   12684:	fb07 f309 	mul.w	r3, r7, r9
   12688:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1268c:	4553      	cmp	r3, sl
   1268e:	d909      	bls.n	126a4 <__udivdi3+0x74>
   12690:	eb1a 0a05 	adds.w	sl, sl, r5
   12694:	f109 39ff 	add.w	r9, r9, #4294967295
   12698:	d204      	bcs.n	126a4 <__udivdi3+0x74>
   1269a:	4553      	cmp	r3, sl
   1269c:	bf84      	itt	hi
   1269e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   126a2:	44aa      	addhi	sl, r5
   126a4:	ebc3 0a0a 	rsb	sl, r3, sl
   126a8:	4631      	mov	r1, r6
   126aa:	4650      	mov	r0, sl
   126ac:	fa1f f888 	uxth.w	r8, r8
   126b0:	f7ff fb1e 	bl	11cf0 <__aeabi_uidiv>
   126b4:	4631      	mov	r1, r6
   126b6:	4604      	mov	r4, r0
   126b8:	4650      	mov	r0, sl
   126ba:	f7ff fc47 	bl	11f4c <__aeabi_uidivmod>
   126be:	fb07 f704 	mul.w	r7, r7, r4
   126c2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   126c6:	4547      	cmp	r7, r8
   126c8:	d906      	bls.n	126d8 <__udivdi3+0xa8>
   126ca:	3c01      	subs	r4, #1
   126cc:	eb18 0805 	adds.w	r8, r8, r5
   126d0:	d202      	bcs.n	126d8 <__udivdi3+0xa8>
   126d2:	4547      	cmp	r7, r8
   126d4:	bf88      	it	hi
   126d6:	3c01      	subhi	r4, #1
   126d8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   126dc:	2600      	movs	r6, #0
   126de:	e05c      	b.n	1279a <__udivdi3+0x16a>
   126e0:	428b      	cmp	r3, r1
   126e2:	d858      	bhi.n	12796 <__udivdi3+0x166>
   126e4:	fab3 f683 	clz	r6, r3
   126e8:	2e00      	cmp	r6, #0
   126ea:	d15b      	bne.n	127a4 <__udivdi3+0x174>
   126ec:	428b      	cmp	r3, r1
   126ee:	bf2c      	ite	cs
   126f0:	2200      	movcs	r2, #0
   126f2:	2201      	movcc	r2, #1
   126f4:	4285      	cmp	r5, r0
   126f6:	bf8c      	ite	hi
   126f8:	4615      	movhi	r5, r2
   126fa:	f042 0501 	orrls.w	r5, r2, #1
   126fe:	2d00      	cmp	r5, #0
   12700:	d049      	beq.n	12796 <__udivdi3+0x166>
   12702:	2401      	movs	r4, #1
   12704:	e049      	b.n	1279a <__udivdi3+0x16a>
   12706:	b922      	cbnz	r2, 12712 <__udivdi3+0xe2>
   12708:	4611      	mov	r1, r2
   1270a:	2001      	movs	r0, #1
   1270c:	f7ff faf0 	bl	11cf0 <__aeabi_uidiv>
   12710:	4605      	mov	r5, r0
   12712:	fab5 f685 	clz	r6, r5
   12716:	2e00      	cmp	r6, #0
   12718:	f040 80ba 	bne.w	12890 <__udivdi3+0x260>
   1271c:	1b64      	subs	r4, r4, r5
   1271e:	0c2f      	lsrs	r7, r5, #16
   12720:	fa1f fa85 	uxth.w	sl, r5
   12724:	2601      	movs	r6, #1
   12726:	4639      	mov	r1, r7
   12728:	4620      	mov	r0, r4
   1272a:	f7ff fae1 	bl	11cf0 <__aeabi_uidiv>
   1272e:	4639      	mov	r1, r7
   12730:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   12734:	4681      	mov	r9, r0
   12736:	4620      	mov	r0, r4
   12738:	f7ff fc08 	bl	11f4c <__aeabi_uidivmod>
   1273c:	fb0a f309 	mul.w	r3, sl, r9
   12740:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   12744:	455b      	cmp	r3, fp
   12746:	d909      	bls.n	1275c <__udivdi3+0x12c>
   12748:	eb1b 0b05 	adds.w	fp, fp, r5
   1274c:	f109 39ff 	add.w	r9, r9, #4294967295
   12750:	d204      	bcs.n	1275c <__udivdi3+0x12c>
   12752:	455b      	cmp	r3, fp
   12754:	bf84      	itt	hi
   12756:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1275a:	44ab      	addhi	fp, r5
   1275c:	ebc3 0b0b 	rsb	fp, r3, fp
   12760:	4639      	mov	r1, r7
   12762:	4658      	mov	r0, fp
   12764:	fa1f f888 	uxth.w	r8, r8
   12768:	f7ff fac2 	bl	11cf0 <__aeabi_uidiv>
   1276c:	4639      	mov	r1, r7
   1276e:	4604      	mov	r4, r0
   12770:	4658      	mov	r0, fp
   12772:	f7ff fbeb 	bl	11f4c <__aeabi_uidivmod>
   12776:	fb0a fa04 	mul.w	sl, sl, r4
   1277a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1277e:	45c2      	cmp	sl, r8
   12780:	d906      	bls.n	12790 <__udivdi3+0x160>
   12782:	3c01      	subs	r4, #1
   12784:	eb18 0805 	adds.w	r8, r8, r5
   12788:	d202      	bcs.n	12790 <__udivdi3+0x160>
   1278a:	45c2      	cmp	sl, r8
   1278c:	bf88      	it	hi
   1278e:	3c01      	subhi	r4, #1
   12790:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12794:	e001      	b.n	1279a <__udivdi3+0x16a>
   12796:	2600      	movs	r6, #0
   12798:	4634      	mov	r4, r6
   1279a:	4631      	mov	r1, r6
   1279c:	4620      	mov	r0, r4
   1279e:	b003      	add	sp, #12
   127a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127a4:	f1c6 0020 	rsb	r0, r6, #32
   127a8:	40b3      	lsls	r3, r6
   127aa:	fa32 f700 	lsrs.w	r7, r2, r0
   127ae:	fa21 fb00 	lsr.w	fp, r1, r0
   127b2:	431f      	orrs	r7, r3
   127b4:	fa14 f206 	lsls.w	r2, r4, r6
   127b8:	fa28 f100 	lsr.w	r1, r8, r0
   127bc:	4658      	mov	r0, fp
   127be:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   127c2:	4311      	orrs	r1, r2
   127c4:	9100      	str	r1, [sp, #0]
   127c6:	4651      	mov	r1, sl
   127c8:	b2bb      	uxth	r3, r7
   127ca:	9301      	str	r3, [sp, #4]
   127cc:	f7ff fa90 	bl	11cf0 <__aeabi_uidiv>
   127d0:	4651      	mov	r1, sl
   127d2:	40b5      	lsls	r5, r6
   127d4:	4681      	mov	r9, r0
   127d6:	4658      	mov	r0, fp
   127d8:	f7ff fbb8 	bl	11f4c <__aeabi_uidivmod>
   127dc:	9c01      	ldr	r4, [sp, #4]
   127de:	9800      	ldr	r0, [sp, #0]
   127e0:	fb04 f309 	mul.w	r3, r4, r9
   127e4:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   127e8:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   127ec:	455b      	cmp	r3, fp
   127ee:	d905      	bls.n	127fc <__udivdi3+0x1cc>
   127f0:	eb1b 0b07 	adds.w	fp, fp, r7
   127f4:	f109 39ff 	add.w	r9, r9, #4294967295
   127f8:	f0c0 808e 	bcc.w	12918 <__udivdi3+0x2e8>
   127fc:	ebc3 0b0b 	rsb	fp, r3, fp
   12800:	4651      	mov	r1, sl
   12802:	4658      	mov	r0, fp
   12804:	f7ff fa74 	bl	11cf0 <__aeabi_uidiv>
   12808:	4651      	mov	r1, sl
   1280a:	4604      	mov	r4, r0
   1280c:	4658      	mov	r0, fp
   1280e:	f7ff fb9d 	bl	11f4c <__aeabi_uidivmod>
   12812:	9801      	ldr	r0, [sp, #4]
   12814:	9a00      	ldr	r2, [sp, #0]
   12816:	fb00 f304 	mul.w	r3, r0, r4
   1281a:	fa1f fc82 	uxth.w	ip, r2
   1281e:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   12822:	4293      	cmp	r3, r2
   12824:	d906      	bls.n	12834 <__udivdi3+0x204>
   12826:	3c01      	subs	r4, #1
   12828:	19d2      	adds	r2, r2, r7
   1282a:	d203      	bcs.n	12834 <__udivdi3+0x204>
   1282c:	4293      	cmp	r3, r2
   1282e:	d901      	bls.n	12834 <__udivdi3+0x204>
   12830:	19d2      	adds	r2, r2, r7
   12832:	3c01      	subs	r4, #1
   12834:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12838:	b2a8      	uxth	r0, r5
   1283a:	1ad2      	subs	r2, r2, r3
   1283c:	0c2d      	lsrs	r5, r5, #16
   1283e:	fa1f fc84 	uxth.w	ip, r4
   12842:	0c23      	lsrs	r3, r4, #16
   12844:	fb00 f70c 	mul.w	r7, r0, ip
   12848:	fb00 fe03 	mul.w	lr, r0, r3
   1284c:	fb05 e10c 	mla	r1, r5, ip, lr
   12850:	fb05 f503 	mul.w	r5, r5, r3
   12854:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   12858:	458e      	cmp	lr, r1
   1285a:	bf88      	it	hi
   1285c:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   12860:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   12864:	42aa      	cmp	r2, r5
   12866:	d310      	bcc.n	1288a <__udivdi3+0x25a>
   12868:	b2bf      	uxth	r7, r7
   1286a:	fa08 f606 	lsl.w	r6, r8, r6
   1286e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   12872:	bf14      	ite	ne
   12874:	f04f 0e00 	movne.w	lr, #0
   12878:	f04f 0e01 	moveq.w	lr, #1
   1287c:	4296      	cmp	r6, r2
   1287e:	bf2c      	ite	cs
   12880:	2600      	movcs	r6, #0
   12882:	f00e 0601 	andcc.w	r6, lr, #1
   12886:	2e00      	cmp	r6, #0
   12888:	d087      	beq.n	1279a <__udivdi3+0x16a>
   1288a:	3c01      	subs	r4, #1
   1288c:	2600      	movs	r6, #0
   1288e:	e784      	b.n	1279a <__udivdi3+0x16a>
   12890:	40b5      	lsls	r5, r6
   12892:	f1c6 0120 	rsb	r1, r6, #32
   12896:	fa24 f901 	lsr.w	r9, r4, r1
   1289a:	fa28 f201 	lsr.w	r2, r8, r1
   1289e:	0c2f      	lsrs	r7, r5, #16
   128a0:	40b4      	lsls	r4, r6
   128a2:	4639      	mov	r1, r7
   128a4:	4648      	mov	r0, r9
   128a6:	4322      	orrs	r2, r4
   128a8:	9200      	str	r2, [sp, #0]
   128aa:	f7ff fa21 	bl	11cf0 <__aeabi_uidiv>
   128ae:	4639      	mov	r1, r7
   128b0:	fa1f fa85 	uxth.w	sl, r5
   128b4:	4683      	mov	fp, r0
   128b6:	4648      	mov	r0, r9
   128b8:	f7ff fb48 	bl	11f4c <__aeabi_uidivmod>
   128bc:	9b00      	ldr	r3, [sp, #0]
   128be:	0c1a      	lsrs	r2, r3, #16
   128c0:	fb0a f30b 	mul.w	r3, sl, fp
   128c4:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   128c8:	42a3      	cmp	r3, r4
   128ca:	d903      	bls.n	128d4 <__udivdi3+0x2a4>
   128cc:	1964      	adds	r4, r4, r5
   128ce:	f10b 3bff 	add.w	fp, fp, #4294967295
   128d2:	d327      	bcc.n	12924 <__udivdi3+0x2f4>
   128d4:	1ae4      	subs	r4, r4, r3
   128d6:	4639      	mov	r1, r7
   128d8:	4620      	mov	r0, r4
   128da:	f7ff fa09 	bl	11cf0 <__aeabi_uidiv>
   128de:	4639      	mov	r1, r7
   128e0:	4681      	mov	r9, r0
   128e2:	4620      	mov	r0, r4
   128e4:	f7ff fb32 	bl	11f4c <__aeabi_uidivmod>
   128e8:	9800      	ldr	r0, [sp, #0]
   128ea:	fb0a f309 	mul.w	r3, sl, r9
   128ee:	fa1f fc80 	uxth.w	ip, r0
   128f2:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   128f6:	42a3      	cmp	r3, r4
   128f8:	d908      	bls.n	1290c <__udivdi3+0x2dc>
   128fa:	1964      	adds	r4, r4, r5
   128fc:	f109 39ff 	add.w	r9, r9, #4294967295
   12900:	d204      	bcs.n	1290c <__udivdi3+0x2dc>
   12902:	42a3      	cmp	r3, r4
   12904:	bf84      	itt	hi
   12906:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1290a:	1964      	addhi	r4, r4, r5
   1290c:	fa08 f806 	lsl.w	r8, r8, r6
   12910:	1ae4      	subs	r4, r4, r3
   12912:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   12916:	e706      	b.n	12726 <__udivdi3+0xf6>
   12918:	455b      	cmp	r3, fp
   1291a:	bf84      	itt	hi
   1291c:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12920:	44bb      	addhi	fp, r7
   12922:	e76b      	b.n	127fc <__udivdi3+0x1cc>
   12924:	42a3      	cmp	r3, r4
   12926:	bf84      	itt	hi
   12928:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1292c:	1964      	addhi	r4, r4, r5
   1292e:	e7d1      	b.n	128d4 <__udivdi3+0x2a4>
   12930:	44434441 	.word	0x44434441
   12934:	63657269 	.word	0x63657269
   12938:	706e4974 	.word	0x706e4974
   1293c:	305f7475 	.word	0x305f7475
   12940:	00000000 	.word	0x00000000
   12944:	25206425 	.word	0x25206425
   12948:	64252064 	.word	0x64252064
   1294c:	20642520 	.word	0x20642520
   12950:	25206425 	.word	0x25206425
   12954:	00000064 	.word	0x00000064
   12958:	58796f4a 	.word	0x58796f4a
   1295c:	3425203a 	.word	0x3425203a
   12960:	4a202c64 	.word	0x4a202c64
   12964:	3a59796f 	.word	0x3a59796f
   12968:	64342520 	.word	0x64342520
   1296c:	5843202c 	.word	0x5843202c
   12970:	3425203a 	.word	0x3425203a
   12974:	43202c64 	.word	0x43202c64
   12978:	25203a59 	.word	0x25203a59
   1297c:	202c6434 	.word	0x202c6434
   12980:	65726946 	.word	0x65726946
   12984:	6425203a 	.word	0x6425203a
   12988:	7453202c 	.word	0x7453202c
   1298c:	3a747261 	.word	0x3a747261
   12990:	2c642520 	.word	0x2c642520
   12994:	6e615220 	.word	0x6e615220
   12998:	203a6567 	.word	0x203a6567
   1299c:	0d0a6425 	.word	0x0d0a6425
   129a0:	00000000 	.word	0x00000000
   129a4:	64342540 	.word	0x64342540
   129a8:	64342520 	.word	0x64342520
   129ac:	64342520 	.word	0x64342520
   129b0:	64342520 	.word	0x64342520
   129b4:	00000000 	.word	0x00000000
   129b8:	00632540 	.word	0x00632540

000129bc <g_ace_current_resistors>:
   129bc:	00010001 00010001                       ........

000129c4 <g_ace_external_varef_used>:
   129c4:	00000000                                ....

000129c8 <g_ace_channel_0_name>:
   129c8:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
   129d8:	00000000                                ....

000129dc <g_ace_ppe_transforms_desc_table>:
   129dc:	00110010 00004000                       .....@..

000129e4 <g_ace_sse_proc_0_name>:
   129e4:	30434441 49414d5f 0000004e              ADC0_MAIN...

000129f0 <g_ace_sse_proc_0_sequence>:
   129f0:	16021705 00001200                       ........

000129f8 <g_ace_sse_proc_1_name>:
   129f8:	31434441 49414d5f 0000004e              ADC1_MAIN...

00012a04 <g_ace_sse_proc_1_sequence>:
   12a04:	26022705 24ca2551 23ff0000 23ff0000     .'.&Q%.$...#...#
   12a14:	23ff0000 23ff0000 23ff0000 23a30000     ...#...#...#...#
   12a24:	20050000                                ... 

00012a28 <g_config_reg_lut>:
   12a28:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   12a38:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   12a48:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   12a58:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   12a68:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   12a78:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   12a88:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   12a98:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00012aa8 <g_gpio_irqn_lut>:
   12aa8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   12ab8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   12ac8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   12ad8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

00012ae8 <channel_type_lut>:
   12ae8:	01000000 01000002 00000002 00ffff00     ................
   12af8:	01000000 01000002 00000002 00ffff00     ................
   12b08:	01000000 ffffff02 000000ff 00ffff00     ................

00012b18 <channel_quad_lut>:
   12b18:	000000ff 01010100 ffffff01 ffffffff     ................
   12b28:	020202ff 03030302 ffffff03 ffffffff     ................
   12b38:	040404ff ffffff04 ffffffff ffffffff     ................

00012b48 <abps_channel_lut>:
   12b48:	ff0000ff ff0101ff ffffffff ffffffff     ................
   12b58:	ff0202ff ff0303ff ffffffff ffffffff     ................
   12b68:	ff0404ff ffffffff ffffffff ffffffff     ................

00012b78 <abps_idx_lut>:
   12b78:	ff0100ff ff0302ff ffffffff ffffffff     ................
   12b88:	ff0504ff ff0706ff ffffffff ffffffff     ................
   12b98:	ff0908ff ffffffff ffffffff ffffffff     ................

00012ba8 <apbs_gain_lut>:
   12ba8:	0204080c                                ....

00012bac <apbs_range>:
   12bac:	28003c00 0a001400                       .<.(....

00012bb4 <sse_pc_ctrl_lut>:
   12bb4:	40020048 40020088 400200c8              H..@...@...@

00012bc0 <sse_pc_lo_lut>:
   12bc0:	40020040 40020080 400200c0              @..@...@...@

00012bcc <sse_pc_hi_lut>:
   12bcc:	40020044 40020084 400200c4              D..@...@...@

00012bd8 <p_mtd_data>:
   12bd8:	60080010                                ...`

00012bdc <C.24.3275>:
   12bdc:	02010006 02010003 04040403 05060604     ................

00012bec <C.36.3339>:
	...
   12c14:	00000001 00000002 00000003 00000000     ................
	...

00012c2c <C.18.3185>:
   12c2c:	40004000 00000000                       .@.@....

00012c34 <adc_status_reg_lut>:
   12c34:	40021000 40021004 40021008              ...@...@...@

00012c40 <dac_ctrl_reg_lut>:
   12c40:	40020060 400200a0 400200e0              `..@...@...@

00012c4c <dac_enable_masks_lut>:
   12c4c:	00000010 00000020 00000040              .... ...@...

00012c58 <dac_byte01_reg_lut>:
   12c58:	40020500 40020504 40020508              ...@...@...@

00012c64 <dac_byte2_reg_lut>:
   12c64:	4002006c 400200ac 400200ec              l..@...@...@

00012c70 <p_mtd_data>:
   12c70:	60080010                                ...`

00012c74 <comp_id_2_scb_lut>:
   12c74:	01010000 03030202 00000404              ............

00012c80 <C.18.3510>:
   12c80:	00040200 642f2e2e 65766972 432f7372     ....../drivers/C
   12c90:	5565726f 61545241 632f6270 5f65726f     oreUARTapb/core_
   12ca0:	74726175 6270615f 0000632e              uart_apb.c..

00012cac <g_pwm_id_mask_lut>:
   12cac:	04020100 40201008 04020180 40201008     ...... @...... @
   12cbc:	00000080                                ....

00012cc0 <g_pwm_tach_id_mask_lut>:
   12cc0:	00010000 00040002 00100008 00400020     ............ .@.
   12cd0:	01000080 04000200 10000800 40002000     ............. .@
   12ce0:	00008000                                ....

00012ce4 <g_pwm_posedge_offset_lut>:
   12ce4:	00000000 00000010 00000018 00000020     ............ ...
   12cf4:	00000028 00000030 00000038 00000040     (...0...8...@...
   12d04:	00000048 00000050 00000058 00000060     H...P...X...`...
   12d14:	00000068 00000070 00000078 00000080     h...p...x.......
   12d24:	00000088                                ....

00012d28 <g_pwm_negedge_offset_lut>:
   12d28:	00000000 00000014 0000001c 00000024     ............$...
   12d38:	0000002c 00000034 0000003c 00000044     ,...4...<...D...
   12d48:	0000004c 00000054 0000005c 00000064     L...T...\...d...
   12d58:	0000006c 00000074 0000007c 00000084     l...t...|.......
   12d68:	0000008c                                ....

00012d6c <g_tachpulsedur_offset_lut>:
   12d6c:	00000000 000000a4 000000a8 000000ac     ................
   12d7c:	000000b0 000000b4 000000b8 000000bc     ................
   12d8c:	000000c0 000000c4 000000c8 000000cc     ................
   12d9c:	000000d0 000000d4 000000d8 000000dc     ................
   12dac:	000000e0 642f2e2e 65766972 432f7372     ....../drivers/C
   12dbc:	5065726f 632f4d57 5f65726f 2e6d7770     orePWM/core_pwm.
   12dcc:	00000063                                c...

00012dd0 <C.18.2576>:
   12dd0:	00000001 00000002 00000004 00000001     ................
   12de0:	70616548 646e6120 61747320 63206b63     Heap and stack c
   12df0:	696c6c6f 6e6f6973 0000000a              ollision....

00012dfc <_global_impure_ptr>:
   12dfc:	20000070 00000043                       p.. C...

00012e04 <blanks.3595>:
   12e04:	20202020 20202020 20202020 20202020                     

00012e14 <zeroes.3596>:
   12e14:	30303030 30303030 30303030 30303030     0000000000000000
   12e24:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   12e34:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   12e44:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   12e54:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   12e64:	00000030                                0...

00012e68 <basefix.3536>:
   12e68:	0001000a 00030002 00050004 00070006     ................
   12e78:	00090008 000b000a 000d000c 000f000e     ................
   12e88:	00000010 646c2565 00000000              ....e%ld....

00012e94 <blanks.3577>:
   12e94:	20202020 20202020 20202020 20202020                     

00012ea4 <zeroes.3578>:
   12ea4:	30303030 30303030 30303030 30303030     0000000000000000

00012eb4 <_ctype_>:
   12eb4:	20202000 20202020 28282020 20282828     .         ((((( 
   12ec4:	20202020 20202020 20202020 20202020                     
   12ed4:	10108820 10101010 10101010 10101010      ...............
   12ee4:	04040410 04040404 10040404 10101010     ................
   12ef4:	41411010 41414141 01010101 01010101     ..AAAAAA........
   12f04:	01010101 01010101 01010101 10101010     ................
   12f14:	42421010 42424242 02020202 02020202     ..BBBBBB........
   12f24:	02020202 02020202 02020202 10101010     ................
   12f34:	00000020 00000000 00000000 00000000      ...............
	...
   12fb8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00012fc8 <__sf_fake_stdin>:
	...

00012fe8 <__sf_fake_stdout>:
	...

00013008 <__sf_fake_stderr>:
	...

00013028 <charset>:
   13028:	00013060                                `0..

0001302c <lconv>:
   1302c:	0001305c 00012e34 00012e34 00012e34     \0..4...4...4...
   1303c:	00012e34 00012e34 00012e34 00012e34     4...4...4...4...
   1304c:	00012e34 00012e34 ffffffff ffffffff     4...4...........
   1305c:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
   1306c:	00000000                                ....

00013070 <__mprec_tens>:
   13070:	00000000 3ff00000 00000000 40240000     .......?......$@
   13080:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   13090:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   130a0:	00000000 412e8480 00000000 416312d0     .......A......cA
   130b0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   130c0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   130d0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   130e0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   130f0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   13100:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   13110:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   13120:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   13130:	79d99db4 44ea7843                       ...yCx.D

00013138 <p05.2463>:
   13138:	00000005 00000019 0000007d 00000000     ........}.......

00013148 <__mprec_bigtens>:
   13148:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   13158:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   13168:	7f73bf3c 75154fdd                       <.s..O.u

00013170 <__mprec_tinytens>:
   13170:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   13180:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   13190:	64ac6f43 0ac80628                       Co.d(...

00013198 <tinytens>:
   13198:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   131a8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   131b8:	64ac6f43 0e180628 0000666e 74696e69     Co.d(...nf..init
   131c8:	00000079 00006e61 44434241 00004645     y...an..ABCDEF..
   131d8:	64636261 00006665 33323130 37363534     abcdef..01234567
   131e8:	00003938                                89..

000131ec <_init>:
   131ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   131ee:	bf00      	nop
   131f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   131f2:	bc08      	pop	{r3}
   131f4:	469e      	mov	lr, r3
   131f6:	4770      	bx	lr

000131f8 <_fini>:
   131f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   131fa:	bf00      	nop
   131fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   131fe:	bc08      	pop	{r3}
   13200:	469e      	mov	lr, r3
   13202:	4770      	bx	lr

00013204 <__frame_dummy_init_array_entry>:
   13204:	0485 0000                                   ....

00013208 <__do_global_dtors_aux_fini_array_entry>:
   13208:	0471 0000                                   q...
