#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x557282855820 .scope module, "test" "test" 2 2;
 .timescale -9 -10;
v0x55728287e780_0 .var "clk", 0 0;
v0x55728287e890_0 .var "data", 0 0;
v0x55728287e9a0_0 .net "not_q", 0 0, L_0x55728287f920;  1 drivers
v0x55728287ea40_0 .net "q", 0 0, L_0x55728287f7f0;  1 drivers
S_0x557282853e80 .scope module, "d_ff_1" "d_ff" 2 13, 3 3 0, S_0x557282855820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "not_q";
L_0x55728287f1b0 .functor NOT 1, v0x55728287e780_0, C4<0>, C4<0>, C4<0>;
v0x55728287e2f0_0 .net "bridge", 0 0, L_0x55728287ef00;  1 drivers
v0x55728287e390_0 .net "clk", 0 0, v0x55728287e780_0;  1 drivers
v0x55728287e450_0 .net "data", 0 0, v0x55728287e890_0;  1 drivers
v0x55728287e550_0 .net "not_q", 0 0, L_0x55728287f920;  alias, 1 drivers
v0x55728287e640_0 .net "q", 0 0, L_0x55728287f7f0;  alias, 1 drivers
S_0x5572828544c0 .scope module, "master" "d_latch" 3 7, 4 3 0, S_0x557282853e80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "not_q";
L_0x55728287eae0 .functor NOT 1, v0x55728287e890_0, C4<0>, C4<0>, C4<0>;
L_0x55728287eb50 .functor AND 1, L_0x55728287eae0, L_0x55728287f1b0, C4<1>, C4<1>;
L_0x55728287ec60 .functor AND 1, v0x55728287e890_0, L_0x55728287f1b0, C4<1>, C4<1>;
v0x55728287cb50_0 .net *"_ivl_0", 0 0, L_0x55728287eae0;  1 drivers
v0x55728287cc50_0 .net "data", 0 0, v0x55728287e890_0;  alias, 1 drivers
v0x55728287cd10_0 .net "enable", 0 0, L_0x55728287f1b0;  1 drivers
v0x55728287cdb0_0 .net "not_q", 0 0, L_0x55728287f0b0;  1 drivers
v0x55728287ce50_0 .net "q", 0 0, L_0x55728287ef00;  alias, 1 drivers
v0x55728287cf40_0 .net "reset", 0 0, L_0x55728287eb50;  1 drivers
v0x55728287cfe0_0 .net "set", 0 0, L_0x55728287ec60;  1 drivers
S_0x557282854c80 .scope module, "sr_1" "sr" 4 9, 5 2 0, S_0x5572828544c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "not_q";
L_0x55728287ed20 .functor BUFZ 1, L_0x55728287ef00, C4<0>, C4<0>, C4<0>;
L_0x55728287edb0 .functor BUFZ 1, L_0x55728287f0b0, C4<0>, C4<0>, C4<0>;
L_0x55728287ee40 .functor OR 1, L_0x55728287eb50, L_0x55728287edb0, C4<0>, C4<0>;
L_0x55728287ef00 .functor NOT 1, L_0x55728287ee40, C4<0>, C4<0>, C4<0>;
L_0x55728287eff0 .functor OR 1, L_0x55728287ec60, L_0x55728287ed20, C4<0>, C4<0>;
L_0x55728287f0b0 .functor NOT 1, L_0x55728287eff0, C4<0>, C4<0>, C4<0>;
v0x557282853560_0 .net *"_ivl_4", 0 0, L_0x55728287ee40;  1 drivers
v0x55728287c540_0 .net *"_ivl_8", 0 0, L_0x55728287eff0;  1 drivers
v0x55728287c620_0 .net "a", 0 0, L_0x55728287edb0;  1 drivers
v0x55728287c6c0_0 .net "b", 0 0, L_0x55728287ed20;  1 drivers
v0x55728287c780_0 .net "not_q", 0 0, L_0x55728287f0b0;  alias, 1 drivers
v0x55728287c890_0 .net "q", 0 0, L_0x55728287ef00;  alias, 1 drivers
v0x55728287c950_0 .net "reset", 0 0, L_0x55728287eb50;  alias, 1 drivers
v0x55728287ca10_0 .net "set", 0 0, L_0x55728287ec60;  alias, 1 drivers
S_0x55728287d0b0 .scope module, "slave" "d_latch" 3 8, 4 3 0, S_0x557282853e80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "not_q";
L_0x55728287f260 .functor NOT 1, L_0x55728287ef00, C4<0>, C4<0>, C4<0>;
L_0x55728287f2f0 .functor AND 1, L_0x55728287f260, v0x55728287e780_0, C4<1>, C4<1>;
L_0x55728287f4b0 .functor AND 1, L_0x55728287ef00, v0x55728287e780_0, C4<1>, C4<1>;
v0x55728287dce0_0 .net *"_ivl_0", 0 0, L_0x55728287f260;  1 drivers
v0x55728287dde0_0 .net "data", 0 0, L_0x55728287ef00;  alias, 1 drivers
v0x55728287def0_0 .net "enable", 0 0, v0x55728287e780_0;  alias, 1 drivers
v0x55728287df90_0 .net "not_q", 0 0, L_0x55728287f920;  alias, 1 drivers
v0x55728287e030_0 .net "q", 0 0, L_0x55728287f7f0;  alias, 1 drivers
v0x55728287e120_0 .net "reset", 0 0, L_0x55728287f2f0;  1 drivers
v0x55728287e1f0_0 .net "set", 0 0, L_0x55728287f4b0;  1 drivers
S_0x55728287d320 .scope module, "sr_1" "sr" 4 9, 5 2 0, S_0x55728287d0b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "not_q";
L_0x55728287f540 .functor BUFZ 1, L_0x55728287f7f0, C4<0>, C4<0>, C4<0>;
L_0x55728287f660 .functor BUFZ 1, L_0x55728287f920, C4<0>, C4<0>, C4<0>;
L_0x55728287f780 .functor OR 1, L_0x55728287f2f0, L_0x55728287f660, C4<0>, C4<0>;
L_0x55728287f7f0 .functor NOT 1, L_0x55728287f780, C4<0>, C4<0>, C4<0>;
L_0x55728287f860 .functor OR 1, L_0x55728287f4b0, L_0x55728287f540, C4<0>, C4<0>;
L_0x55728287f920 .functor NOT 1, L_0x55728287f860, C4<0>, C4<0>, C4<0>;
v0x55728287d5a0_0 .net *"_ivl_4", 0 0, L_0x55728287f780;  1 drivers
v0x55728287d6a0_0 .net *"_ivl_8", 0 0, L_0x55728287f860;  1 drivers
v0x55728287d780_0 .net "a", 0 0, L_0x55728287f660;  1 drivers
v0x55728287d850_0 .net "b", 0 0, L_0x55728287f540;  1 drivers
v0x55728287d910_0 .net "not_q", 0 0, L_0x55728287f920;  alias, 1 drivers
v0x55728287da20_0 .net "q", 0 0, L_0x55728287f7f0;  alias, 1 drivers
v0x55728287dae0_0 .net "reset", 0 0, L_0x55728287f2f0;  alias, 1 drivers
v0x55728287dba0_0 .net "set", 0 0, L_0x55728287f4b0;  alias, 1 drivers
    .scope S_0x557282855820;
T_0 ;
    %delay 10, 0;
    %load/vec4 v0x55728287e780_0;
    %inv;
    %store/vec4 v0x55728287e780_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557282855820;
T_1 ;
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$display", "Test started" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728287e780_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728287e890_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728287e890_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728287e890_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728287e890_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_d-ff.v";
    "d-ff.v";
    "d-latch.v";
    "sr.v";
