
*** Running vivado
    with args -log tb_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_filter.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tb_filter.tcl -notrace
Command: synth_design -top tb_filter -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37744 
WARNING: [Synth 8-976] sharp_R has already been declared [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:30]
WARNING: [Synth 8-2654] second declaration of sharp_R ignored [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:30]
INFO: [Synth 8-994] sharp_R is declared here [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:26]
INFO: [Synth 8-994] blur_R is declared here [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:26]
WARNING: [Synth 8-976] sharp_G has already been declared [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:31]
WARNING: [Synth 8-2654] second declaration of sharp_G ignored [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:31]
INFO: [Synth 8-994] sharp_G is declared here [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:27]
INFO: [Synth 8-994] blur_G is declared here [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:27]
WARNING: [Synth 8-976] sharp_B has already been declared [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:32]
WARNING: [Synth 8-2654] second declaration of sharp_B ignored [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:32]
INFO: [Synth 8-994] sharp_B is declared here [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:28]
INFO: [Synth 8-994] blur_B is declared here [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:28]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 500.547 ; gain = 192.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_filter' [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/tb_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'filter' [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:3]
WARNING: [Synth 8-5788] Register lastcell_reg in module filter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:165]
INFO: [Synth 8-6155] done synthesizing module 'filter' (1#1) [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tb_filter' (2#1) [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/tb_filter.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 544.750 ; gain = 236.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 544.750 ; gain = 236.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 544.750 ; gain = 236.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:46]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:46]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:65]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:63]
DSP Debug: swapped A/B pins for adder 00000258A40D2690
DSP Debug: swapped A/B pins for adder 00000258A40D2990
DSP Debug: swapped A/B pins for adder 00000258A40D22D0
DSP Debug: swapped A/B pins for adder 00000258A40D2BD0
DSP Debug: swapped A/B pins for adder 00000258A40D24B0
DSP Debug: swapped A/B pins for adder 00000258A40D2810
DSP Debug: swapped A/B pins for adder 00000258AAA89E70
DSP Debug: swapped A/B pins for adder 00000258A40D2D50
DSP Debug: swapped A/B pins for adder 00000258A40D2090
DSP Debug: swapped A/B pins for adder 00000258A3DB2C90
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 618.070 ; gain = 309.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 5     
	   5 Input      6 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 10    
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 5x32  Multipliers := 10    
	                 6x32  Multipliers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  24 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tb_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 1     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 5     
	   5 Input      6 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 10    
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 5x32  Multipliers := 10    
	                 6x32  Multipliers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:46]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:46]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:65]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:65]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:63]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:63]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:88]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:86]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v:84]
DSP Debug: swapped A/B pins for adder 00000258B2FA8300
DSP Debug: swapped A/B pins for adder 00000258A5825DF0
DSP Debug: swapped A/B pins for adder 00000258B2ABE260
DSP Debug: swapped A/B pins for adder 00000258A583D670
DSP Debug: swapped A/B pins for adder 00000258B2A36720
DSP Debug: swapped A/B pins for adder 00000258B305F340
DSP Report: Generating DSP edge_B3, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator edge_B3 is absorbed into DSP edge_B3.
DSP Report: operator edge_B3 is absorbed into DSP edge_B3.
DSP Report: Generating DSP edge_B3, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator edge_B3 is absorbed into DSP edge_B3.
DSP Report: operator last_1_sharp_B3 is absorbed into DSP edge_B3.
DSP Report: Generating DSP edge_B6, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: Generating DSP edge_B6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: Generating DSP edge_B6, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: Generating DSP edge_B6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: operator edge_B6 is absorbed into DSP edge_B6.
DSP Report: Generating DSP edge_B4, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator edge_B4 is absorbed into DSP edge_B4.
DSP Report: operator edge_B4 is absorbed into DSP edge_B4.
DSP Report: Generating DSP edge_B4, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator edge_B4 is absorbed into DSP edge_B4.
DSP Report: operator edge_B4 is absorbed into DSP edge_B4.
DSP Report: Generating DSP edge_G4, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator edge_G4 is absorbed into DSP edge_G4.
DSP Report: operator edge_G4 is absorbed into DSP edge_G4.
DSP Report: Generating DSP edge_G4, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator edge_G4 is absorbed into DSP edge_G4.
DSP Report: operator edge_G4 is absorbed into DSP edge_G4.
DSP Report: Generating DSP edge_G3, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator edge_G3 is absorbed into DSP edge_G3.
DSP Report: operator edge_G3 is absorbed into DSP edge_G3.
DSP Report: Generating DSP edge_G3, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator edge_G3 is absorbed into DSP edge_G3.
DSP Report: operator last_1_sharp_G3 is absorbed into DSP edge_G3.
DSP Report: Generating DSP edge_G6, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: Generating DSP edge_G6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: Generating DSP edge_G6, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: Generating DSP edge_G6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: operator edge_G6 is absorbed into DSP edge_G6.
DSP Report: Generating DSP edge_R3, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator edge_R3 is absorbed into DSP edge_R3.
DSP Report: operator edge_R3 is absorbed into DSP edge_R3.
DSP Report: Generating DSP edge_R3, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator edge_R3 is absorbed into DSP edge_R3.
DSP Report: operator last_1_sharp_R3 is absorbed into DSP edge_R3.
DSP Report: Generating DSP edge_R6, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: Generating DSP edge_R6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: Generating DSP edge_R6, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: Generating DSP edge_R6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: operator edge_R6 is absorbed into DSP edge_R6.
DSP Report: Generating DSP edge_R4, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator edge_R4 is absorbed into DSP edge_R4.
DSP Report: operator edge_R4 is absorbed into DSP edge_R4.
DSP Report: Generating DSP edge_R4, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator edge_R4 is absorbed into DSP edge_R4.
DSP Report: operator edge_R4 is absorbed into DSP edge_R4.
DSP Report: Generating DSP last_1_sharp_B3, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator last_1_sharp_B3 is absorbed into DSP last_1_sharp_B3.
DSP Report: operator last_1_sharp_B3 is absorbed into DSP last_1_sharp_B3.
DSP Report: Generating DSP last_1_sharp_B3, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator last_1_sharp_B3 is absorbed into DSP last_1_sharp_B3.
DSP Report: operator last_1_sharp_B3 is absorbed into DSP last_1_sharp_B3.
DSP Report: Generating DSP last_1_sharp_B5, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: Generating DSP last_1_sharp_B5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: Generating DSP last_1_sharp_B5, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: Generating DSP last_1_sharp_B5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: operator last_1_sharp_B5 is absorbed into DSP last_1_sharp_B5.
DSP Report: Generating DSP last_1_sharp_G3, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator last_1_sharp_G3 is absorbed into DSP last_1_sharp_G3.
DSP Report: operator last_1_sharp_G3 is absorbed into DSP last_1_sharp_G3.
DSP Report: Generating DSP last_1_sharp_G3, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator last_1_sharp_G3 is absorbed into DSP last_1_sharp_G3.
DSP Report: operator last_1_sharp_G3 is absorbed into DSP last_1_sharp_G3.
DSP Report: Generating DSP last_1_sharp_G5, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: Generating DSP last_1_sharp_G5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: Generating DSP last_1_sharp_G5, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: Generating DSP last_1_sharp_G5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: operator last_1_sharp_G5 is absorbed into DSP last_1_sharp_G5.
DSP Report: Generating DSP last_1_sharp_R3, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator last_1_sharp_R3 is absorbed into DSP last_1_sharp_R3.
DSP Report: operator last_1_sharp_R3 is absorbed into DSP last_1_sharp_R3.
DSP Report: Generating DSP last_1_sharp_R3, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator last_1_sharp_R3 is absorbed into DSP last_1_sharp_R3.
DSP Report: operator last_1_sharp_R3 is absorbed into DSP last_1_sharp_R3.
DSP Report: Generating DSP last_1_sharp_R5, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: Generating DSP last_1_sharp_R5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: Generating DSP last_1_sharp_R5, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: Generating DSP last_1_sharp_R5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: operator last_1_sharp_R5 is absorbed into DSP last_1_sharp_R5.
DSP Report: Generating DSP last_2_sharp_B4, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator last_2_sharp_B4 is absorbed into DSP last_2_sharp_B4.
DSP Report: operator last_2_sharp_B4 is absorbed into DSP last_2_sharp_B4.
DSP Report: Generating DSP last_2_sharp_B4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_2_sharp_B4 is absorbed into DSP last_2_sharp_B4.
DSP Report: operator last_2_sharp_B4 is absorbed into DSP last_2_sharp_B4.
DSP Report: Generating DSP last_2_sharp_G4, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator last_2_sharp_G4 is absorbed into DSP last_2_sharp_G4.
DSP Report: operator last_2_sharp_G4 is absorbed into DSP last_2_sharp_G4.
DSP Report: Generating DSP last_2_sharp_G4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_2_sharp_G4 is absorbed into DSP last_2_sharp_G4.
DSP Report: operator last_2_sharp_G4 is absorbed into DSP last_2_sharp_G4.
DSP Report: Generating DSP last_2_sharp_R4, operation Mode is: (A:0x1ffff)*B.
DSP Report: operator last_2_sharp_R4 is absorbed into DSP last_2_sharp_R4.
DSP Report: operator last_2_sharp_R4 is absorbed into DSP last_2_sharp_R4.
DSP Report: Generating DSP last_2_sharp_R4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator last_2_sharp_R4 is absorbed into DSP last_2_sharp_R4.
DSP Report: operator last_2_sharp_R4 is absorbed into DSP last_2_sharp_R4.
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+(A:0x7fff)*B | 15     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1fffe)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (A:0x1ffff)*B           | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter      | (PCIN>>17)+A*B          | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 742.680 ; gain = 434.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 846.898 ; gain = 546.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_projects/project_final_testbench/project_final_testbench.runs/synth_1/tb_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_filter_utilization_synth.rpt -pb tb_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 15 10:29:06 2021...
