#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 30 13:14:34 2015
# Process ID: 3572
# Log file: Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/planAhead_run_3/planAhead.log
# Journal file: Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -485 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/pa.fromNetlist.tcl
# create_project -name OptoHybrid_v1_5 -dir "Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/planAhead_run_3" -part xc6vlx130tff1156-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/optohybrid_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj} {ipcore_dir} }
# add_files [list {ipcore_dir/chipscope_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_ila.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_vio.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/tracking_bx_fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/tracking_data_fifo.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/clocking.ucf" [current_fileset -constrset]
Adding file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/clocking.ucf' to fileset 'constrs_1'
# add_files [list {Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/vfat2.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/clocking.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/gtx.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6vlx130tff1156-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design optohybrid_top.ngc ...
WARNING:NetListWriters:298 - No output is written to optohybrid_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus vfat2_sda_in<5 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus rx_error<3 : 0> on block optohybrid_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus rx_kchar<5 : 0> on block optohybrid_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus rx_data<47 : 0> on block optohybrid_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/registers_core_inst/wbus_t<110 : 5> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus vfat2_sda_out<5 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus vfat2_scl<4 : 0> on block optohybrid_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus vfat2_buffers_inst/vfat2_data_valid<5 :
   0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus gtx_wrapper_inst/rx_notintable<7 : 0> on
   block optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gtx_wrapper_inst/rx_disperr<7 : 0> on
   block optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/registers_core_inst/GND_187_o_wbus_t[127]_mux_561_OUT<11
   0 : 5> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_o<223
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_7_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_6_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_5_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_4_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_3_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_2_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_1_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/track_0_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_o<223
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_7_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_6_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_5_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_4_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_3_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_2_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_1_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/track_0_inst/data_o<191 : 0> on block
   optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_dat
   a[7][191]_wide_mux_21_OUT<191 : 0> on block optohybrid_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_0<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_1<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_2<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_3<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_4<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_5<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_6<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/tracking_core_inst/tracking_concentrator_inst/data_7<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_dat
   a[7][191]_wide_mux_21_OUT<191 : 0> on block optohybrid_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_0<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_1<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_2<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_3<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_4<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_5<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_6<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/tracking_core_inst/tracking_concentrator_inst/data_7<191
   : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/vi2c_core_inst/vi2c_wrapper_inst/data_reg[31]_data_reg[3
   1]_mux_38_OUT<24 : 0> on block optohybrid_top is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/vi2c_core_inst/vi2c_wrapper_inst/data_reg<24 : 0> on
   block optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_2_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/status<
   27 : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/vi2c_core_inst/vi2c_wrapper_inst/data_reg[31]_data_reg[3
   1]_mux_38_OUT<24 : 0> on block optohybrid_top is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/vi2c_core_inst/vi2c_wrapper_inst/data_reg<24 : 0> on
   block optohybrid_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   link_tracking_0_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/status<
   27 : 0> on block optohybrid_top is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file optohybrid_top.edif ...
ngc2edif: Total memory usage is 125252 kilobytes

Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/optohybrid_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/optohybrid_top_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tracking_data_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to tracking_data_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file tracking_data_fifo.edif ...
ngc2edif: Total memory usage is 78212 kilobytes

Reading core file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_data_fifo.ngc' for (cell view 'tracking_data_fifo', library 'optohybrid_top_lib', file 'optohybrid_top.ngc')
Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/tracking_data_fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/tracking_data_fifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 81284 kilobytes

Reading core file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_ila.ngc' for (cell view 'chipscope_ila', library 'optohybrid_top_lib', file 'optohybrid_top.ngc')
Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/chipscope_ila_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/chipscope_ila_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_vio.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 79236 kilobytes

Reading core file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_vio.ngc' for (cell view 'chipscope_vio', library 'optohybrid_top_lib', file 'optohybrid_top.ngc')
Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/chipscope_vio_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/chipscope_vio_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tracking_bx_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to tracking_bx_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file tracking_bx_fifo.edif ...
ngc2edif: Total memory usage is 77828 kilobytes

Reading core file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_bx_fifo.ngc' for (cell view 'tracking_bx_fifo', library 'optohybrid_top_lib', file 'optohybrid_top.ngc')
Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/tracking_bx_fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/tracking_bx_fifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 77828 kilobytes

Reading core file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_icon.ngc' for (cell view 'chipscope_icon', library 'optohybrid_top_lib', file 'optohybrid_top.ngc')
Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/chipscope_icon_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/OptoHybrid_v1_5.data/cache/chipscope_icon_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'optohybrid_top' is not ideal for floorplanning, since the cellview 'optohybrid_top' defined in file 'optohybrid_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx130t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx130t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx130t/ff1156/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_icon.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_icon.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_ila.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_ila.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_vio.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/chipscope_vio.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_bx_fifo.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_bx_fifo.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_bx_fifo.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_bx_fifo.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_data_fifo.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_data_fifo.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_data_fifo.ncf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/ipcore_dir/tracking_data_fifo.ncf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/clocking.ucf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/clocking.ucf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/vfat2.ucf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/vfat2.ucf]
Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/gtx.ucf]
Finished Parsing UCF File [Z:/Documents/PhD/Code/OptoHybrid_v1.5/src/ucf/gtx.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 6 instances

Phase 0 | Netlist Checksum: dec20047
link_design: Time (s): elapsed = 00:00:42 . Memory (MB): peak = 734.879 ; gain = 346.676
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property is_loc_fixed false [get_ports [list  {vfat2_0_sbits_p[7]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property is_loc_fixed true [get_ports [list  {vfat2_0_sbits_p[7]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property is_loc_fixed false [get_ports [list  {vfat2_0_sbits_p[7]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property is_loc_fixed true [get_ports [list  {vfat2_0_sbits_p[7]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property iostandard LVDS_25 [get_ports [list {vfat2_0_sbits_n[7]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[5]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_n[0]}]]
set_property Slew {} [get_ports [list {vfat2_0_sbits_n[5]} {vfat2_0_sbits_p[2]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[0]} {vfat2_0_sbits_p[0]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_p[7]} {vfat2_0_sbits_p[1]} {vfat2_0_sbits_p[3]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_p[4]} {vfat2_0_sbits_p[6]} {vfat2_0_sbits_n[7]} {vfat2_0_sbits_p[5]}]]
set_property IOStandard {} [get_ports [list {vfat2_0_sbits_n[5]} {vfat2_0_sbits_p[2]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[0]} {vfat2_0_sbits_p[0]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_p[7]} {vfat2_0_sbits_p[1]} {vfat2_0_sbits_p[3]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_p[4]} {vfat2_0_sbits_p[6]} {vfat2_0_sbits_n[7]} {vfat2_0_sbits_p[5]}]]
ERROR: [Constraints 18-589] Deleting constraint from netlist file 'Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj/optohybrid_top.ngc:12531' for port 'vfat2_0_sbits_p[2]' is not allowed. Please remove the constraints from netlist file directly.
Resolution: Please remove these constraints from the input netlist source file.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property iostandard LVCMOS25 [get_ports [list {vfat2_0_sbits_n[5]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property iostandard LVCMOS25 [get_ports [list {vfat2_0_sbits_p[7]} {vfat2_0_sbits_p[6]} {vfat2_0_sbits_p[5]} {vfat2_0_sbits_p[4]} {vfat2_0_sbits_p[3]} {vfat2_0_sbits_p[2]} {vfat2_0_sbits_p[1]} {vfat2_0_sbits_p[0]} {vfat2_0_sbits_n[7]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[5]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_n[0]}]]
set_property drive 12 [get_ports [list {vfat2_0_sbits_p[7]} {vfat2_0_sbits_p[6]} {vfat2_0_sbits_p[5]} {vfat2_0_sbits_p[4]} {vfat2_0_sbits_p[3]} {vfat2_0_sbits_p[2]} {vfat2_0_sbits_p[1]} {vfat2_0_sbits_p[0]} {vfat2_0_sbits_n[7]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[5]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_n[0]}]]
set_property slew SLOW [get_ports [list {vfat2_0_sbits_p[7]} {vfat2_0_sbits_p[6]} {vfat2_0_sbits_p[5]} {vfat2_0_sbits_p[4]} {vfat2_0_sbits_p[3]} {vfat2_0_sbits_p[2]} {vfat2_0_sbits_p[1]} {vfat2_0_sbits_p[0]} {vfat2_0_sbits_n[7]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[5]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_n[0]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property iostandard LVCMOS25 [get_ports [list {vfat2_0_sbits_p[2]} {vfat2_0_sbits_n[2]}]]
set_property iostandard LVCMOS25 [get_ports [list {tmds_d_p[1]} {tmds_d_p[0]}]]
set_property iostandard LVDS_25 [get_ports [list {tmds_d_p[1]} {tmds_d_p[0]} {vfat2_0_sbits_n[7]} {vfat2_0_sbits_n[6]} {vfat2_0_sbits_n[5]} {vfat2_0_sbits_n[4]} {vfat2_0_sbits_n[3]} {vfat2_0_sbits_n[2]} {vfat2_0_sbits_n[1]} {vfat2_0_sbits_n[0]} {vfat2_0_sbits_p[7]} {vfat2_0_sbits_p[6]} {vfat2_0_sbits_p[5]} {vfat2_0_sbits_p[4]} {vfat2_0_sbits_p[3]} {vfat2_0_sbits_p[2]} {vfat2_0_sbits_p[1]} {vfat2_0_sbits_p[0]} {vfat2_1_sbits_n[7]} {vfat2_1_sbits_n[6]} {vfat2_1_sbits_n[5]} {vfat2_1_sbits_n[4]} {vfat2_1_sbits_n[3]} {vfat2_1_sbits_n[2]} {vfat2_1_sbits_n[1]} {vfat2_1_sbits_n[0]} {vfat2_1_sbits_p[7]} {vfat2_1_sbits_p[6]} {vfat2_1_sbits_p[5]} {vfat2_1_sbits_p[4]} {vfat2_1_sbits_p[3]} {vfat2_1_sbits_p[2]} {vfat2_1_sbits_p[1]} {vfat2_1_sbits_p[0]} {vfat2_2_sbits_n[7]} {vfat2_2_sbits_n[6]} {vfat2_2_sbits_n[5]} {vfat2_2_sbits_n[4]} {vfat2_2_sbits_n[3]} {vfat2_2_sbits_n[2]} {vfat2_2_sbits_n[1]} {vfat2_2_sbits_n[0]} {vfat2_2_sbits_p[7]} {vfat2_2_sbits_p[6]} {vfat2_2_sbits_p[5]} {vfat2_2_sbits_p[4]} {vfat2_2_sbits_p[3]} {vfat2_2_sbits_p[2]} {vfat2_2_sbits_p[1]} {vfat2_2_sbits_p[0]} {vfat2_3_sbits_n[7]} {vfat2_3_sbits_n[6]} {vfat2_3_sbits_n[5]} {vfat2_3_sbits_n[4]} {vfat2_3_sbits_n[3]} {vfat2_3_sbits_n[2]} {vfat2_3_sbits_n[1]} {vfat2_3_sbits_n[0]} {vfat2_3_sbits_p[7]} {vfat2_3_sbits_p[6]} {vfat2_3_sbits_p[5]} {vfat2_3_sbits_p[4]} {vfat2_3_sbits_p[3]} {vfat2_3_sbits_p[2]} {vfat2_3_sbits_p[1]} {vfat2_3_sbits_p[0]} {vfat2_4_sbits_n[7]} {vfat2_4_sbits_n[6]} {vfat2_4_sbits_n[5]} {vfat2_4_sbits_n[4]} {vfat2_4_sbits_n[3]} {vfat2_4_sbits_n[2]} {vfat2_4_sbits_n[1]} {vfat2_4_sbits_n[0]} {vfat2_4_sbits_p[7]} {vfat2_4_sbits_p[6]} {vfat2_4_sbits_p[5]} {vfat2_4_sbits_p[4]} {vfat2_4_sbits_p[3]} {vfat2_4_sbits_p[2]} {vfat2_4_sbits_p[1]} {vfat2_4_sbits_p[0]} {vfat2_5_sbits_n[7]} {vfat2_5_sbits_n[6]} {vfat2_5_sbits_n[5]} {vfat2_5_sbits_n[4]} {vfat2_5_sbits_n[3]} {vfat2_5_sbits_n[2]} {vfat2_5_sbits_n[1]} {vfat2_5_sbits_n[0]} {vfat2_5_sbits_p[7]} {vfat2_5_sbits_p[6]} {vfat2_5_sbits_p[5]} {vfat2_5_sbits_p[4]} {vfat2_5_sbits_p[3]} {vfat2_5_sbits_p[2]} {vfat2_5_sbits_p[1]} {vfat2_5_sbits_p[0]} {vfat2_6_sbits_n[7]} {vfat2_6_sbits_n[6]} {vfat2_6_sbits_n[5]} {vfat2_6_sbits_n[4]} {vfat2_6_sbits_n[3]} {vfat2_6_sbits_n[2]} {vfat2_6_sbits_n[1]} {vfat2_6_sbits_n[0]} {vfat2_6_sbits_p[7]} {vfat2_6_sbits_p[6]} {vfat2_6_sbits_p[5]} {vfat2_6_sbits_p[4]} {vfat2_6_sbits_p[3]} {vfat2_6_sbits_p[2]} {vfat2_6_sbits_p[1]} {vfat2_6_sbits_p[0]} {vfat2_7_sbits_n[7]} {vfat2_7_sbits_n[6]} {vfat2_7_sbits_n[5]} {vfat2_7_sbits_n[4]} {vfat2_7_sbits_n[3]} {vfat2_7_sbits_n[2]} {vfat2_7_sbits_n[1]} {vfat2_7_sbits_n[0]} {vfat2_7_sbits_p[7]} {vfat2_7_sbits_p[6]} {vfat2_7_sbits_p[5]} {vfat2_7_sbits_p[4]} {vfat2_7_sbits_p[3]} {vfat2_7_sbits_p[2]} {vfat2_7_sbits_p[1]} {vfat2_7_sbits_p[0]} {vfat2_8_sbits_n[7]} {vfat2_8_sbits_n[6]} {vfat2_8_sbits_n[5]} {vfat2_8_sbits_n[4]} {vfat2_8_sbits_n[3]} {vfat2_8_sbits_n[2]} {vfat2_8_sbits_n[1]} {vfat2_8_sbits_n[0]} {vfat2_8_sbits_p[7]} {vfat2_8_sbits_p[6]} {vfat2_8_sbits_p[5]} {vfat2_8_sbits_p[4]} {vfat2_8_sbits_p[3]} {vfat2_8_sbits_p[2]} {vfat2_8_sbits_p[1]} {vfat2_8_sbits_p[0]} {vfat2_9_sbits_n[7]} {vfat2_9_sbits_n[6]} {vfat2_9_sbits_n[5]} {vfat2_9_sbits_n[4]} {vfat2_9_sbits_n[3]} {vfat2_9_sbits_n[2]} {vfat2_9_sbits_n[1]} {vfat2_9_sbits_n[0]} {vfat2_9_sbits_p[7]} {vfat2_9_sbits_p[6]} {vfat2_9_sbits_p[5]} {vfat2_9_sbits_p[4]} {vfat2_9_sbits_p[3]} {vfat2_9_sbits_p[2]} {vfat2_9_sbits_p[1]} {vfat2_9_sbits_p[0]} {vfat2_10_sbits_n[7]} {vfat2_10_sbits_n[6]} {vfat2_10_sbits_n[5]} {vfat2_10_sbits_n[4]} {vfat2_10_sbits_n[3]} {vfat2_10_sbits_n[2]} {vfat2_10_sbits_n[1]} {vfat2_10_sbits_n[0]} {vfat2_10_sbits_p[7]} {vfat2_10_sbits_p[6]} {vfat2_10_sbits_p[5]} {vfat2_10_sbits_p[4]} {vfat2_10_sbits_p[3]} {vfat2_10_sbits_p[2]} {vfat2_10_sbits_p[1]} {vfat2_10_sbits_p[0]} {vfat2_11_sbits_n[7]} {vfat2_11_sbits_n[6]} {vfat2_11_sbits_n[5]} {vfat2_11_sbits_n[4]} {vfat2_11_sbits_n[3]} {vfat2_11_sbits_n[2]} {vfat2_11_sbits_n[1]} {vfat2_11_sbits_n[0]} {vfat2_11_sbits_p[7]} {vfat2_11_sbits_p[6]} {vfat2_11_sbits_p[5]} {vfat2_11_sbits_p[4]} {vfat2_11_sbits_p[3]} {vfat2_11_sbits_p[2]} {vfat2_11_sbits_p[1]} {vfat2_11_sbits_p[0]} {vfat2_12_sbits_n[7]} {vfat2_12_sbits_n[6]} {vfat2_12_sbits_n[5]} {vfat2_12_sbits_n[4]} {vfat2_12_sbits_n[3]} {vfat2_12_sbits_n[2]} {vfat2_12_sbits_n[1]} {vfat2_12_sbits_n[0]} {vfat2_12_sbits_p[7]} {vfat2_12_sbits_p[6]} {vfat2_12_sbits_p[5]} {vfat2_12_sbits_p[4]} {vfat2_12_sbits_p[3]} {vfat2_12_sbits_p[2]} {vfat2_12_sbits_p[1]} {vfat2_12_sbits_p[0]} {vfat2_13_sbits_n[7]} {vfat2_13_sbits_n[6]} {vfat2_13_sbits_n[5]} {vfat2_13_sbits_n[4]} {vfat2_13_sbits_n[3]} {vfat2_13_sbits_n[2]} {vfat2_13_sbits_n[1]} {vfat2_13_sbits_n[0]} {vfat2_13_sbits_p[7]} {vfat2_13_sbits_p[6]} {vfat2_13_sbits_p[5]} {vfat2_13_sbits_p[4]} {vfat2_13_sbits_p[3]} {vfat2_13_sbits_p[2]} {vfat2_13_sbits_p[1]} {vfat2_13_sbits_p[0]} {vfat2_14_sbits_n[7]} {vfat2_14_sbits_n[6]} {vfat2_14_sbits_n[5]} {vfat2_14_sbits_n[4]} {vfat2_14_sbits_n[3]} {vfat2_14_sbits_n[2]} {vfat2_14_sbits_n[1]} {vfat2_14_sbits_n[0]} {vfat2_14_sbits_p[7]} {vfat2_14_sbits_p[6]} {vfat2_14_sbits_p[5]} {vfat2_14_sbits_p[4]} {vfat2_14_sbits_p[3]} {vfat2_14_sbits_p[2]} {vfat2_14_sbits_p[1]} {vfat2_14_sbits_p[0]} {vfat2_15_sbits_n[7]} {vfat2_15_sbits_n[6]} {vfat2_15_sbits_n[5]} {vfat2_15_sbits_n[4]} {vfat2_15_sbits_n[3]} {vfat2_15_sbits_n[2]} {vfat2_15_sbits_n[1]} {vfat2_15_sbits_n[0]} {vfat2_15_sbits_p[7]} {vfat2_15_sbits_p[6]} {vfat2_15_sbits_p[5]} {vfat2_15_sbits_p[4]} {vfat2_15_sbits_p[3]} {vfat2_15_sbits_p[2]} {vfat2_15_sbits_p[1]} {vfat2_15_sbits_p[0]} {vfat2_16_sbits_n[7]} {vfat2_16_sbits_n[6]} {vfat2_16_sbits_n[5]} {vfat2_16_sbits_n[4]} {vfat2_16_sbits_n[3]} {vfat2_16_sbits_n[2]} {vfat2_16_sbits_n[1]} {vfat2_16_sbits_n[0]} {vfat2_16_sbits_p[7]} {vfat2_16_sbits_p[6]} {vfat2_16_sbits_p[5]} {vfat2_16_sbits_p[4]} {vfat2_16_sbits_p[3]} {vfat2_16_sbits_p[2]} {vfat2_16_sbits_p[1]} {vfat2_16_sbits_p[0]} {vfat2_17_sbits_n[7]} {vfat2_17_sbits_n[6]} {vfat2_17_sbits_n[5]} {vfat2_17_sbits_n[4]} {vfat2_17_sbits_n[3]} {vfat2_17_sbits_n[2]} {vfat2_17_sbits_n[1]} {vfat2_17_sbits_n[0]} {vfat2_17_sbits_p[7]} {vfat2_17_sbits_p[6]} {vfat2_17_sbits_p[5]} {vfat2_17_sbits_p[4]} {vfat2_17_sbits_p[3]} {vfat2_17_sbits_p[2]} {vfat2_17_sbits_p[1]} {vfat2_17_sbits_p[0]} {vfat2_18_sbits_n[7]} {vfat2_18_sbits_n[6]} {vfat2_18_sbits_n[5]} {vfat2_18_sbits_n[4]} {vfat2_18_sbits_n[3]} {vfat2_18_sbits_n[2]} {vfat2_18_sbits_n[1]} {vfat2_18_sbits_n[0]} {vfat2_18_sbits_p[7]} {vfat2_18_sbits_p[6]} {vfat2_18_sbits_p[5]} {vfat2_18_sbits_p[4]} {vfat2_18_sbits_p[3]} {vfat2_18_sbits_p[2]} {vfat2_18_sbits_p[1]} {vfat2_18_sbits_p[0]} {vfat2_19_sbits_n[7]} {vfat2_19_sbits_n[6]} {vfat2_19_sbits_n[5]} {vfat2_19_sbits_n[4]} {vfat2_19_sbits_n[3]} {vfat2_19_sbits_n[2]} {vfat2_19_sbits_n[1]} {vfat2_19_sbits_n[0]} {vfat2_19_sbits_p[7]} {vfat2_19_sbits_p[6]} {vfat2_19_sbits_p[5]} {vfat2_19_sbits_p[4]} {vfat2_19_sbits_p[3]} {vfat2_19_sbits_p[2]} {vfat2_19_sbits_p[1]} {vfat2_19_sbits_p[0]} {vfat2_20_sbits_n[7]} {vfat2_20_sbits_n[6]} {vfat2_20_sbits_n[5]} {vfat2_20_sbits_n[4]} {vfat2_20_sbits_n[3]} {vfat2_20_sbits_n[2]} {vfat2_20_sbits_n[1]} {vfat2_20_sbits_n[0]} {vfat2_20_sbits_p[7]} {vfat2_20_sbits_p[6]} {vfat2_20_sbits_p[5]} {vfat2_20_sbits_p[4]} {vfat2_20_sbits_p[3]} {vfat2_20_sbits_p[2]} {vfat2_20_sbits_p[1]} {vfat2_20_sbits_p[0]} {vfat2_21_sbits_n[7]} {vfat2_21_sbits_n[6]} {vfat2_21_sbits_n[5]} {vfat2_21_sbits_n[4]} {vfat2_21_sbits_n[3]} {vfat2_21_sbits_n[2]} {vfat2_21_sbits_n[1]} {vfat2_21_sbits_n[0]} {vfat2_21_sbits_p[7]} {vfat2_21_sbits_p[6]} {vfat2_21_sbits_p[5]} {vfat2_21_sbits_p[4]} {vfat2_21_sbits_p[3]} {vfat2_21_sbits_p[2]} {vfat2_21_sbits_p[1]} {vfat2_21_sbits_p[0]} {vfat2_22_sbits_n[7]} {vfat2_22_sbits_n[6]} {vfat2_22_sbits_n[5]} {vfat2_22_sbits_n[4]} {vfat2_22_sbits_n[3]} {vfat2_22_sbits_n[2]} {vfat2_22_sbits_n[1]} {vfat2_22_sbits_n[0]} {vfat2_22_sbits_p[7]} {vfat2_22_sbits_p[6]} {vfat2_22_sbits_p[5]} {vfat2_22_sbits_p[4]} {vfat2_22_sbits_p[3]} {vfat2_22_sbits_p[2]} {vfat2_22_sbits_p[1]} {vfat2_22_sbits_p[0]} {vfat2_23_sbits_n[7]} {vfat2_23_sbits_n[6]} {vfat2_23_sbits_n[5]} {vfat2_23_sbits_n[4]} {vfat2_23_sbits_n[3]} {vfat2_23_sbits_n[2]} {vfat2_23_sbits_n[1]} {vfat2_23_sbits_n[0]} {vfat2_23_sbits_p[7]} {vfat2_23_sbits_p[6]} {vfat2_23_sbits_p[5]} {vfat2_23_sbits_p[4]} {vfat2_23_sbits_p[3]} {vfat2_23_sbits_p[2]} {vfat2_23_sbits_p[1]} {vfat2_23_sbits_p[0]} {vfat2_data_valid_p[5]} {vfat2_data_valid_p[4]} {vfat2_data_valid_p[3]} {vfat2_data_valid_p[2]} {vfat2_data_valid_p[1]} {vfat2_data_valid_p[0]} {vfat2_mclk_p[2]} {vfat2_mclk_p[1]} {vfat2_mclk_p[0]} {vfat2_resb_o[2]} {vfat2_resb_o[1]} {vfat2_resb_o[0]} {vfat2_resh_o[2]} {vfat2_resh_o[1]} {vfat2_resh_o[0]} {vfat2_scl_o[5]} {vfat2_scl_o[4]} {vfat2_scl_o[3]} {vfat2_scl_o[2]} {vfat2_scl_o[1]} {vfat2_scl_o[0]} {vfat2_sda_io[5]} {vfat2_sda_io[4]} {vfat2_sda_io[3]} {vfat2_sda_io[2]} {vfat2_sda_io[1]} {vfat2_sda_io[0]} {vfat2_t1_p[2]} {vfat2_t1_p[1]} {vfat2_t1_p[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {vfat2_sda_io[5]} {vfat2_sda_io[4]} {vfat2_sda_io[3]} {vfat2_sda_io[2]} {vfat2_sda_io[1]} {vfat2_sda_io[0]} {vfat2_resb_o[2]} {vfat2_resb_o[1]} {vfat2_resb_o[0]} {vfat2_resh_o[2]} {vfat2_resh_o[1]} {vfat2_resh_o[0]} {vfat2_scl_o[5]} {vfat2_scl_o[4]} {vfat2_scl_o[3]} {vfat2_scl_o[2]} {vfat2_scl_o[1]} {vfat2_scl_o[0]}]]
set_property drive 12 [get_ports [list {vfat2_sda_io[5]} {vfat2_sda_io[4]} {vfat2_sda_io[3]} {vfat2_sda_io[2]} {vfat2_sda_io[1]} {vfat2_sda_io[0]} {vfat2_resb_o[2]} {vfat2_resb_o[1]} {vfat2_resb_o[0]} {vfat2_resh_o[2]} {vfat2_resh_o[1]} {vfat2_resh_o[0]} {vfat2_scl_o[5]} {vfat2_scl_o[4]} {vfat2_scl_o[3]} {vfat2_scl_o[2]} {vfat2_scl_o[1]} {vfat2_scl_o[0]}]]
set_property slew SLOW [get_ports [list {vfat2_sda_io[5]} {vfat2_sda_io[4]} {vfat2_sda_io[3]} {vfat2_sda_io[2]} {vfat2_sda_io[1]} {vfat2_sda_io[0]} {vfat2_resb_o[2]} {vfat2_resb_o[1]} {vfat2_resb_o[0]} {vfat2_resh_o[2]} {vfat2_resh_o[1]} {vfat2_resh_o[0]} {vfat2_scl_o[5]} {vfat2_scl_o[4]} {vfat2_scl_o[3]} {vfat2_scl_o[2]} {vfat2_scl_o[1]} {vfat2_scl_o[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {vfat2_resb_o[2]} {vfat2_resb_o[1]} {vfat2_resb_o[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {vfat2_resh_o[2]} {vfat2_resh_o[1]} {vfat2_resh_o[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {vfat2_scl_o[5]} {vfat2_scl_o[4]} {vfat2_scl_o[3]} {vfat2_scl_o[2]} {vfat2_scl_o[1]} {vfat2_scl_o[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {vfat2_sda_io[5]} {vfat2_sda_io[4]} {vfat2_sda_io[3]} {vfat2_sda_io[2]} {vfat2_sda_io[1]} {vfat2_sda_io[0]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property is_loc_fixed false [get_ports [list  {vfat2_0_sbits_n[7]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
set_property is_loc_fixed true [get_ports [list  {vfat2_0_sbits_n[7]}]]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See Z:/Documents/PhD/Code/OptoHybrid_v1.5/prj\planAhead_pid3572.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 30 13:24:56 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
