##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: Clock_1                                     | Frequency: 94.03 MHz   | Target: 12.00 MHz   | 
Clock: Clock_2                                     | Frequency: 110.95 MHz  | Target: 12.00 MHz   | 
Clock: Clock_motor                                 | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_motor(routed)                         | N/A                    | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                                   | Frequency: 39.11 MHz   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)                   | N/A                    | Target: 24.00 MHz   | 
Clock: CyILO                                       | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                       | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                                | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                                   | N/A                    | Target: 24.00 MHz   | 
Clock: PowerMonitor_1_ADC_Ext_CP_Clk               | N/A                    | Target: 4.80 MHz    | 
Clock: PowerMonitor_1_ADC_Ext_CP_Clk(routed)       | N/A                    | Target: 4.80 MHz    | 
Clock: PowerMonitor_1_ADC_theACLK                  | N/A                    | Target: 1.33 MHz    | 
Clock: PowerMonitor_1_ADC_theACLK(fixed-function)  | N/A                    | Target: 1.33 MHz    | 
Clock: \PowerMonitor_1:ADC:DSM4\/dec_clock         | N/A                    | Target: 100.00 MHz  | 
Clock: pmon_clock                                  | N/A                    | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          72699       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          74321       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          16098       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name   Setup to Clk  Clock Name:Phase  
----------  ------------  ----------------  
RPM(0)_PAD  26497         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Motor_out(0)_PAD  31206         Clock_2:R         
Motor_out(0)_PAD  29221         Clock_1:R         
fault(0)_PAD      23315         pmon_clock:R      
pgood(0)_PAD      23857         pmon_clock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 94.03 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72699  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4575  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 110.95 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 74321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell11   1250   1250  74321  RISE       1
cy_srff_1/main_1  macrocell11   4253   5503  74321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.11 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21339
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3689   9609  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  21339  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  21339  16098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21339
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3689   9609  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  21339  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  21339  16098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 74321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell11   1250   1250  74321  RISE       1
cy_srff_1/main_1  macrocell11   4253   5503  74321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72699  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4575  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21339
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3689   9609  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  21339  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  21339  16098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3689   9609  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18039  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18039  19398  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3689   9609  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  14739  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  14739  22698  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2      3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell4   6165  13879  24657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 25206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13331
-------------------------------------   ----- 
End-of-path arrival time (ps)           13331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2      3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell5   5617  13331  25206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12903
-------------------------------------   ----- 
End-of-path arrival time (ps)           12903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2      3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell3   5189  12903  25634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_RPM:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15428
-------------------------------------   ----- 
End-of-path arrival time (ps)           15428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:status_tc\/main_1         macrocell3      3833   9753  25738  RISE       1
\Timer_RPM:TimerUDB:status_tc\/q              macrocell3      3350  13103  25738  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  15428  25738  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12351
-------------------------------------   ----- 
End-of-path arrival time (ps)           12351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2     3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_2             macrocell8     4637  12351  25806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12351
-------------------------------------   ----- 
End-of-path arrival time (ps)           12351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2     3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_2                macrocell10    4637  12351  25806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   3856   9776  25830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3689   9609  25998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           11521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2     3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_2             macrocell9     3807  11521  26636  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   2788   8708  26898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  16098  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2778   8698  26908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 27025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell2      3154   4364  24657  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7714  24657  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell2   3797  11512  27025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   4063   5273  30334  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   3898   5108  30498  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   3136   4346  31261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21361  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   2982   4192  31415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_0\/q       macrocell9    1250   1250  34098  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_4  macrocell8    2809   4059  34098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_0\/q    macrocell9    1250   1250  34098  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_4  macrocell10   2809   4059  34098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_0\/q       macrocell9    1250   1250  34098  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_4  macrocell9    2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  34122  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_1             macrocell9     2824   4034  34122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  34122  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_1             macrocell8     2800   4010  34146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  34122  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_1                macrocell10    2800   4010  34146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_0             macrocell9     2791   4001  34156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_0             macrocell8     2789   3999  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_0                macrocell10    2789   3999  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_1\/q       macrocell8    1250   1250  34313  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_3  macrocell9    2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_1\/q       macrocell8    1250   1250  34313  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_3  macrocell8    2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_1\/q    macrocell8    1250   1250  34313  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_3  macrocell10   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:capt_int_temp\/q
Path End       : \Timer_RPM:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_RPM:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:capt_int_temp\/q         macrocell10    1250   1250  37596  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72699  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4575  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:runmode_enable\/q
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  73436  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2587   3837  73436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 74321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell11   1250   1250  74321  RISE       1
cy_srff_1/main_1  macrocell11   4253   5503  74321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_289/main_1
Capture Clock  : Net_289/clock_0
Path slack     : 75024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75024  RISE       1
Net_289/main_1                            macrocell6      2289   4799  75024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_289/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:runmode_enable\/q
Path End       : Net_289/main_0
Capture Clock  : Net_289/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  73436  RISE       1
Net_289/main_0                       macrocell6    2582   3832  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_289/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_motor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_motor:PWMUDB:runmode_enable\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76278  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/main_0      macrocell5     2336   3546  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 76513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3310
-------------------------------------   ---- 
End-of-path arrival time (ps)           3310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  76513  RISE       1
cy_srff_1/main_2              macrocell11   2290   3310  76513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

