# SYNCHRONOUS-FIFO
This repository contains a Parameterized Synchronous FIFO (First-In, First-Out) design implemented in Verilog. The FIFO is a crucial component in digital systems, facilitating efficient data transfer and buffering between different system elements.
# What is a FIFO ? 
A FIFO (First-In, First-Out) is a type of data buffer or queue where the first piece of data entered is the first one to be removed. This order-preserving mechanism is essential in various digital systems, where data must be processed or transmitted in the exact sequence it was received.FIFOs are fundamental components in digital systems, offering a simple yet powerful mechanism for managing data flow across various applications.

# What is a Synchronous FIFO ?
## Synchronous FIFO (First-In, First-Out)

A **Synchronous FIFO (First-In, First-Out)** is a type of data buffer or queue used in digital systems where both the writing and reading of data are controlled by the same clock signal. This synchronization ensures that all operations occur in lockstep with the clock, making it easier to design and analyze compared to asynchronous FIFOs.

### Key Concepts

1. **Single Clock Domain**:
   - In a synchronous FIFO, both the write and read operations are governed by the same clock signal. This simplifies the design since thereâ€™s no need to deal with clock domain crossing issues.
   - The common clock signal ensures that data is written and read in a predictable and consistent manner.

2. **FIFO Control Signals**:
   - **Write Enable (wr_en)**: This signal, when asserted, allows data to be written into the FIFO on the rising edge of the clock.
   - **Read Enable (rd_en)**: This signal, when asserted, allows data to be read from the FIFO on the rising edge of the clock.
   - **Full Flag**: This status signal indicates that the FIFO is full, meaning no more data can be written until space is made by reading data out.
   - **Empty Flag**: This status signal indicates that the FIFO is empty, meaning there is no data available to read.

3. **Operation**:
   - **Writing Data**: Data is written into the FIFO when the write enable signal is asserted. The FIFO pointer advances to the next location after each write (`write_data`).
   - **Reading Data**: Data is read out of the FIFO when the read enable signal is asserted. The read pointer advances to the next location after each read (`read_data`).

4. **Status Flags**:
   - The full and empty flags prevent invalid operations, such as writing data when the FIFO is full or reading data when the FIFO is empty. These flags help manage the flow of data efficiently (`empty` and `full`).

### Project Overview

- **FIFO Depth**: 16 
- **Data Width**: 8 bits
- **Design Language**: Verilog
- **Design Type**: Synchronous FIFO with Parameterized Depth and Width

### Features

- **Parameterized Design**: The FIFO's depth and data width are parameterized, allowing easy adjustments for different requirements.
- **Synchronous Operation**: The FIFO uses a single clock domain for both read and write operations, ensuring reliable and predictable data management.
- **Status Signals**: The design includes empty and full flags to prevent overflow and underflow, ensuring efficient data flow management.
- **Efficient Memory Management**: The FIFO efficiently handles memory read and write operations using pointers and wrapped pointer logic to manage circular buffer behavior.

### Key Components

- **Control Logic**: Manages the reading and writing of data based on input signals (`write_data`,`read_data`,`wr_en` and `rd_en`).
- **Memory Array**: Stores the FIFO data, which is indexed by read and write pointers (`fifo_mem`).
- **Pointer Management**: Read and write pointers, along with wrapped pointers, control access to the FIFO memory, ensuring correct data sequencing (`rptr` and `wptr`).

### Usage

This FIFO design is suitable for digital systems where data needs to be queued and processed in a strict sequence. It's parameterization allows for easy customization, making it adaptable for various applications that require different FIFO depths or data widths.

# Output

![Screenshot 2024-10-06 020224](https://github.com/user-attachments/assets/05ef4e08-e171-4f21-810c-90232bca10a5)

![Screenshot 2024-10-06 005518](https://github.com/user-attachments/assets/057a85c4-e1ca-4e1b-993e-d23689ea7a42)

