18:58:28 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
18:58:31 INFO  : XSCT server has started successfully.
18:58:35 INFO  : Successfully done setting XSCT server connection channel  
18:58:35 INFO  : Successfully done setting SDK workspace  
18:58:38 INFO  : Registering command handlers for SDK TCF services
18:58:38 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper.hdf.
17:05:32 INFO  : Registering command handlers for SDK TCF services
17:05:33 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
17:05:35 INFO  : XSCT server has started successfully.
17:05:35 INFO  : Successfully done setting XSCT server connection channel  
17:05:35 INFO  : Successfully done setting SDK workspace  
17:05:35 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper.hdf.
21:39:16 INFO  : Registering command handlers for SDK TCF services
21:39:19 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
21:39:22 INFO  : XSCT server has started successfully.
21:39:27 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper.hdf.
21:39:27 INFO  : Successfully done setting XSCT server connection channel  
21:39:27 INFO  : Successfully done setting SDK workspace  
21:39:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:28 INFO  : Jtag cable 'Digilent Nexys4DDR 210292645636A' is selected.
21:58:28 INFO  : 'jtag frequency' command is executed.
21:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A" && level==0} -index 0' command is executed.
21:58:34 INFO  : FPGA configured successfully with bitstream "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper_hw_platform_0/download.bit"
21:58:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:34 INFO  : Context for processor 'microblaze_0' is selected.
21:58:34 INFO  : System reset is completed.
21:58:37 INFO  : 'after 3000' command is executed.
21:58:37 INFO  : Context for processor 'microblaze_0' is selected.
21:58:38 INFO  : The application '/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/axi_stream/Debug/axi_stream.elf' is downloaded to processor 'microblaze_0'.
21:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A" && level==0} -index 0
fpga -file /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper_hw_platform_0/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
dow /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/axi_stream/Debug/axi_stream.elf
----------------End of Script----------------

21:58:38 INFO  : Memory regions updated for context PA
21:58:38 INFO  : Memory regions updated for context PA
21:58:38 INFO  : Context for processor 'microblaze_0' is selected.
21:58:38 INFO  : 'con' command is executed.
21:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
con
----------------End of Script----------------

21:58:38 INFO  : Launch script is exported to file '/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_stream.elf_on_local.tcl'
22:02:40 INFO  : Disconnected from the channel tcfchan#1.
22:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292645636A' is selected.
22:02:53 INFO  : 'jtag frequency' command is executed.
22:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A" && level==0} -index 0' command is executed.
22:02:59 INFO  : FPGA configured successfully with bitstream "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper_hw_platform_0/download.bit"
22:02:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:02 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"". available targets:
  4  whole scan chain (DR shift through all zeroes)
  1* xc7a100t
     2  MicroBlaze Debug Module at USER2
        3  MicroBlaze #0 (Running)
22:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A" && level==0} -index 0
fpga -file /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper_hw_platform_0/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
----------------End of Script----------------

22:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:22 INFO  : Jtag cable 'Digilent Nexys4DDR 210292645636A' is selected.
22:03:22 INFO  : 'jtag frequency' command is executed.
22:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A" && level==0} -index 0' command is executed.
22:03:28 INFO  : FPGA configured successfully with bitstream "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper_hw_platform_0/download.bit"
22:03:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:28 INFO  : Context for processor 'microblaze_0' is selected.
22:03:28 INFO  : System reset is completed.
22:03:31 INFO  : 'after 3000' command is executed.
22:03:31 INFO  : Context for processor 'microblaze_0' is selected.
22:03:31 INFO  : The application '/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/axi_stream/Debug/axi_stream.elf' is downloaded to processor 'microblaze_0'.
22:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A" && level==0} -index 0
fpga -file /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper_hw_platform_0/download.bit
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
dow /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/axi_stream/Debug/axi_stream.elf
----------------End of Script----------------

22:03:31 INFO  : Memory regions updated for context PA
22:03:31 INFO  : Memory regions updated for context PA
22:03:32 INFO  : Context for processor 'microblaze_0' is selected.
22:03:32 INFO  : 'con' command is executed.
22:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645636A"} -index 0
con
----------------End of Script----------------

22:03:32 INFO  : Launch script is exported to file '/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_stream.elf_on_local.tcl'
00:09:12 INFO  : Disconnected from the channel tcfchan#2.
15:54:16 INFO  : Registering command handlers for SDK TCF services
15:54:17 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
15:54:20 INFO  : XSCT server has started successfully.
15:54:20 INFO  : Successfully done setting XSCT server connection channel  
15:54:21 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf.
15:54:21 INFO  : Successfully done setting SDK workspace  
15:54:59 INFO  : Registering command handlers for SDK TCF services
15:55:00 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
15:55:02 INFO  : XSCT server has started successfully.
15:55:03 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf.
15:55:03 INFO  : Successfully done setting XSCT server connection channel  
15:55:03 INFO  : Successfully done setting SDK workspace  
16:03:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575666197000,  Project:1575608850000
16:03:19 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:42 INFO  : Copied contents of /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
16:03:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:42 INFO  : Clearing existing target manager status.
16:03:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:03:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:09:06 INFO  : Registering command handlers for SDK TCF services
16:09:07 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
16:09:09 INFO  : XSCT server has started successfully.
16:09:09 INFO  : Successfully done setting XSCT server connection channel  
16:09:09 INFO  : Successfully done setting SDK workspace  
16:09:09 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper.hdf.
16:09:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
16:09:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575666427000,  Project:1575666197000
16:09:14 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:09:34 INFO  : Copied contents of /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
16:09:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:09:34 INFO  : Clearing existing target manager status.
16:09:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:09:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:14:10 INFO  : Registering command handlers for SDK TCF services
16:14:11 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
16:14:14 INFO  : XSCT server has started successfully.
16:14:14 INFO  : Successfully done setting XSCT server connection channel  
16:14:14 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper.hdf.
16:14:14 INFO  : Successfully done setting SDK workspace  
16:14:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
16:14:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575608850000,  Project:1575666427000
16:14:19 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/integrated/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:15:00 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification location will not be monitored anymore.
16:17:37 INFO  : Registering command handlers for SDK TCF services
16:17:39 INFO  : Launching XSCT server: xsct -n -interactive /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/temp_xsdb_launch_script.tcl
16:17:41 INFO  : XSCT server has started successfully.
16:17:41 INFO  : Successfully done setting XSCT server connection channel  
16:17:41 INFO  : Processing command line option -hwspec /afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.sdk/design_1_wrapper.hdf.
16:17:41 INFO  : Successfully done setting SDK workspace  
16:17:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
