INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:21:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 buffer123/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer125/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.822ns (14.333%)  route 4.913ns (85.667%))
  Logic Levels:           12  (LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2307, unset)         0.508     0.508    buffer123/clk
                         FDRE                                         r  buffer123/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer123/dataReg_reg[2]/Q
                         net (fo=4, unplaced)         0.440     1.174    buffer123/control/Q[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.293 r  buffer123/control/Memory[0][4]_i_7/O
                         net (fo=3, unplaced)         0.723     2.016    buffer123/control/Memory[0][4]_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.059 f  buffer123/control/outputValid_i_2__22/O
                         net (fo=29, unplaced)        0.313     2.372    buffer223/fifo/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I5_O)        0.043     2.415 f  buffer223/fifo/memEnd_valid_i_3__2/O
                         net (fo=6, unplaced)         0.409     2.824    control_merge10/tehb/control/transmitValue_i_2__104_3
                         LUT6 (Prop_lut6_I2_O)        0.043     2.867 r  control_merge10/tehb/control/transmitValue_i_6__18/O
                         net (fo=4, unplaced)         0.268     3.135    control_merge10/tehb/control/fullReg_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     3.178 f  control_merge10/tehb/control/transmitValue_i_2__103/O
                         net (fo=2, unplaced)         0.255     3.433    fork95/control/generateBlocks[1].regblock/transmitValue_reg_13
                         LUT5 (Prop_lut5_I2_O)        0.047     3.480 f  fork95/control/generateBlocks[1].regblock/transmitValue_i_3__58/O
                         net (fo=5, unplaced)         0.405     3.885    fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_9_1
                         LUT6 (Prop_lut6_I2_O)        0.043     3.928 f  fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_15/O
                         net (fo=1, unplaced)         0.705     4.633    fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_15_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.676 r  fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_9/O
                         net (fo=1, unplaced)         0.222     4.898    fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.941 f  fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_4/O
                         net (fo=1, unplaced)         0.334     5.275    fork92/control/generateBlocks[4].regblock/Memory_reg[0][1][0]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.318 f  fork92/control/generateBlocks[4].regblock/Memory[0][5]_i_2/O
                         net (fo=6, unplaced)         0.276     5.594    fork91/control/generateBlocks[1].regblock/anyBlockStop
                         LUT5 (Prop_lut5_I1_O)        0.043     5.637 r  fork91/control/generateBlocks[1].regblock/fullReg_i_2__19/O
                         net (fo=9, unplaced)         0.285     5.922    fork91/control/generateBlocks[1].regblock/Full_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.965 r  fork91/control/generateBlocks[1].regblock/outs[5]_i_1__0/O
                         net (fo=6, unplaced)         0.278     6.243    buffer125/E[0]
                         FDRE                                         r  buffer125/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2307, unset)         0.483    10.683    buffer125/clk
                         FDRE                                         r  buffer125/outs_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.455    buffer125/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  4.212    




