# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:15 on Apr 16,2025
# vlog -reportprogress 300 -sv "+acc" fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:40:15 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:15 on Apr 16,2025
# vlog -reportprogress 300 -sv "+acc" fullAdder_tb.sv 
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 15:40:15 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:15 on Apr 16,2025
# vlog -reportprogress 300 -sv "+acc" carCounter.sv 
# -- Compiling module carCounter
# -- Compiling module carCounter_tb
# 
# Top level modules:
# 	carCounter_tb
# End time: 15:40:16 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:16 on Apr 16,2025
# vlog -reportprogress 300 -sv "+acc" carDetection.sv 
# -- Compiling module carDetection
# ** Note: (vlog-143) Recognized 1 FSM in module "carDetection(verilog)".
# -- Compiling module carDetection_tb
# 
# Top level modules:
# 	carDetection_tb
# End time: 15:40:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:16 on Apr 16,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:40:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:16 on Apr 16,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:40:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps work.DE1_SoC_tb 
# Start time: 15:40:16 on Apr 16,2025
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.carDetection
# Loading work.carCounter
# ** Error: (vsim-3389) DE1_SoC_tb.sv(38): Port 'enter_out' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# ** Error: (vsim-3389) DE1_SoC_tb.sv(38): Port 'exit_out' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# ** Error: (vsim-3389) DE1_SoC_tb.sv(38): Port 'count_out' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# ** Fatal: (vsim-3365) DE1_SoC_tb.sv(38): Too many port connections. Expected 9, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 13
# End time: 15:40:29 on Apr 16,2025, Elapsed time: 0:00:13
# Errors: 4, Warnings: 0
