
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000027    4.589646 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003542    0.373537    0.260129    4.849776 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.373537    0.000008    4.849784 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849784   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000012   20.546816 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296818   clock uncertainty
                                  0.000000   20.296818   clock reconvergence pessimism
                                 -0.349343   19.947474   library setup time
                                             19.947474   data required time
---------------------------------------------------------------------------------------------
                                             19.947474   data required time
                                             -4.849784   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097689   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000031    4.589651 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003403    0.371804    0.256902    4.846553 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.371804    0.000005    4.846558 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.846558   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000009   20.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296814   clock uncertainty
                                  0.000000   20.296814   clock reconvergence pessimism
                                 -0.349075   19.947739   library setup time
                                             19.947739   data required time
---------------------------------------------------------------------------------------------
                                             19.947739   data required time
                                             -4.846558   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101181   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000164    4.589784 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004108    0.254842    0.213935    4.803719 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.254842    0.000016    4.803735 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.803735   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000163   20.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296968   clock uncertainty
                                  0.000000   20.296968   clock reconvergence pessimism
                                 -0.328519   19.968449   library setup time
                                             19.968449   data required time
---------------------------------------------------------------------------------------------
                                             19.968449   data required time
                                             -4.803735   data arrival time
---------------------------------------------------------------------------------------------
                                             15.164715   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000107    4.358179 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004174    0.232007    0.174642    4.532821 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.232007    0.000003    4.532824 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003362    0.306966    0.256329    4.789153 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.306966    0.000005    4.789158 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.789158   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000064   20.546190 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296190   clock uncertainty
                                  0.000000   20.296190   clock reconvergence pessimism
                                 -0.338466   19.957726   library setup time
                                             19.957726   data required time
---------------------------------------------------------------------------------------------
                                             19.957726   data required time
                                             -4.789158   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168568   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000140    4.589760 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003368    0.235088    0.201151    4.790911 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.235088    0.000004    4.790915 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.790915   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000158   20.546963 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296963   clock uncertainty
                                  0.000000   20.296963   clock reconvergence pessimism
                                 -0.324799   19.972162   library setup time
                                             19.972162   data required time
---------------------------------------------------------------------------------------------
                                             19.972162   data required time
                                             -4.790915   data arrival time
---------------------------------------------------------------------------------------------
                                             15.181247   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000131    4.589750 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003333    0.234152    0.200545    4.790296 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.234152    0.000004    4.790299 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.790299   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000171   20.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296976   clock uncertainty
                                  0.000000   20.296976   clock reconvergence pessimism
                                 -0.324623   19.972353   library setup time
                                             19.972353   data required time
---------------------------------------------------------------------------------------------
                                             19.972353   data required time
                                             -4.790299   data arrival time
---------------------------------------------------------------------------------------------
                                             15.182054   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000176    4.589796 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003270    0.235373    0.198344    4.788140 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.235373    0.000004    4.788144 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788144   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000114   20.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296919   clock uncertainty
                                  0.000000   20.296919   clock reconvergence pessimism
                                 -0.324853   19.972065   library setup time
                                             19.972065   data required time
---------------------------------------------------------------------------------------------
                                             19.972065   data required time
                                             -4.788144   data arrival time
---------------------------------------------------------------------------------------------
                                             15.183922   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000445    5.291413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291413   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000041   20.546165 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296167   clock uncertainty
                                  0.000000   20.296167   clock reconvergence pessimism
                                  0.210734   20.506901   library recovery time
                                             20.506901   data required time
---------------------------------------------------------------------------------------------
                                             20.506901   data required time
                                             -5.291413   data arrival time
---------------------------------------------------------------------------------------------
                                             15.215488   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000428    5.291396 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000057   20.546183 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296183   clock uncertainty
                                  0.000000   20.296183   clock reconvergence pessimism
                                  0.210734   20.506918   library recovery time
                                             20.506918   data required time
---------------------------------------------------------------------------------------------
                                             20.506918   data required time
                                             -5.291396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.215522   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000344    5.291312 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291312   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000012   20.546816 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296818   clock uncertainty
                                  0.000000   20.296818   clock reconvergence pessimism
                                  0.210863   20.507679   library recovery time
                                             20.507679   data required time
---------------------------------------------------------------------------------------------
                                             20.507679   data required time
                                             -5.291312   data arrival time
---------------------------------------------------------------------------------------------
                                             15.216368   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000259    5.291228 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291228   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000009   20.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296814   clock uncertainty
                                  0.000000   20.296814   clock reconvergence pessimism
                                  0.210863   20.507677   library recovery time
                                             20.507677   data required time
---------------------------------------------------------------------------------------------
                                             20.507677   data required time
                                             -5.291228   data arrival time
---------------------------------------------------------------------------------------------
                                             15.216449   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350275    0.001822    4.850446 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850446   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000110   20.546236 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296236   clock uncertainty
                                  0.000000   20.296236   clock reconvergence pessimism
                                  0.206634   20.502871   library recovery time
                                             20.502871   data required time
---------------------------------------------------------------------------------------------
                                             20.502871   data required time
                                             -4.850446   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652426   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350274    0.001795    4.850419 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850419   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000156   20.546282 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296282   clock uncertainty
                                  0.000000   20.296282   clock reconvergence pessimism
                                  0.206634   20.502916   library recovery time
                                             20.502916   data required time
---------------------------------------------------------------------------------------------
                                             20.502916   data required time
                                             -4.850419   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350275    0.001813    4.850436 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850436   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000163   20.546289 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296289   clock uncertainty
                                  0.000000   20.296289   clock reconvergence pessimism
                                  0.206634   20.502924   library recovery time
                                             20.502924   data required time
---------------------------------------------------------------------------------------------
                                             20.502924   data required time
                                             -4.850436   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652488   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350273    0.001732    4.850356 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850356   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000165   20.546291 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296291   clock uncertainty
                                  0.000000   20.296291   clock reconvergence pessimism
                                  0.206634   20.502926   library recovery time
                                             20.502926   data required time
---------------------------------------------------------------------------------------------
                                             20.502926   data required time
                                             -4.850356   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652572   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350272    0.001633    4.850256 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850256   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000171   20.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296976   clock uncertainty
                                  0.000000   20.296976   clock reconvergence pessimism
                                  0.206760   20.503736   library recovery time
                                             20.503736   data required time
---------------------------------------------------------------------------------------------
                                             20.503736   data required time
                                             -4.850256   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653481   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350270    0.001538    4.850162 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850162   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000158   20.546963 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296963   clock uncertainty
                                  0.000000   20.296963   clock reconvergence pessimism
                                  0.206760   20.503723   library recovery time
                                             20.503723   data required time
---------------------------------------------------------------------------------------------
                                             20.503723   data required time
                                             -4.850162   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653563   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350267    0.001303    4.849926 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849926   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000114   20.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296919   clock uncertainty
                                  0.000000   20.296919   clock reconvergence pessimism
                                  0.206761   20.503679   library recovery time
                                             20.503679   data required time
---------------------------------------------------------------------------------------------
                                             20.503679   data required time
                                             -4.849926   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653752   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350266    0.001188    4.849812 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849812   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000163   20.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296968   clock uncertainty
                                  0.000000   20.296968   clock reconvergence pessimism
                                  0.206761   20.503729   library recovery time
                                             20.503729   data required time
---------------------------------------------------------------------------------------------
                                             20.503729   data required time
                                             -4.849812   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653917   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298574    0.000558    4.399395 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.399395   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000064   20.546190 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296190   clock uncertainty
                                  0.000000   20.296190   clock reconvergence pessimism
                                  0.211612   20.507803   library recovery time
                                             20.507803   data required time
---------------------------------------------------------------------------------------------
                                             20.507803   data required time
                                             -4.399395   data arrival time
---------------------------------------------------------------------------------------------
                                             16.108408   slack (MET)



