# SVA2SMT
A sample demo that translates SystemVerilog assertions into SMT-LIB2 format constraints, modeled with instantiation_variable_timestate_spacestate named.

A simple compilation principle project involving lexical parsing, ast node construction, statement translation
