Analysis & Synthesis report for IterMultDiv
Sat Apr 29 00:43:50 2017
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IterMultDiv|IterMultCore:mult_core|MultCtrlUnit:control_unit|s_state
  9. State Machine - |IterMultDiv|MainCtrlUnit:main_ctrl_unit|s_state
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: IterMultCore:mult_core
 13. Parameter Settings for User Entity Instance: IterMultCore:mult_core|MultCtrlUnit:control_unit
 14. Parameter Settings for User Entity Instance: IterMultCore:mult_core|ShiftRegN:multiplicand_reg
 15. Parameter Settings for User Entity Instance: IterMultCore:mult_core|ShiftRegN:multiplier_reg
 16. Parameter Settings for User Entity Instance: IterMultCore:mult_core|AddSubRegN:result_acc
 17. Parameter Settings for User Entity Instance: IterDivCore:div_core
 18. Port Connectivity Checks: "IterMultCore:mult_core|AddSubRegN:result_acc"
 19. Port Connectivity Checks: "IterMultCore:mult_core|ShiftRegN:multiplier_reg"
 20. Port Connectivity Checks: "IterMultCore:mult_core|ShiftRegN:multiplicand_reg"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 29 00:43:49 2017       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; IterMultDiv                                 ;
; Top-level Entity Name              ; IterMultDiv                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 108                                         ;
;     Total combinational functions  ; 91                                          ;
;     Dedicated logic registers      ; 96                                          ;
; Total registers                    ; 96                                          ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; IterMultDiv        ; IterMultDiv        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+
; AddSubRegN.vhd                   ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/AddSubRegN.vhd   ;         ;
; IterDivCore.vhd                  ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/IterDivCore.vhd  ;         ;
; IterMultCore.vhd                 ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/IterMultCore.vhd ;         ;
; IterMultDiv.vhd                  ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd  ;         ;
; MainCtrlUnit.vhd                 ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/MainCtrlUnit.vhd ;         ;
; MultCtrlUnit.vhd                 ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd ;         ;
; ShiftRegN.vhd                    ; yes             ; User VHDL File  ; C:/altera/docs/Aula9/Parte2/ShiftRegN.vhd    ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 108            ;
;                                             ;                ;
; Total combinational functions               ; 91             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 19             ;
;     -- 3 input functions                    ; 48             ;
;     -- <=2 input functions                  ; 24             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 76             ;
;     -- arithmetic mode                      ; 15             ;
;                                             ;                ;
; Total registers                             ; 96             ;
;     -- Dedicated logic registers            ; 96             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 46             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 97             ;
; Total fan-out                               ; 606            ;
; Average fan-out                             ; 2.17           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                            ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; |IterMultDiv                       ; 91 (18)           ; 96 (35)      ; 0           ; 0            ; 0       ; 0         ; 46   ; 0            ; |IterMultDiv                                                   ; work         ;
;    |IterMultCore:mult_core|        ; 61 (0)            ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IterMultDiv|IterMultCore:mult_core                            ; work         ;
;       |AddSubRegN:result_acc|      ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IterMultDiv|IterMultCore:mult_core|AddSubRegN:result_acc      ; work         ;
;       |MultCtrlUnit:control_unit|  ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IterMultDiv|IterMultCore:mult_core|MultCtrlUnit:control_unit  ; work         ;
;       |ShiftRegN:multiplicand_reg| ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IterMultDiv|IterMultCore:mult_core|ShiftRegN:multiplicand_reg ; work         ;
;       |ShiftRegN:multiplier_reg|   ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IterMultDiv|IterMultCore:mult_core|ShiftRegN:multiplier_reg   ; work         ;
;    |MainCtrlUnit:main_ctrl_unit|   ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IterMultDiv|MainCtrlUnit:main_ctrl_unit                       ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |IterMultDiv|IterMultCore:mult_core|MultCtrlUnit:control_unit|s_state                                 ;
+---------------------+------------------+--------------------+---------------------+-----------------+-----------------+
; Name                ; s_state.ST_SHIFT ; s_state.ST_RES_ACC ; s_state.ST_BIT_TEST ; s_state.ST_INIT ; s_state.ST_IDLE ;
+---------------------+------------------+--------------------+---------------------+-----------------+-----------------+
; s_state.ST_IDLE     ; 0                ; 0                  ; 0                   ; 0               ; 0               ;
; s_state.ST_INIT     ; 0                ; 0                  ; 0                   ; 1               ; 1               ;
; s_state.ST_BIT_TEST ; 0                ; 0                  ; 1                   ; 0               ; 1               ;
; s_state.ST_RES_ACC  ; 0                ; 1                  ; 0                   ; 0               ; 1               ;
; s_state.ST_SHIFT    ; 1                ; 0                  ; 0                   ; 0               ; 1               ;
+---------------------+------------------+--------------------+---------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IterMultDiv|MainCtrlUnit:main_ctrl_unit|s_state                                                                    ;
+-----------------------+---------------------+----------------------+----------------------+-----------------------+-----------------+
; Name                  ; s_state.ST_DIV_WAIT ; s_state.ST_DIV_START ; s_state.ST_MULT_WAIT ; s_state.ST_MULT_START ; s_state.ST_IDLE ;
+-----------------------+---------------------+----------------------+----------------------+-----------------------+-----------------+
; s_state.ST_IDLE       ; 0                   ; 0                    ; 0                    ; 0                     ; 0               ;
; s_state.ST_MULT_START ; 0                   ; 0                    ; 0                    ; 1                     ; 1               ;
; s_state.ST_MULT_WAIT  ; 0                   ; 0                    ; 1                    ; 0                     ; 1               ;
; s_state.ST_DIV_START  ; 0                   ; 1                    ; 0                    ; 0                     ; 1               ;
; s_state.ST_DIV_WAIT   ; 1                   ; 0                    ; 0                    ; 0                     ; 1               ;
+-----------------------+---------------------+----------------------+----------------------+-----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IterMultDiv|IterMultCore:mult_core|ShiftRegN:multiplicand_reg|s_regData[0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IterMultDiv|IterMultCore:mult_core|ShiftRegN:multiplicand_reg|s_regData[12] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |IterMultDiv|IterMultCore:mult_core|ShiftRegN:multiplicand_reg|s_regData[3]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |IterMultDiv|IterMultCore:mult_core|AddSubRegN:result_acc|s_regData[4]       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |IterMultDiv|MainCtrlUnit:main_ctrl_unit|s_state                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterMultCore:mult_core ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; numbits        ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterMultCore:mult_core|MultCtrlUnit:control_unit ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; numbits        ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterMultCore:mult_core|ShiftRegN:multiplicand_reg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterMultCore:mult_core|ShiftRegN:multiplier_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterMultCore:mult_core|AddSubRegN:result_acc ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterDivCore:div_core ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; numbits        ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "IterMultCore:mult_core|AddSubRegN:result_acc" ;
+------------+-------+----------+------------------------------------------+
; Port       ; Type  ; Severity ; Details                                  ;
+------------+-------+----------+------------------------------------------+
; asyncreset ; Input ; Info     ; Stuck at GND                             ;
; loaddata   ; Input ; Info     ; Stuck at GND                             ;
; addsub_n   ; Input ; Info     ; Stuck at VCC                             ;
+------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterMultCore:mult_core|ShiftRegN:multiplier_reg"                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; asyncreset       ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; shiftleft        ; Input  ; Info     ; Stuck at GND                                                                        ;
; shleftserin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shrightserin     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pardataout[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterMultCore:mult_core|ShiftRegN:multiplicand_reg" ;
+------------------+-------+----------+-----------------------------------------+
; Port             ; Type  ; Severity ; Details                                 ;
+------------------+-------+----------+-----------------------------------------+
; asyncreset       ; Input ; Info     ; Stuck at GND                            ;
; enable           ; Input ; Info     ; Stuck at VCC                            ;
; shiftright       ; Input ; Info     ; Stuck at GND                            ;
; shleftserin      ; Input ; Info     ; Stuck at GND                            ;
; shrightserin     ; Input ; Info     ; Stuck at GND                            ;
; pardatain[15..8] ; Input ; Info     ; Stuck at GND                            ;
+------------------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 96                          ;
;     ENA               ; 14                          ;
;     ENA SCLR          ; 30                          ;
;     SCLR              ; 7                           ;
;     SLD               ; 2                           ;
;     plain             ; 43                          ;
; cycloneiii_lcell_comb ; 93                          ;
;     arith             ; 15                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 78                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 2.50                        ;
; Average LUT depth     ; 1.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Sat Apr 29 00:43:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IterMultDiv -c IterMultDiv
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file addsubregn.vhd
    Info (12022): Found design unit 1: AddSubRegN-Behavioral File: C:/altera/docs/Aula9/Parte2/AddSubRegN.vhd Line: 18
    Info (12023): Found entity 1: AddSubRegN File: C:/altera/docs/Aula9/Parte2/AddSubRegN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clkdividern.vhd
    Info (12022): Found design unit 1: ClkDividerN-Behavioral File: C:/altera/docs/Aula9/Parte2/ClkDividerN.vhd Line: 11
    Info (12023): Found entity 1: ClkDividerN File: C:/altera/docs/Aula9/Parte2/ClkDividerN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iterdivcore.vhd
    Info (12022): Found design unit 1: IterDivCore-Structural File: C:/altera/docs/Aula9/Parte2/IterDivCore.vhd Line: 17
    Info (12023): Found entity 1: IterDivCore File: C:/altera/docs/Aula9/Parte2/IterDivCore.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file itermultcore.vhd
    Info (12022): Found design unit 1: IterMultCore-Structural File: C:/altera/docs/Aula9/Parte2/IterMultCore.vhd Line: 16
    Info (12023): Found entity 1: IterMultCore File: C:/altera/docs/Aula9/Parte2/IterMultCore.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file itermultdiv.vhd
    Info (12022): Found design unit 1: IterMultDiv-Structural File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 12
    Info (12023): Found entity 1: IterMultDiv File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file itermultdiv_tb.vhd
    Info (12022): Found design unit 1: IterMultDiv_Tb-Stimulus File: C:/altera/docs/Aula9/Parte2/IterMultDiv_Tb.vhd Line: 7
    Info (12023): Found entity 1: IterMultDiv_Tb File: C:/altera/docs/Aula9/Parte2/IterMultDiv_Tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mainctrlunit.vhd
    Info (12022): Found design unit 1: MainCtrlUnit-Behavioral File: C:/altera/docs/Aula9/Parte2/MainCtrlUnit.vhd Line: 17
    Info (12023): Found entity 1: MainCtrlUnit File: C:/altera/docs/Aula9/Parte2/MainCtrlUnit.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file multctrlunit.vhd
    Info (12022): Found design unit 1: MultCtrlUnit-Behavioral_4Proc_AsyncOut File: C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd Line: 23
    Info (12022): Found design unit 2: MultCtrlUnit-Behavioral_1Proc_SyncOut File: C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd Line: 123
    Info (12023): Found entity 1: MultCtrlUnit File: C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shiftregn.vhd
    Info (12022): Found design unit 1: ShiftRegN-Behavioral File: C:/altera/docs/Aula9/Parte2/ShiftRegN.vhd Line: 19
    Info (12023): Found entity 1: ShiftRegN File: C:/altera/docs/Aula9/Parte2/ShiftRegN.vhd Line: 4
Info (12127): Elaborating entity "IterMultDiv" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[7..4]" at IterMultDiv.vhd(9) File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
Info (12129): Elaborating entity "MainCtrlUnit" using architecture "A:behavioral" for hierarchy "MainCtrlUnit:main_ctrl_unit" File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 41
Info (12129): Elaborating entity "IterMultCore" using architecture "A:structural" for hierarchy "IterMultCore:mult_core" File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 52
Info (12129): Elaborating entity "MultCtrlUnit" using architecture "A:behavioral_1proc_syncout" for hierarchy "IterMultCore:mult_core|MultCtrlUnit:control_unit" File: C:/altera/docs/Aula9/Parte2/IterMultCore.vhd Line: 26
Info (12129): Elaborating entity "ShiftRegN" using architecture "A:behavioral" for hierarchy "IterMultCore:mult_core|ShiftRegN:multiplicand_reg" File: C:/altera/docs/Aula9/Parte2/IterMultCore.vhd Line: 41
Info (12129): Elaborating entity "ShiftRegN" using architecture "A:behavioral" for hierarchy "IterMultCore:mult_core|ShiftRegN:multiplier_reg" File: C:/altera/docs/Aula9/Parte2/IterMultCore.vhd Line: 55
Info (12129): Elaborating entity "AddSubRegN" using architecture "A:behavioral" for hierarchy "IterMultCore:mult_core|AddSubRegN:result_acc" File: C:/altera/docs/Aula9/Parte2/IterMultCore.vhd Line: 69
Info (12129): Elaborating entity "IterDivCore" using architecture "A:structural" for hierarchy "IterDivCore:div_core" File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 65
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
    Warning (13410): Pin "LEDG[3]" is stuck at VCC File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd Line: 7
Info (21057): Implemented 155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 109 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 859 megabytes
    Info: Processing ended: Sat Apr 29 00:43:50 2017
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:28


