.rtl_screen -top_module {top} -include_path {<E:/A_university_study_E/FPGA/PDS/PDS_project/I2S>} -design_files {<E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v|work><E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v|work><E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v|work><E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v|work><E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v|work>}