{
  "unstable-2018-09-01": {
    "type": "catalogRender",
    "schema": 1,
    "eval": {
      "version": "unstable-2018-09-01",
      "pname": "vhd2vl",
      "name": "vhd2vl-unstable-2018-09-01",
      "system": "x86_64-linux",
      "outputs": {
        "out": "/nix/store/03br8icp9yahp9jqdnv8n2xf4vd08vxv-vhd2vl-unstable-2018-09-01"
      },
      "meta": {
        "outputsToInstall": [
          "out"
        ],
        "description": "VHDL to Verilog converter",
        "position": "/nix/store/626qldjl59n3cx00l2sd86734vdj99pk-source/pkgs/applications/science/electronics/vhd2vl/default.nix:47",
        "unfree": false
      }
    },
    "element": {
      "attrPath": "legacyPackages.x86_64-linux.staging.vhd2vl",
      "originalUrl": "flake:floxpkgs",
      "outputs": null,
      "storePaths": [
        "/nix/store/03br8icp9yahp9jqdnv8n2xf4vd08vxv-vhd2vl-unstable-2018-09-01"
      ],
      "url": "github:flox/floxpkgs/4080fdcc788253bca716d559e952ccfb873ebf11"
    },
    "source": {
      "locked": {
        "revCount": 348586,
        "lastModified": 1643204384
      }
    }
  }
}
