

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0'
================================================================
* Date:           Fri Jun  7 16:43:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3847|     3847|  19.235 us|  19.235 us|  3847|  3847|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_loop_for_ap_0  |     3845|     3845|         9|          3|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 13 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln15 = store i3 0, i3 %n_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 17 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln17 = store i9 0, i9 %y" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 18 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i1"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln15 = icmp_eq  i11 %indvar_flatten_load, i11 1280" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln15 = add i11 %indvar_flatten_load, i11 1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 22 'add' 'add_ln15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc45.i, void %for.body4.i9.preheader.exitStub" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 23 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y_load = load i9 %y" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 24 'load' 'y_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_1_load = load i3 %n_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 25 'load' 'n_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%icmp_ln17 = icmp_eq  i9 %y_load, i9 320" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 26 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i9 0, i9 %y_load" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 27 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%add_ln15_2 = add i3 %n_1_load, i3 1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 28 'add' 'add_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.20ns)   --->   "%select_ln15_1 = select i1 %icmp_ln17, i3 %add_ln15_2, i3 %n_1_load" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 29 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i3 %select_ln15_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 30 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln15_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 31 'trunc' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 32 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%empty_159 = add i4 %p_shl2, i4 %zext_ln15_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 33 'add' 'empty_159' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast149 = zext i4 %empty_159" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 34 'zext' 'p_cast149' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Weights_addr_1 = getelementptr i16 %Weights, i64 0, i64 %p_cast149" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 35 'getelementptr' 'Weights_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 36 'load' 'Weights_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %select_ln15" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 37 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%OutPadConv0_addr = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln17" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 38 'getelementptr' 'OutPadConv0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%OutPadConv0_load = load i9 %OutPadConv0_addr" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 39 'load' 'OutPadConv0_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln23_1 = add i9 %select_ln15, i9 1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 40 'add' 'add_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i9 %add_ln23_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 41 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_1 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 42 'getelementptr' 'OutPadConv0_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 43 'load' 'OutPadConv0_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln15 = store i11 %add_ln15, i11 %indvar_flatten" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 44 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln15 = store i3 %select_ln15_1, i3 %n_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln17 = store i9 %add_ln23_1, i9 %y" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 46 'store' 'store_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_159" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 47 'zext' 'p_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 48 'load' 'Weights_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %Weights_load_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 49 'sext' 'sext_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%OutPadConv0_load = load i9 %OutPadConv0_addr" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 50 'load' 'OutPadConv0_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i16 %OutPadConv0_load" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 51 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.38ns)   --->   "%mul_ln23 = mul i24 %sext_ln23_1, i24 %sext_ln23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 52 'mul' 'mul_ln23' <Predicate = (!icmp_ln15)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln23 = add i5 %p_cast, i5 1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 53 'add' 'add_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %add_ln23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 54 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Weights_addr_2 = getelementptr i16 %Weights, i64 0, i64 %zext_ln23_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 55 'getelementptr' 'Weights_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 56 'load' 'Weights_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 57 'load' 'OutPadConv0_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln23, i32 8, i32 23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 58 'partselect' 'tmp_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln23_3 = add i5 %p_cast, i5 2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 59 'add' 'add_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %add_ln23_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 60 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln23_4 = add i9 %select_ln15, i9 2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 61 'add' 'add_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i9 %add_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 62 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%Weights_addr_3 = getelementptr i16 %Weights, i64 0, i64 %zext_ln23_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 63 'getelementptr' 'Weights_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 64 'load' 'Weights_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_2 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 65 'getelementptr' 'OutPadConv0_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 66 'load' 'OutPadConv0_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln23_7 = add i9 %select_ln15, i9 3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 67 'add' 'add_ln23_7' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i9 %add_ln23_7" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 68 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_3 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_6" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 69 'getelementptr' 'OutPadConv0_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 70 'load' 'OutPadConv0_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 71 'load' 'Weights_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %Weights_load_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 72 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i16 %OutPadConv0_load_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 73 'sext' 'sext_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 74 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_2)   --->   "%mul_ln23_1 = mul i24 %sext_ln23_3, i24 %sext_ln23_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 74 'mul' 'mul_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 75 'load' 'Weights_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 76 [1/2] (1.23ns)   --->   "%OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 76 'load' 'OutPadConv0_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln23_6 = add i5 %p_cast, i5 3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 77 'add' 'add_ln23_6' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i5 %add_ln23_6" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 78 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%Weights_addr_4 = getelementptr i16 %Weights, i64 0, i64 %zext_ln23_5" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 79 'getelementptr' 'Weights_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 80 'load' 'Weights_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 81 [1/2] (1.23ns)   --->   "%OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 81 'load' 'OutPadConv0_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln23_9 = add i5 %p_cast, i5 4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 82 'add' 'add_ln23_9' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i5 %add_ln23_9" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 83 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln23_10 = add i9 %select_ln15, i9 4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 84 'add' 'add_ln23_10' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i9 %add_ln23_10" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 85 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%Weights_addr_5 = getelementptr i16 %Weights, i64 0, i64 %zext_ln23_7" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 86 'getelementptr' 'Weights_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 87 'load' 'Weights_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_4 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_8" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 88 'getelementptr' 'OutPadConv0_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.23ns)   --->   "%OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 89 'load' 'OutPadConv0_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 90 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_2)   --->   "%mul_ln23_1 = mul i24 %sext_ln23_3, i24 %sext_ln23_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 90 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i16 %Weights_load_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 91 'sext' 'sext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i16 %OutPadConv0_load_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 92 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_5)   --->   "%mul_ln23_2 = mul i24 %sext_ln23_5, i24 %sext_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 93 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 94 'load' 'Weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 95 'load' 'Weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 96 [1/2] (1.23ns)   --->   "%OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 96 'load' 'OutPadConv0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_2)   --->   "%mul_ln23_1 = mul i24 %sext_ln23_3, i24 %sext_ln23_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 97 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_2 = add i24 %shl_ln, i24 %mul_ln23_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 99 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_5)   --->   "%mul_ln23_2 = mul i24 %sext_ln23_5, i24 %sext_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 100 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i16 %Weights_load_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 101 'sext' 'sext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i16 %OutPadConv0_load_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 102 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_8)   --->   "%mul_ln23_3 = mul i24 %sext_ln23_7, i24 %sext_ln23_6" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 103 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_2 = add i24 %shl_ln, i24 %mul_ln23_1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 104 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_5)   --->   "%mul_ln23_2 = mul i24 %sext_ln23_5, i24 %sext_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 105 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_2, i32 8, i32 23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 106 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 107 'bitconcatenate' 'shl_ln23_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_5 = add i24 %shl_ln23_1, i24 %mul_ln23_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 108 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_8)   --->   "%mul_ln23_3 = mul i24 %sext_ln23_7, i24 %sext_ln23_6" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 109 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i16 %Weights_load_5" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 110 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln23_9 = sext i16 %OutPadConv0_load_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 111 'sext' 'sext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_11)   --->   "%mul_ln23_4 = mul i24 %sext_ln23_9, i24 %sext_ln23_8" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 112 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %select_ln15_1" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 113 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.78ns)   --->   "%arrayidx3_sum = add i5 %zext_ln15, i5 20" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 114 'add' 'arrayidx3_sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%arrayidx3_sum_cast = zext i5 %arrayidx3_sum" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 115 'zext' 'arrayidx3_sum_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx3_sum_cast" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 116 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 117 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_5 = add i24 %shl_ln23_1, i24 %mul_ln23_2" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 118 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_8)   --->   "%mul_ln23_3 = mul i24 %sext_ln23_7, i24 %sext_ln23_6" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 119 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_5, i32 8, i32 23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 120 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln23_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 121 'bitconcatenate' 'shl_ln23_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_8 = add i24 %shl_ln23_2, i24 %mul_ln23_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 122 'add' 'add_ln23_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_11)   --->   "%mul_ln23_4 = mul i24 %sext_ln23_9, i24 %sext_ln23_8" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 123 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 124 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 124 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 125 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_8 = add i24 %shl_ln23_2, i24 %mul_ln23_3" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 125 'add' 'add_ln23_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_11)   --->   "%mul_ln23_4 = mul i24 %sext_ln23_9, i24 %sext_ln23_8" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 126 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_8, i32 8, i32 23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 127 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln23_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 128 'bitconcatenate' 'shl_ln23_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_11 = add i24 %shl_ln23_3, i24 %mul_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 129 'add' 'add_ln23_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.09>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_loop_for_ap_0_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i = sext i16 %Weights_load" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 132 'sext' 'conv_i_i13_i93_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 133 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 134 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty, i6 0" [Conv.cpp:15->CNN.cpp:32]   --->   Operation 135 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %p_shl1" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 136 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 137 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_11 = add i24 %shl_ln23_3, i24 %mul_ln23_4" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 138 'add' 'add_ln23_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_11, i32 8, i32 23" [Conv.cpp:23->CNN.cpp:32]   --->   Operation 139 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i16 %s" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 140 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.85ns)   --->   "%add_ln25 = add i17 %sext_ln25, i17 %conv_i_i13_i93_i" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 141 'add' 'add_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln25, i32 16" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 142 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.77ns)   --->   "%add_ln25_3 = add i9 %zext_ln23, i9 %select_ln15" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 143 'add' 'add_ln25_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i9 %add_ln25_3" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 144 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.78ns)   --->   "%add_ln25_1 = add i11 %zext_ln25, i11 %p_shl_cast" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 145 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i11 %add_ln25_1" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 146 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%OutConv0_addr = getelementptr i16 %OutConv0, i64 0, i64 %zext_ln25_1" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 147 'getelementptr' 'OutConv0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.85ns)   --->   "%add_ln25_2 = add i16 %Weights_load, i16 %s" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 148 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.35ns)   --->   "%select_ln25 = select i1 %tmp, i16 0, i16 %add_ln25_2" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 149 'select' 'select_ln25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (1.23ns)   --->   "%store_ln25 = store i16 %select_ln25, i11 %OutConv0_addr" [Conv.cpp:25->CNN.cpp:32]   --->   Operation 150 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body4.i1" [Conv.cpp:17->CNN.cpp:32]   --->   Operation 151 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.614ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', Conv.cpp:17->CNN.cpp:32) of constant 0 on local variable 'y', Conv.cpp:17->CNN.cpp:32 [10]  (0.427 ns)
	'load' operation 9 bit ('y_load', Conv.cpp:17->CNN.cpp:32) on local variable 'y', Conv.cpp:17->CNN.cpp:32 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln17', Conv.cpp:17->CNN.cpp:32) [22]  (0.776 ns)
	'select' operation 9 bit ('select_ln15', Conv.cpp:15->CNN.cpp:32) [23]  (0.398 ns)
	'add' operation 9 bit ('add_ln23_1', Conv.cpp:23->CNN.cpp:32) [53]  (0.776 ns)
	'getelementptr' operation 9 bit ('OutPadConv0_addr_1', Conv.cpp:23->CNN.cpp:32) [58]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv0_load_1', Conv.cpp:23->CNN.cpp:32) on array 'OutPadConv0' [59]  (1.237 ns)

 <State 2>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_1', Conv.cpp:23->CNN.cpp:32) on array 'Weights' [43]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln23', Conv.cpp:23->CNN.cpp:32) [50]  (2.380 ns)

 <State 3>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_2', Conv.cpp:23->CNN.cpp:32) on array 'Weights' [56]  (1.237 ns)
	'mul' operation 24 bit of DSP[64] ('mul_ln23_1', Conv.cpp:23->CNN.cpp:32) [61]  (0.996 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_4', Conv.cpp:23->CNN.cpp:32) on array 'Weights' [84]  (1.237 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[78] ('mul_ln23_2', Conv.cpp:23->CNN.cpp:32) [75]  (0.996 ns)

 <State 6>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[64] ('add_ln23_2', Conv.cpp:23->CNN.cpp:32) [64]  (0.645 ns)
	'add' operation 24 bit of DSP[78] ('add_ln23_5', Conv.cpp:23->CNN.cpp:32) [78]  (0.645 ns)

 <State 7>: 2.026ns
The critical path consists of the following:
	'add' operation 5 bit ('arrayidx3_sum', Conv.cpp:15->CNN.cpp:32) [33]  (0.789 ns)
	'getelementptr' operation 14 bit ('Weights_addr', Conv.cpp:15->CNN.cpp:32) [35]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', Conv.cpp:15->CNN.cpp:32) on array 'Weights' [36]  (1.237 ns)

 <State 8>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[92] ('add_ln23_8', Conv.cpp:23->CNN.cpp:32) [92]  (0.645 ns)
	'add' operation 24 bit of DSP[106] ('add_ln23_11', Conv.cpp:23->CNN.cpp:32) [106]  (0.645 ns)

 <State 9>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[106] ('add_ln23_11', Conv.cpp:23->CNN.cpp:32) [106]  (0.645 ns)
	'add' operation 17 bit ('add_ln25', Conv.cpp:25->CNN.cpp:32) [109]  (0.853 ns)
	'select' operation 16 bit ('select_ln25', Conv.cpp:25->CNN.cpp:32) [117]  (0.357 ns)
	'store' operation 0 bit ('store_ln25', Conv.cpp:25->CNN.cpp:32) of variable 'select_ln25', Conv.cpp:25->CNN.cpp:32 on array 'OutConv0' [118]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
