INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_512x8b'...
Applying external generics to 'fifo_512x8b'...
Delivering associated files for 'fifo_512x8b'...
Delivering EJava files for 'fifo_512x8b'...
Generating implementation netlist for 'fifo_512x8b'...
INFO:sim - Pre-processing HDL files for 'fifo_512x8b'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_512x8b'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_512x8b'...
Writing Verilog behavioral simulation model for 'fifo_512x8b'...
WARNING:sim - Overwriting existing file
   F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b/do
   c/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b
Delivered 1 file into directory
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_512x8b'...
Generating metadata file...
Generating ISE project file for 'fifo_512x8b'...
Generating ISE project...
XCO file found: fifo_512x8b.xco
XMDF file found: fifo_512x8b_xmdf.tcl
Adding
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.asy
-view all -origin_type imported
Adding
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.ngc
-view all -origin_type created
Checking file
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.ngc"
for project device match ...
File
"F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.ngc"
device information matches project device.
Adding
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.sym
-view all -origin_type imported
Adding
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/ipcore_dir/tmp/_cg/fifo_512x8b.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_512x8b"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_512x8b'.
