
NRF_and_LoRa_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000713c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08007248  08007248  00017248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b60  08007b60  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  08007b60  08007b60  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b60  08007b60  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b60  08007b60  00017b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b64  08007b64  00017b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08007b68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000810  200000ac  08007c14  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008bc  08007c14  000208bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017a2d  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003032  00000000  00000000  00037b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  0003ab38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001260  00000000  00000000  0003bea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199f4  00000000  00000000  0003d100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001801f  00000000  00000000  00056af4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090478  00000000  00000000  0006eb13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fef8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005618  00000000  00000000  000fefe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ac 	.word	0x200000ac
 8000128:	00000000 	.word	0x00000000
 800012c:	08007230 	.word	0x08007230

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b0 	.word	0x200000b0
 8000148:	08007230 	.word	0x08007230

0800014c <LoRa_RX>:
extern bool flag_command_received;			// Flag show status receive data (completed/not completed)
extern char uart_rx_data[50];				// Main rx buffer data

//----------------------------------------------------------------------------------------
void LoRa_RX(bool flag)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08a      	sub	sp, #40	; 0x28
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;								// Trigger variable
	char str_1[20] = {0};
 8000156:	2300      	movs	r3, #0
 8000158:	617b      	str	r3, [r7, #20]
 800015a:	f107 0318 	add.w	r3, r7, #24
 800015e:	2200      	movs	r2, #0
 8000160:	601a      	str	r2, [r3, #0]
 8000162:	605a      	str	r2, [r3, #4]
 8000164:	609a      	str	r2, [r3, #8]
 8000166:	60da      	str	r2, [r3, #12]

	if((flag_first_time == true) && (flag == true))					// Do it only first time (init)
 8000168:	4b41      	ldr	r3, [pc, #260]	; (8000270 <LoRa_RX+0x124>)
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	2b00      	cmp	r3, #0
 800016e:	d02d      	beq.n	80001cc <LoRa_RX+0x80>
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	2b00      	cmp	r3, #0
 8000174:	d02a      	beq.n	80001cc <LoRa_RX+0x80>
	{
		// state_machine
		HAL_Delay(100);
 8000176:	2064      	movs	r0, #100	; 0x64
 8000178:	f003 f8f0 	bl	800335c <HAL_Delay>
		init_lora_RX();
 800017c:	f000 fa1e 	bl	80005bc <init_lora_RX>
		HAL_Delay(500);
 8000180:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000184:	f003 f8ea 	bl	800335c <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 8000188:	2110      	movs	r1, #16
 800018a:	2000      	movs	r0, #0
 800018c:	f001 fa08 	bl	80015a0 <ssd1306_SetCursor>
		strcpy(str_1, "RX data: ");
 8000190:	f107 0314 	add.w	r3, r7, #20
 8000194:	4a37      	ldr	r2, [pc, #220]	; (8000274 <LoRa_RX+0x128>)
 8000196:	ca07      	ldmia	r2, {r0, r1, r2}
 8000198:	c303      	stmia	r3!, {r0, r1}
 800019a:	801a      	strh	r2, [r3, #0]
		ssd1306_WriteString(str_1,  Font_7x10, White);
 800019c:	4a36      	ldr	r2, [pc, #216]	; (8000278 <LoRa_RX+0x12c>)
 800019e:	f107 0014 	add.w	r0, r7, #20
 80001a2:	2301      	movs	r3, #1
 80001a4:	ca06      	ldmia	r2, {r1, r2}
 80001a6:	f001 f9d5 	bl	8001554 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80001aa:	f001 f8c3 	bl	8001334 <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);
 80001ae:	2201      	movs	r2, #1
 80001b0:	4932      	ldr	r1, [pc, #200]	; (800027c <LoRa_RX+0x130>)
 80001b2:	4833      	ldr	r0, [pc, #204]	; (8000280 <LoRa_RX+0x134>)
 80001b4:	f005 ff3b 	bl	800602e <HAL_UART_Receive_IT>
		memset(str_1, 0, sizeof(str_1));
 80001b8:	f107 0314 	add.w	r3, r7, #20
 80001bc:	2214      	movs	r2, #20
 80001be:	2100      	movs	r1, #0
 80001c0:	4618      	mov	r0, r3
 80001c2:	f006 fb95 	bl	80068f0 <memset>
		flag_first_time = false;
 80001c6:	4b2a      	ldr	r3, [pc, #168]	; (8000270 <LoRa_RX+0x124>)
 80001c8:	2200      	movs	r2, #0
 80001ca:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))				// Do it when data was received
 80001cc:	4b28      	ldr	r3, [pc, #160]	; (8000270 <LoRa_RX+0x124>)
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	f083 0301 	eor.w	r3, r3, #1
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d03c      	beq.n	8000254 <LoRa_RX+0x108>
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d039      	beq.n	8000254 <LoRa_RX+0x108>
	{
		if(flag_command_received == true)							// If data is ready
 80001e0:	4b28      	ldr	r3, [pc, #160]	; (8000284 <LoRa_RX+0x138>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d035      	beq.n	8000254 <LoRa_RX+0x108>
		{
			// Data receive
			// Clean data part on OLED
			char clearn_array[10] = "         ";
 80001e8:	4a27      	ldr	r2, [pc, #156]	; (8000288 <LoRa_RX+0x13c>)
 80001ea:	f107 0308 	add.w	r3, r7, #8
 80001ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80001f0:	c303      	stmia	r3!, {r0, r1}
 80001f2:	801a      	strh	r2, [r3, #0]
			ssd1306_SetCursor(60, 16);
 80001f4:	2110      	movs	r1, #16
 80001f6:	203c      	movs	r0, #60	; 0x3c
 80001f8:	f001 f9d2 	bl	80015a0 <ssd1306_SetCursor>
			ssd1306_WriteString(clearn_array,  Font_7x10, White);
 80001fc:	4a1e      	ldr	r2, [pc, #120]	; (8000278 <LoRa_RX+0x12c>)
 80001fe:	f107 0008 	add.w	r0, r7, #8
 8000202:	2301      	movs	r3, #1
 8000204:	ca06      	ldmia	r2, {r1, r2}
 8000206:	f001 f9a5 	bl	8001554 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 800020a:	f001 f893 	bl	8001334 <ssd1306_UpdateScreen>

			// Print received data
			ssd1306_SetCursor(60, 16);
 800020e:	2110      	movs	r1, #16
 8000210:	203c      	movs	r0, #60	; 0x3c
 8000212:	f001 f9c5 	bl	80015a0 <ssd1306_SetCursor>
			strcpy(str_1, uart_rx_data);
 8000216:	f107 0314 	add.w	r3, r7, #20
 800021a:	491c      	ldr	r1, [pc, #112]	; (800028c <LoRa_RX+0x140>)
 800021c:	4618      	mov	r0, r3
 800021e:	f006 fc54 	bl	8006aca <strcpy>
			ssd1306_WriteString(str_1,  Font_7x10, White);
 8000222:	4a15      	ldr	r2, [pc, #84]	; (8000278 <LoRa_RX+0x12c>)
 8000224:	f107 0014 	add.w	r0, r7, #20
 8000228:	2301      	movs	r3, #1
 800022a:	ca06      	ldmia	r2, {r1, r2}
 800022c:	f001 f992 	bl	8001554 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8000230:	f001 f880 	bl	8001334 <ssd1306_UpdateScreen>

			HAL_Delay(100);
 8000234:	2064      	movs	r0, #100	; 0x64
 8000236:	f003 f891 	bl	800335c <HAL_Delay>
			memset(uart_rx_data, 0, sizeof(uart_rx_data));
 800023a:	2232      	movs	r2, #50	; 0x32
 800023c:	2100      	movs	r1, #0
 800023e:	4813      	ldr	r0, [pc, #76]	; (800028c <LoRa_RX+0x140>)
 8000240:	f006 fb56 	bl	80068f0 <memset>
			flag_command_received = false;
 8000244:	4b0f      	ldr	r3, [pc, #60]	; (8000284 <LoRa_RX+0x138>)
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]

			HAL_UART_Receive_IT(&huart1, str, 1);				// Start interrupt again
 800024a:	2201      	movs	r2, #1
 800024c:	490b      	ldr	r1, [pc, #44]	; (800027c <LoRa_RX+0x130>)
 800024e:	480c      	ldr	r0, [pc, #48]	; (8000280 <LoRa_RX+0x134>)
 8000250:	f005 feed 	bl	800602e <HAL_UART_Receive_IT>
		}
	}
	if(flag == false)
 8000254:	79fb      	ldrb	r3, [r7, #7]
 8000256:	f083 0301 	eor.w	r3, r3, #1
 800025a:	b2db      	uxtb	r3, r3
 800025c:	2b00      	cmp	r3, #0
 800025e:	d002      	beq.n	8000266 <LoRa_RX+0x11a>
	{
		flag_first_time = true;
 8000260:	4b03      	ldr	r3, [pc, #12]	; (8000270 <LoRa_RX+0x124>)
 8000262:	2201      	movs	r2, #1
 8000264:	701a      	strb	r2, [r3, #0]
	}
}
 8000266:	bf00      	nop
 8000268:	3728      	adds	r7, #40	; 0x28
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	20000000 	.word	0x20000000
 8000274:	08007248 	.word	0x08007248
 8000278:	20000014 	.word	0x20000014
 800027c:	20000588 	.word	0x20000588
 8000280:	20000638 	.word	0x20000638
 8000284:	20000589 	.word	0x20000589
 8000288:	08007254 	.word	0x08007254
 800028c:	20000554 	.word	0x20000554

08000290 <LoRa_TX>:
//----------------------------------------------------------------------------------------
void LoRa_TX(bool flag)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b088      	sub	sp, #32
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;						// Trigger variable
	static int transmit_count = 0;							// Variable for transmit
	char str_1[20] = {0};
 800029a:	2300      	movs	r3, #0
 800029c:	60bb      	str	r3, [r7, #8]
 800029e:	f107 030c 	add.w	r3, r7, #12
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]

	if((flag_first_time == true) && (flag == true))			// Do it only first time (init)
 80002ac:	4b37      	ldr	r3, [pc, #220]	; (800038c <LoRa_TX+0xfc>)
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d026      	beq.n	8000302 <LoRa_TX+0x72>
 80002b4:	79fb      	ldrb	r3, [r7, #7]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d023      	beq.n	8000302 <LoRa_TX+0x72>
	{
		HAL_Delay(100);
 80002ba:	2064      	movs	r0, #100	; 0x64
 80002bc:	f003 f84e 	bl	800335c <HAL_Delay>
		init_lora_TX();
 80002c0:	f000 f934 	bl	800052c <init_lora_TX>
		HAL_Delay(500);
 80002c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002c8:	f003 f848 	bl	800335c <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 80002cc:	2110      	movs	r1, #16
 80002ce:	2000      	movs	r0, #0
 80002d0:	f001 f966 	bl	80015a0 <ssd1306_SetCursor>
		strcpy(str_1, "TX data: ");
 80002d4:	f107 0308 	add.w	r3, r7, #8
 80002d8:	4a2d      	ldr	r2, [pc, #180]	; (8000390 <LoRa_TX+0x100>)
 80002da:	ca07      	ldmia	r2, {r0, r1, r2}
 80002dc:	c303      	stmia	r3!, {r0, r1}
 80002de:	801a      	strh	r2, [r3, #0]
		ssd1306_WriteString(str_1,  Font_7x10, White);
 80002e0:	4a2c      	ldr	r2, [pc, #176]	; (8000394 <LoRa_TX+0x104>)
 80002e2:	f107 0008 	add.w	r0, r7, #8
 80002e6:	2301      	movs	r3, #1
 80002e8:	ca06      	ldmia	r2, {r1, r2}
 80002ea:	f001 f933 	bl	8001554 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80002ee:	f001 f821 	bl	8001334 <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);
 80002f2:	2201      	movs	r2, #1
 80002f4:	4928      	ldr	r1, [pc, #160]	; (8000398 <LoRa_TX+0x108>)
 80002f6:	4829      	ldr	r0, [pc, #164]	; (800039c <LoRa_TX+0x10c>)
 80002f8:	f005 fe99 	bl	800602e <HAL_UART_Receive_IT>
		flag_first_time = false;
 80002fc:	4b23      	ldr	r3, [pc, #140]	; (800038c <LoRa_TX+0xfc>)
 80002fe:	2200      	movs	r2, #0
 8000300:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))		// Repeat it part for transmit data
 8000302:	4b22      	ldr	r3, [pc, #136]	; (800038c <LoRa_TX+0xfc>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	f083 0301 	eor.w	r3, r3, #1
 800030a:	b2db      	uxtb	r3, r3
 800030c:	2b00      	cmp	r3, #0
 800030e:	d02c      	beq.n	800036a <LoRa_TX+0xda>
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d029      	beq.n	800036a <LoRa_TX+0xda>
	{
		int count = lora_transmit_data(transmit_count);
 8000316:	4b22      	ldr	r3, [pc, #136]	; (80003a0 <LoRa_TX+0x110>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4618      	mov	r0, r3
 800031c:	f000 f844 	bl	80003a8 <lora_transmit_data>
 8000320:	61f8      	str	r0, [r7, #28]
		transmit_count ++;
 8000322:	4b1f      	ldr	r3, [pc, #124]	; (80003a0 <LoRa_TX+0x110>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	3301      	adds	r3, #1
 8000328:	4a1d      	ldr	r2, [pc, #116]	; (80003a0 <LoRa_TX+0x110>)
 800032a:	6013      	str	r3, [r2, #0]
		// Print transmeeting data
		memset(str_1, 0, sizeof(str_1));
 800032c:	f107 0308 	add.w	r3, r7, #8
 8000330:	2214      	movs	r2, #20
 8000332:	2100      	movs	r1, #0
 8000334:	4618      	mov	r0, r3
 8000336:	f006 fadb 	bl	80068f0 <memset>
		ssd1306_SetCursor(60, 16);
 800033a:	2110      	movs	r1, #16
 800033c:	203c      	movs	r0, #60	; 0x3c
 800033e:	f001 f92f 	bl	80015a0 <ssd1306_SetCursor>
		sprintf(str_1, "%d", count);
 8000342:	f107 0308 	add.w	r3, r7, #8
 8000346:	69fa      	ldr	r2, [r7, #28]
 8000348:	4916      	ldr	r1, [pc, #88]	; (80003a4 <LoRa_TX+0x114>)
 800034a:	4618      	mov	r0, r3
 800034c:	f006 fb8e 	bl	8006a6c <siprintf>
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000350:	4a10      	ldr	r2, [pc, #64]	; (8000394 <LoRa_TX+0x104>)
 8000352:	f107 0008 	add.w	r0, r7, #8
 8000356:	2301      	movs	r3, #1
 8000358:	ca06      	ldmia	r2, {r1, r2}
 800035a:	f001 f8fb 	bl	8001554 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 800035e:	f000 ffe9 	bl	8001334 <ssd1306_UpdateScreen>

		HAL_Delay(2000);									// Must be more than 1.5 sec
 8000362:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000366:	f002 fff9 	bl	800335c <HAL_Delay>
	}
	if(flag == false)
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	f083 0301 	eor.w	r3, r3, #1
 8000370:	b2db      	uxtb	r3, r3
 8000372:	2b00      	cmp	r3, #0
 8000374:	d005      	beq.n	8000382 <LoRa_TX+0xf2>
	{
		flag_first_time = true;
 8000376:	4b05      	ldr	r3, [pc, #20]	; (800038c <LoRa_TX+0xfc>)
 8000378:	2201      	movs	r2, #1
 800037a:	701a      	strb	r2, [r3, #0]
		transmit_count = 0;
 800037c:	4b08      	ldr	r3, [pc, #32]	; (80003a0 <LoRa_TX+0x110>)
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
	}
}
 8000382:	bf00      	nop
 8000384:	3720      	adds	r7, #32
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	20000001 	.word	0x20000001
 8000390:	08007260 	.word	0x08007260
 8000394:	20000014 	.word	0x20000014
 8000398:	20000588 	.word	0x20000588
 800039c:	20000638 	.word	0x20000638
 80003a0:	200000c8 	.word	0x200000c8
 80003a4:	0800726c 	.word	0x0800726c

080003a8 <lora_transmit_data>:
//----------------------------------------------------------------------------------------
int lora_transmit_data(int transmit_count)    // Rename
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
	static uint8_t data[10] = {0};

	data[5] = '0' + transmit_count%10;
 80003b0:	687a      	ldr	r2, [r7, #4]
 80003b2:	4b48      	ldr	r3, [pc, #288]	; (80004d4 <lora_transmit_data+0x12c>)
 80003b4:	fb83 1302 	smull	r1, r3, r3, r2
 80003b8:	1099      	asrs	r1, r3, #2
 80003ba:	17d3      	asrs	r3, r2, #31
 80003bc:	1ac9      	subs	r1, r1, r3
 80003be:	460b      	mov	r3, r1
 80003c0:	009b      	lsls	r3, r3, #2
 80003c2:	440b      	add	r3, r1
 80003c4:	005b      	lsls	r3, r3, #1
 80003c6:	1ad1      	subs	r1, r2, r3
 80003c8:	b2cb      	uxtb	r3, r1
 80003ca:	3330      	adds	r3, #48	; 0x30
 80003cc:	b2da      	uxtb	r2, r3
 80003ce:	4b42      	ldr	r3, [pc, #264]	; (80004d8 <lora_transmit_data+0x130>)
 80003d0:	715a      	strb	r2, [r3, #5]
	data[4] = '0' + (transmit_count/10) % 10;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4a3f      	ldr	r2, [pc, #252]	; (80004d4 <lora_transmit_data+0x12c>)
 80003d6:	fb82 1203 	smull	r1, r2, r2, r3
 80003da:	1092      	asrs	r2, r2, #2
 80003dc:	17db      	asrs	r3, r3, #31
 80003de:	1ad2      	subs	r2, r2, r3
 80003e0:	4b3c      	ldr	r3, [pc, #240]	; (80004d4 <lora_transmit_data+0x12c>)
 80003e2:	fb83 1302 	smull	r1, r3, r3, r2
 80003e6:	1099      	asrs	r1, r3, #2
 80003e8:	17d3      	asrs	r3, r2, #31
 80003ea:	1ac9      	subs	r1, r1, r3
 80003ec:	460b      	mov	r3, r1
 80003ee:	009b      	lsls	r3, r3, #2
 80003f0:	440b      	add	r3, r1
 80003f2:	005b      	lsls	r3, r3, #1
 80003f4:	1ad1      	subs	r1, r2, r3
 80003f6:	b2cb      	uxtb	r3, r1
 80003f8:	3330      	adds	r3, #48	; 0x30
 80003fa:	b2da      	uxtb	r2, r3
 80003fc:	4b36      	ldr	r3, [pc, #216]	; (80004d8 <lora_transmit_data+0x130>)
 80003fe:	711a      	strb	r2, [r3, #4]
	data[3] = '0' + (transmit_count/100) % 10;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a36      	ldr	r2, [pc, #216]	; (80004dc <lora_transmit_data+0x134>)
 8000404:	fb82 1203 	smull	r1, r2, r2, r3
 8000408:	1152      	asrs	r2, r2, #5
 800040a:	17db      	asrs	r3, r3, #31
 800040c:	1ad2      	subs	r2, r2, r3
 800040e:	4b31      	ldr	r3, [pc, #196]	; (80004d4 <lora_transmit_data+0x12c>)
 8000410:	fb83 1302 	smull	r1, r3, r3, r2
 8000414:	1099      	asrs	r1, r3, #2
 8000416:	17d3      	asrs	r3, r2, #31
 8000418:	1ac9      	subs	r1, r1, r3
 800041a:	460b      	mov	r3, r1
 800041c:	009b      	lsls	r3, r3, #2
 800041e:	440b      	add	r3, r1
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	1ad1      	subs	r1, r2, r3
 8000424:	b2cb      	uxtb	r3, r1
 8000426:	3330      	adds	r3, #48	; 0x30
 8000428:	b2da      	uxtb	r2, r3
 800042a:	4b2b      	ldr	r3, [pc, #172]	; (80004d8 <lora_transmit_data+0x130>)
 800042c:	70da      	strb	r2, [r3, #3]
	data[2] = '0' + (transmit_count/1000) % 10;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4a2b      	ldr	r2, [pc, #172]	; (80004e0 <lora_transmit_data+0x138>)
 8000432:	fb82 1203 	smull	r1, r2, r2, r3
 8000436:	1192      	asrs	r2, r2, #6
 8000438:	17db      	asrs	r3, r3, #31
 800043a:	1ad2      	subs	r2, r2, r3
 800043c:	4b25      	ldr	r3, [pc, #148]	; (80004d4 <lora_transmit_data+0x12c>)
 800043e:	fb83 1302 	smull	r1, r3, r3, r2
 8000442:	1099      	asrs	r1, r3, #2
 8000444:	17d3      	asrs	r3, r2, #31
 8000446:	1ac9      	subs	r1, r1, r3
 8000448:	460b      	mov	r3, r1
 800044a:	009b      	lsls	r3, r3, #2
 800044c:	440b      	add	r3, r1
 800044e:	005b      	lsls	r3, r3, #1
 8000450:	1ad1      	subs	r1, r2, r3
 8000452:	b2cb      	uxtb	r3, r1
 8000454:	3330      	adds	r3, #48	; 0x30
 8000456:	b2da      	uxtb	r2, r3
 8000458:	4b1f      	ldr	r3, [pc, #124]	; (80004d8 <lora_transmit_data+0x130>)
 800045a:	709a      	strb	r2, [r3, #2]
	data[1] = '0' + (transmit_count/10000) % 10;
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	4a21      	ldr	r2, [pc, #132]	; (80004e4 <lora_transmit_data+0x13c>)
 8000460:	fb82 1203 	smull	r1, r2, r2, r3
 8000464:	1312      	asrs	r2, r2, #12
 8000466:	17db      	asrs	r3, r3, #31
 8000468:	1ad2      	subs	r2, r2, r3
 800046a:	4b1a      	ldr	r3, [pc, #104]	; (80004d4 <lora_transmit_data+0x12c>)
 800046c:	fb83 1302 	smull	r1, r3, r3, r2
 8000470:	1099      	asrs	r1, r3, #2
 8000472:	17d3      	asrs	r3, r2, #31
 8000474:	1ac9      	subs	r1, r1, r3
 8000476:	460b      	mov	r3, r1
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	440b      	add	r3, r1
 800047c:	005b      	lsls	r3, r3, #1
 800047e:	1ad1      	subs	r1, r2, r3
 8000480:	b2cb      	uxtb	r3, r1
 8000482:	3330      	adds	r3, #48	; 0x30
 8000484:	b2da      	uxtb	r2, r3
 8000486:	4b14      	ldr	r3, [pc, #80]	; (80004d8 <lora_transmit_data+0x130>)
 8000488:	705a      	strb	r2, [r3, #1]
	data[0] = '0' + (transmit_count/100000) % 10;
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4a16      	ldr	r2, [pc, #88]	; (80004e8 <lora_transmit_data+0x140>)
 800048e:	fb82 1203 	smull	r1, r2, r2, r3
 8000492:	1352      	asrs	r2, r2, #13
 8000494:	17db      	asrs	r3, r3, #31
 8000496:	1ad2      	subs	r2, r2, r3
 8000498:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <lora_transmit_data+0x12c>)
 800049a:	fb83 1302 	smull	r1, r3, r3, r2
 800049e:	1099      	asrs	r1, r3, #2
 80004a0:	17d3      	asrs	r3, r2, #31
 80004a2:	1ac9      	subs	r1, r1, r3
 80004a4:	460b      	mov	r3, r1
 80004a6:	009b      	lsls	r3, r3, #2
 80004a8:	440b      	add	r3, r1
 80004aa:	005b      	lsls	r3, r3, #1
 80004ac:	1ad1      	subs	r1, r2, r3
 80004ae:	b2cb      	uxtb	r3, r1
 80004b0:	3330      	adds	r3, #48	; 0x30
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	4b08      	ldr	r3, [pc, #32]	; (80004d8 <lora_transmit_data+0x130>)
 80004b6:	701a      	strb	r2, [r3, #0]
	data[6] = '\0';
 80004b8:	4b07      	ldr	r3, [pc, #28]	; (80004d8 <lora_transmit_data+0x130>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	719a      	strb	r2, [r3, #6]

	HAL_UART_Transmit_IT(&huart1, data, 7);
 80004be:	2207      	movs	r2, #7
 80004c0:	4905      	ldr	r1, [pc, #20]	; (80004d8 <lora_transmit_data+0x130>)
 80004c2:	480a      	ldr	r0, [pc, #40]	; (80004ec <lora_transmit_data+0x144>)
 80004c4:	f005 fd6f 	bl	8005fa6 <HAL_UART_Transmit_IT>

	return transmit_count;
 80004c8:	687b      	ldr	r3, [r7, #4]
}
 80004ca:	4618      	mov	r0, r3
 80004cc:	3708      	adds	r7, #8
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	66666667 	.word	0x66666667
 80004d8:	200000cc 	.word	0x200000cc
 80004dc:	51eb851f 	.word	0x51eb851f
 80004e0:	10624dd3 	.word	0x10624dd3
 80004e4:	68db8bad 	.word	0x68db8bad
 80004e8:	14f8b589 	.word	0x14f8b589
 80004ec:	20000638 	.word	0x20000638

080004f0 <read_all_settings_from_module>:
//-------------------------------------------------------------------------------------------------
void read_all_settings_from_module(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
	// Turn on configuration mode
	set_config_deep_sleep_mode();
 80004f4:	f000 f8c8 	bl	8000688 <set_config_deep_sleep_mode>
	HAL_Delay(10);
 80004f8:	200a      	movs	r0, #10
 80004fa:	f002 ff2f 	bl	800335c <HAL_Delay>

	static uint8_t data[10] = {0};
	// Read module address, serial port, and airspeed COMMAND
	data[0] = 0xC1;			// 0xC1 - Read register command
 80004fe:	4b09      	ldr	r3, [pc, #36]	; (8000524 <read_all_settings_from_module+0x34>)
 8000500:	22c1      	movs	r2, #193	; 0xc1
 8000502:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;			// Number of register for read
 8000504:	4b07      	ldr	r3, [pc, #28]	; (8000524 <read_all_settings_from_module+0x34>)
 8000506:	2200      	movs	r2, #0
 8000508:	705a      	strb	r2, [r3, #1]
	data[2] = 0x08;			// How many registers must be read
 800050a:	4b06      	ldr	r3, [pc, #24]	; (8000524 <read_all_settings_from_module+0x34>)
 800050c:	2208      	movs	r2, #8
 800050e:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_IT(&huart1, data, 3);
 8000510:	2203      	movs	r2, #3
 8000512:	4904      	ldr	r1, [pc, #16]	; (8000524 <read_all_settings_from_module+0x34>)
 8000514:	4804      	ldr	r0, [pc, #16]	; (8000528 <read_all_settings_from_module+0x38>)
 8000516:	f005 fd46 	bl	8005fa6 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 800051a:	2064      	movs	r0, #100	; 0x64
 800051c:	f002 ff1e 	bl	800335c <HAL_Delay>

	// Return:
	// 0xC1 0x00 0x03 0x12 0x34 0x62
	// 0x12 0x34 - Adders 1234
	// 0x62 - 9600, 8n1 and 2,4 k air data rate
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}
 8000524:	200000d8 	.word	0x200000d8
 8000528:	20000638 	.word	0x20000638

0800052c <init_lora_TX>:
//----------------------------------------------------------------------------------------
bool init_lora_TX(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
	// з зчитаними даними конфіг регістрів. Якщо співпадає повністю, тоді записати в
	// глобальну змінну що модуль ініціалізований нормально

	static uint8_t data[10] = {0};

	set_config_deep_sleep_mode();
 8000530:	f000 f8aa 	bl	8000688 <set_config_deep_sleep_mode>
	HAL_Delay(100);
 8000534:	2064      	movs	r0, #100	; 0x64
 8000536:	f002 ff11 	bl	800335c <HAL_Delay>

	// Init module
	// Descripe settings structure
	data[0] = 0xC0;		// 0xC0 - Set register command
 800053a:	4b1e      	ldr	r3, [pc, #120]	; (80005b4 <init_lora_TX+0x88>)
 800053c:	22c0      	movs	r2, #192	; 0xc0
 800053e:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;		// Starting address
 8000540:	4b1c      	ldr	r3, [pc, #112]	; (80005b4 <init_lora_TX+0x88>)
 8000542:	2200      	movs	r2, #0
 8000544:	705a      	strb	r2, [r3, #1]
	data[2] = 0x03;		// Length
 8000546:	4b1b      	ldr	r3, [pc, #108]	; (80005b4 <init_lora_TX+0x88>)
 8000548:	2203      	movs	r2, #3
 800054a:	709a      	strb	r2, [r3, #2]
	data[3] = 0x12;		// 00H ADD H
 800054c:	4b19      	ldr	r3, [pc, #100]	; (80005b4 <init_lora_TX+0x88>)
 800054e:	2212      	movs	r2, #18
 8000550:	70da      	strb	r2, [r3, #3]
	data[4] = 0x34;		// 01H ADD L
 8000552:	4b18      	ldr	r3, [pc, #96]	; (80005b4 <init_lora_TX+0x88>)
 8000554:	2234      	movs	r2, #52	; 0x34
 8000556:	711a      	strb	r2, [r3, #4]
	data[5] = 0x62;		// 02H register (see in Datasheet)
 8000558:	4b16      	ldr	r3, [pc, #88]	; (80005b4 <init_lora_TX+0x88>)
 800055a:	2262      	movs	r2, #98	; 0x62
 800055c:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit_IT(&huart1, data, 6);
 800055e:	2206      	movs	r2, #6
 8000560:	4914      	ldr	r1, [pc, #80]	; (80005b4 <init_lora_TX+0x88>)
 8000562:	4815      	ldr	r0, [pc, #84]	; (80005b8 <init_lora_TX+0x8c>)
 8000564:	f005 fd1f 	bl	8005fa6 <HAL_UART_Transmit_IT>
	HAL_Delay(10);
 8000568:	200a      	movs	r0, #10
 800056a:	f002 fef7 	bl	800335c <HAL_Delay>

	memset(data, 0, sizeof(data));
 800056e:	220a      	movs	r2, #10
 8000570:	2100      	movs	r1, #0
 8000572:	4810      	ldr	r0, [pc, #64]	; (80005b4 <init_lora_TX+0x88>)
 8000574:	f006 f9bc 	bl	80068f0 <memset>
	// Set WOR Cycle
	data[0] = 0xC0;		// 0xC0 - Set register command
 8000578:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <init_lora_TX+0x88>)
 800057a:	22c0      	movs	r2, #192	; 0xc0
 800057c:	701a      	strb	r2, [r3, #0]
	data[1] = 0x05;		// Starting address
 800057e:	4b0d      	ldr	r3, [pc, #52]	; (80005b4 <init_lora_TX+0x88>)
 8000580:	2205      	movs	r2, #5
 8000582:	705a      	strb	r2, [r3, #1]
	data[2] = 0x01;		// Length
 8000584:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <init_lora_TX+0x88>)
 8000586:	2201      	movs	r2, #1
 8000588:	709a      	strb	r2, [r3, #2]
	data[3] = 0x00;		// set WOR Cycle 500ms
 800058a:	4b0a      	ldr	r3, [pc, #40]	; (80005b4 <init_lora_TX+0x88>)
 800058c:	2200      	movs	r2, #0
 800058e:	70da      	strb	r2, [r3, #3]
	HAL_UART_Transmit_IT(&huart1, data, 4);
 8000590:	2204      	movs	r2, #4
 8000592:	4908      	ldr	r1, [pc, #32]	; (80005b4 <init_lora_TX+0x88>)
 8000594:	4808      	ldr	r0, [pc, #32]	; (80005b8 <init_lora_TX+0x8c>)
 8000596:	f005 fd06 	bl	8005fa6 <HAL_UART_Transmit_IT>
	HAL_Delay(10);
 800059a:	200a      	movs	r0, #10
 800059c:	f002 fede 	bl	800335c <HAL_Delay>
	///////////////

	read_all_settings_from_module();
 80005a0:	f7ff ffa6 	bl	80004f0 <read_all_settings_from_module>
	set_WOR_TX_mode();
 80005a4:	f000 f894 	bl	80006d0 <set_WOR_TX_mode>
	HAL_Delay(100);
 80005a8:	2064      	movs	r0, #100	; 0x64
 80005aa:	f002 fed7 	bl	800335c <HAL_Delay>
}
 80005ae:	bf00      	nop
 80005b0:	4618      	mov	r0, r3
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	200000e4 	.word	0x200000e4
 80005b8:	20000638 	.word	0x20000638

080005bc <init_lora_RX>:
//----------------------------------------------------------------------------------------
bool init_lora_RX(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	static uint8_t data[10] = {0};
	set_config_deep_sleep_mode();
 80005c0:	f000 f862 	bl	8000688 <set_config_deep_sleep_mode>
	HAL_Delay(100);
 80005c4:	2064      	movs	r0, #100	; 0x64
 80005c6:	f002 fec9 	bl	800335c <HAL_Delay>

	data[0] = 0xC0;
 80005ca:	4b1e      	ldr	r3, [pc, #120]	; (8000644 <init_lora_RX+0x88>)
 80005cc:	22c0      	movs	r2, #192	; 0xc0
 80005ce:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;		// Starting address
 80005d0:	4b1c      	ldr	r3, [pc, #112]	; (8000644 <init_lora_RX+0x88>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	705a      	strb	r2, [r3, #1]
	data[2] = 0x03;		// Length
 80005d6:	4b1b      	ldr	r3, [pc, #108]	; (8000644 <init_lora_RX+0x88>)
 80005d8:	2203      	movs	r2, #3
 80005da:	709a      	strb	r2, [r3, #2]
	data[3] = 0x12;		// 00H ADD H
 80005dc:	4b19      	ldr	r3, [pc, #100]	; (8000644 <init_lora_RX+0x88>)
 80005de:	2212      	movs	r2, #18
 80005e0:	70da      	strb	r2, [r3, #3]
	data[4] = 0x34;		// 01H ADD L
 80005e2:	4b18      	ldr	r3, [pc, #96]	; (8000644 <init_lora_RX+0x88>)
 80005e4:	2234      	movs	r2, #52	; 0x34
 80005e6:	711a      	strb	r2, [r3, #4]
	data[5] = 0x62;		// 02H register ()
 80005e8:	4b16      	ldr	r3, [pc, #88]	; (8000644 <init_lora_RX+0x88>)
 80005ea:	2262      	movs	r2, #98	; 0x62
 80005ec:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit_IT(&huart1, data, 6);
 80005ee:	2206      	movs	r2, #6
 80005f0:	4914      	ldr	r1, [pc, #80]	; (8000644 <init_lora_RX+0x88>)
 80005f2:	4815      	ldr	r0, [pc, #84]	; (8000648 <init_lora_RX+0x8c>)
 80005f4:	f005 fcd7 	bl	8005fa6 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 80005f8:	2064      	movs	r0, #100	; 0x64
 80005fa:	f002 feaf 	bl	800335c <HAL_Delay>

	memset(data, 0, sizeof(data));
 80005fe:	220a      	movs	r2, #10
 8000600:	2100      	movs	r1, #0
 8000602:	4810      	ldr	r0, [pc, #64]	; (8000644 <init_lora_RX+0x88>)
 8000604:	f006 f974 	bl	80068f0 <memset>
	// Set WOR Cycle
	data[0] = 0xC0;		// 0xC0 - Set register command
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <init_lora_RX+0x88>)
 800060a:	22c0      	movs	r2, #192	; 0xc0
 800060c:	701a      	strb	r2, [r3, #0]
	data[1] = 0x05;		// Starting address
 800060e:	4b0d      	ldr	r3, [pc, #52]	; (8000644 <init_lora_RX+0x88>)
 8000610:	2205      	movs	r2, #5
 8000612:	705a      	strb	r2, [r3, #1]
	data[2] = 0x01;		// Length
 8000614:	4b0b      	ldr	r3, [pc, #44]	; (8000644 <init_lora_RX+0x88>)
 8000616:	2201      	movs	r2, #1
 8000618:	709a      	strb	r2, [r3, #2]
	data[3] = 0x00;		// set WOR Cycle 500ms
 800061a:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <init_lora_RX+0x88>)
 800061c:	2200      	movs	r2, #0
 800061e:	70da      	strb	r2, [r3, #3]
	HAL_UART_Transmit_IT(&huart1, data, 4);
 8000620:	2204      	movs	r2, #4
 8000622:	4908      	ldr	r1, [pc, #32]	; (8000644 <init_lora_RX+0x88>)
 8000624:	4808      	ldr	r0, [pc, #32]	; (8000648 <init_lora_RX+0x8c>)
 8000626:	f005 fcbe 	bl	8005fa6 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 800062a:	2064      	movs	r0, #100	; 0x64
 800062c:	f002 fe96 	bl	800335c <HAL_Delay>

	read_settings_from_module();
 8000630:	f000 f80c 	bl	800064c <read_settings_from_module>

	set_WOR_RX_mode();
 8000634:	f000 f83a 	bl	80006ac <set_WOR_RX_mode>

	HAL_Delay(100);
 8000638:	2064      	movs	r0, #100	; 0x64
 800063a:	f002 fe8f 	bl	800335c <HAL_Delay>
}
 800063e:	bf00      	nop
 8000640:	4618      	mov	r0, r3
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000f0 	.word	0x200000f0
 8000648:	20000638 	.word	0x20000638

0800064c <read_settings_from_module>:
//-------------------------------------------------------------------------------------------------
void read_settings_from_module(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	// Turn on configuration mode
	set_config_deep_sleep_mode();
 8000650:	f000 f81a 	bl	8000688 <set_config_deep_sleep_mode>
	HAL_Delay(10);
 8000654:	200a      	movs	r0, #10
 8000656:	f002 fe81 	bl	800335c <HAL_Delay>

	static uint8_t data[10] = {0};
	// Read module address, serial port, and airspeed COMMAND
	data[0] = 0xC1;
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <read_settings_from_module+0x34>)
 800065c:	22c1      	movs	r2, #193	; 0xc1
 800065e:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <read_settings_from_module+0x34>)
 8000662:	2200      	movs	r2, #0
 8000664:	705a      	strb	r2, [r3, #1]
	data[2] = 0x08;
 8000666:	4b06      	ldr	r3, [pc, #24]	; (8000680 <read_settings_from_module+0x34>)
 8000668:	2208      	movs	r2, #8
 800066a:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_IT(&huart1, data, 3);
 800066c:	2203      	movs	r2, #3
 800066e:	4904      	ldr	r1, [pc, #16]	; (8000680 <read_settings_from_module+0x34>)
 8000670:	4804      	ldr	r0, [pc, #16]	; (8000684 <read_settings_from_module+0x38>)
 8000672:	f005 fc98 	bl	8005fa6 <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 8000676:	2064      	movs	r0, #100	; 0x64
 8000678:	f002 fe70 	bl	800335c <HAL_Delay>
	// Return:
	// 0xC1 0x00 0x03 0x12 0x34 0x62
	// 0x12 0x34 - Adders 1234
	// 0x62 - 9600, 8n1 and 2,4 k air data rate

	return true;
 800067c:	bf00      	nop
}
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200000fc 	.word	0x200000fc
 8000684:	20000638 	.word	0x20000638

08000688 <set_config_deep_sleep_mode>:
//-------------------------------------------------------------------------------------------------
void set_config_deep_sleep_mode (void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
	// Function use for go to deep sleep and configuration mode
	// Set M0 and M1 PINs
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_SET);
 800068c:	2201      	movs	r2, #1
 800068e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000692:	4805      	ldr	r0, [pc, #20]	; (80006a8 <set_config_deep_sleep_mode+0x20>)
 8000694:	f003 f9df 	bl	8003a56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 8000698:	2201      	movs	r2, #1
 800069a:	2101      	movs	r1, #1
 800069c:	4802      	ldr	r0, [pc, #8]	; (80006a8 <set_config_deep_sleep_mode+0x20>)
 800069e:	f003 f9da 	bl	8003a56 <HAL_GPIO_WritePin>
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40010c00 	.word	0x40010c00

080006ac <set_WOR_RX_mode>:
//-------------------------------------------------------------------------------------------------
void set_WOR_RX_mode (void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
	// Set M0 and M1 PINs in WOR Receiving mode
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b6:	4805      	ldr	r0, [pc, #20]	; (80006cc <set_WOR_RX_mode+0x20>)
 80006b8:	f003 f9cd 	bl	8003a56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2101      	movs	r1, #1
 80006c0:	4802      	ldr	r0, [pc, #8]	; (80006cc <set_WOR_RX_mode+0x20>)
 80006c2:	f003 f9c8 	bl	8003a56 <HAL_GPIO_WritePin>
}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40010c00 	.word	0x40010c00

080006d0 <set_WOR_TX_mode>:
//-------------------------------------------------------------------------------------------------
void set_WOR_TX_mode (void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	// Set M0 and M1 PINs in WOR Transmitting mode
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006da:	4805      	ldr	r0, [pc, #20]	; (80006f0 <set_WOR_TX_mode+0x20>)
 80006dc:	f003 f9bb 	bl	8003a56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2101      	movs	r1, #1
 80006e4:	4802      	ldr	r0, [pc, #8]	; (80006f0 <set_WOR_TX_mode+0x20>)
 80006e6:	f003 f9b6 	bl	8003a56 <HAL_GPIO_WritePin>
}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40010c00 	.word	0x40010c00

080006f4 <NRF24L01_RX_Mode>:
		NRF24L01_Receive();
	}
}
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 80006fa:	2300      	movs	r3, #0
 80006fc:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);
 80006fe:	2000      	movs	r0, #0
 8000700:	f000 fba0 	bl	8000e44 <NRF24_ReadReg>
 8000704:	4603      	mov	r3, r0
 8000706:	71fb      	strb	r3, [r7, #7]
  regval |= (1<<PWR_UP) | (1<<PRIM_RX);    	// Power up module. Write PWR_UP and PRIM_RX bits
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	f043 0303 	orr.w	r3, r3, #3
 800070e:	71fb      	strb	r3, [r7, #7]
  NRF24_WriteReg(CONFIG,regval);
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	4619      	mov	r1, r3
 8000714:	2000      	movs	r0, #0
 8000716:	f000 fbc9 	bl	8000eac <NRF24_WriteReg>
  NRF24_WriteReg(CONFIG, 0x33);     		//  IRQ WORK  ~ 130 us
 800071a:	2133      	movs	r1, #51	; 0x33
 800071c:	2000      	movs	r0, #0
 800071e:	f000 fbc5 	bl	8000eac <NRF24_WriteReg>
  CE_SET;
 8000722:	2201      	movs	r2, #1
 8000724:	2108      	movs	r1, #8
 8000726:	4807      	ldr	r0, [pc, #28]	; (8000744 <NRF24L01_RX_Mode+0x50>)
 8000728:	f003 f995 	bl	8003a56 <HAL_GPIO_WritePin>
  DelayMicro(150); // Delay 130 us
 800072c:	2096      	movs	r0, #150	; 0x96
 800072e:	f000 fb67 	bl	8000e00 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 8000732:	f000 fc6f 	bl	8001014 <NRF24_FlushRX>
  NRF24_FlushTX();
 8000736:	f000 fc8f 	bl	8001058 <NRF24_FlushTX>
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40010800 	.word	0x40010800

08000748 <NRF24L01_Receive>:
//----------------------------------------------------------------------------------------
// Function waite Low IRQ signal from NRF module
bool NRF24L01_Receive(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
	if(rx_flag == 1)
 800074e:	4b29      	ldr	r3, [pc, #164]	; (80007f4 <NRF24L01_Receive+0xac>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	2b01      	cmp	r3, #1
 8000756:	d148      	bne.n	80007ea <NRF24L01_Receive+0xa2>
	{
		// Detect what's pipes data come from
		if(pipe == 0)
 8000758:	4b27      	ldr	r3, [pc, #156]	; (80007f8 <NRF24L01_Receive+0xb0>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d11f      	bne.n	80007a0 <NRF24L01_Receive+0x58>
		{
			ssd1306_SetCursor(0, 16);
 8000760:	2110      	movs	r1, #16
 8000762:	2000      	movs	r0, #0
 8000764:	f000 ff1c 	bl	80015a0 <ssd1306_SetCursor>
			char str_rx_oled_buffer_pipe_0[15] = {0};
 8000768:	2300      	movs	r3, #0
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	f8c3 2007 	str.w	r2, [r3, #7]
			strcpy(str_rx_oled_buffer_pipe_0, "P0 data:");
 800077a:	f107 0310 	add.w	r3, r7, #16
 800077e:	4a1f      	ldr	r2, [pc, #124]	; (80007fc <NRF24L01_Receive+0xb4>)
 8000780:	ca07      	ldmia	r2, {r0, r1, r2}
 8000782:	c303      	stmia	r3!, {r0, r1}
 8000784:	701a      	strb	r2, [r3, #0]
			strcat(str_rx_oled_buffer_pipe_0, RX_BUF);
 8000786:	f107 0310 	add.w	r3, r7, #16
 800078a:	491d      	ldr	r1, [pc, #116]	; (8000800 <NRF24L01_Receive+0xb8>)
 800078c:	4618      	mov	r0, r3
 800078e:	f006 f98d 	bl	8006aac <strcat>
			ssd1306_WriteString(str_rx_oled_buffer_pipe_0,  Font_7x10, White);
 8000792:	4a1c      	ldr	r2, [pc, #112]	; (8000804 <NRF24L01_Receive+0xbc>)
 8000794:	f107 0010 	add.w	r0, r7, #16
 8000798:	2301      	movs	r3, #1
 800079a:	ca06      	ldmia	r2, {r1, r2}
 800079c:	f000 feda 	bl	8001554 <ssd1306_WriteString>
		}
		if(pipe == 1)
 80007a0:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <NRF24L01_Receive+0xb0>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d11b      	bne.n	80007e0 <NRF24L01_Receive+0x98>
		{
			ssd1306_SetCursor(0, 26);
 80007a8:	211a      	movs	r1, #26
 80007aa:	2000      	movs	r0, #0
 80007ac:	f000 fef8 	bl	80015a0 <ssd1306_SetCursor>
			char str_rx_oled_buffer_pipe_1[15] = {0};
 80007b0:	2300      	movs	r3, #0
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	f8c3 2007 	str.w	r2, [r3, #7]
			strcpy(str_rx_oled_buffer_pipe_1, "P1 data:");
 80007c0:	463b      	mov	r3, r7
 80007c2:	4a11      	ldr	r2, [pc, #68]	; (8000808 <NRF24L01_Receive+0xc0>)
 80007c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80007c6:	c303      	stmia	r3!, {r0, r1}
 80007c8:	701a      	strb	r2, [r3, #0]
			strcat(str_rx_oled_buffer_pipe_1, RX_BUF);
 80007ca:	463b      	mov	r3, r7
 80007cc:	490c      	ldr	r1, [pc, #48]	; (8000800 <NRF24L01_Receive+0xb8>)
 80007ce:	4618      	mov	r0, r3
 80007d0:	f006 f96c 	bl	8006aac <strcat>
			ssd1306_WriteString(str_rx_oled_buffer_pipe_1,  Font_7x10, White);
 80007d4:	4a0b      	ldr	r2, [pc, #44]	; (8000804 <NRF24L01_Receive+0xbc>)
 80007d6:	4638      	mov	r0, r7
 80007d8:	2301      	movs	r3, #1
 80007da:	ca06      	ldmia	r2, {r1, r2}
 80007dc:	f000 feba 	bl	8001554 <ssd1306_WriteString>
		}
		// Print RX data on OLED
		ssd1306_UpdateScreen();
 80007e0:	f000 fda8 	bl	8001334 <ssd1306_UpdateScreen>
		rx_flag = 0;
 80007e4:	4b03      	ldr	r3, [pc, #12]	; (80007f4 <NRF24L01_Receive+0xac>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
	}
}
 80007ea:	bf00      	nop
 80007ec:	4618      	mov	r0, r3
 80007ee:	3720      	adds	r7, #32
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000112 	.word	0x20000112
 80007f8:	20000138 	.word	0x20000138
 80007fc:	08007270 	.word	0x08007270
 8000800:	20000108 	.word	0x20000108
 8000804:	20000014 	.word	0x20000014
 8000808:	0800727c 	.word	0x0800727c

0800080c <NRF24_init_RX_mode>:
//----------------------------------------------------------------------------------------
void NRF24_init_RX_mode(void)                  // RECEIVE
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
	reset_nrf24l01();	// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 8000810:	f000 fc84 	bl	800111c <reset_nrf24l01>

	tx_or_rx_mode = rx_mode;		// For block interrupt HAL_GPIO_EXTI_Callback
 8000814:	4b2a      	ldr	r3, [pc, #168]	; (80008c0 <NRF24_init_RX_mode+0xb4>)
 8000816:	781a      	ldrb	r2, [r3, #0]
 8000818:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <NRF24_init_RX_mode+0xb8>)
 800081a:	701a      	strb	r2, [r3, #0]

	CE_RESET;
 800081c:	2200      	movs	r2, #0
 800081e:	2108      	movs	r1, #8
 8000820:	4829      	ldr	r0, [pc, #164]	; (80008c8 <NRF24_init_RX_mode+0xbc>)
 8000822:	f003 f918 	bl	8003a56 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 8000826:	f241 3088 	movw	r0, #5000	; 0x1388
 800082a:	f000 fae9 	bl	8000e00 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); // Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter) 0b 0000 1010
 800082e:	210a      	movs	r1, #10
 8000830:	2000      	movs	r0, #0
 8000832:	f000 fb3b 	bl	8000eac <NRF24_WriteReg>

	DelayMicro(5000);
 8000836:	f241 3088 	movw	r0, #5000	; 0x1388
 800083a:	f000 fae1 	bl	8000e00 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x03); 			// Enable Pipe0 and Pipe1
 800083e:	2103      	movs	r1, #3
 8000840:	2001      	movs	r0, #1
 8000842:	f000 fb33 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x03); 		// Enable Pipe0 and Pipe1
 8000846:	2103      	movs	r1, #3
 8000848:	2002      	movs	r0, #2
 800084a:	f000 fb2f 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 800084e:	2101      	movs	r1, #1
 8000850:	2003      	movs	r0, #3
 8000852:	f000 fb2b 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 8000856:	215f      	movs	r1, #95	; 0x5f
 8000858:	2004      	movs	r0, #4
 800085a:	f000 fb27 	bl	8000eac <NRF24_WriteReg>
	NRF24_ToggleFeatures();					// Send activated command
 800085e:	f000 fb53 	bl	8000f08 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);				// Turn off all FEATURE register
 8000862:	2100      	movs	r1, #0
 8000864:	201d      	movs	r0, #29
 8000866:	f000 fb21 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0); 				// Turn off all payload length data pipe
 800086a:	2100      	movs	r1, #0
 800086c:	201c      	movs	r0, #28
 800086e:	f000 fb1d 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 8000872:	2170      	movs	r1, #112	; 0x70
 8000874:	2007      	movs	r0, #7
 8000876:	f000 fb19 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz  // was 76
 800087a:	214c      	movs	r1, #76	; 0x4c
 800087c:	2005      	movs	r0, #5
 800087e:	f000 fb15 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26); 	    // TX_PWR:0dBm, Datarate:250kbps
 8000882:	2126      	movs	r1, #38	; 0x26
 8000884:	2006      	movs	r0, #6
 8000886:	f000 fb11 	bl	8000eac <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS_0, TX_ADR_WIDTH);		//	set up Transmit address. Used for a PTX device only.
 800088a:	2203      	movs	r2, #3
 800088c:	490f      	ldr	r1, [pc, #60]	; (80008cc <NRF24_init_RX_mode+0xc0>)
 800088e:	2010      	movs	r0, #16
 8000890:	f000 fb8e 	bl	8000fb0 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_0, TX_ADR_WIDTH);    // Set up pipe 0 address
 8000894:	2203      	movs	r2, #3
 8000896:	490d      	ldr	r1, [pc, #52]	; (80008cc <NRF24_init_RX_mode+0xc0>)
 8000898:	200a      	movs	r0, #10
 800089a:	f000 fb89 	bl	8000fb0 <NRF24_Write_Buf>
	NRF24_Write_Buf(RX_ADDR_P1, TX_ADDRESS_1, TX_ADR_WIDTH);    // Set up pipe 1 address
 800089e:	2203      	movs	r2, #3
 80008a0:	490b      	ldr	r1, [pc, #44]	; (80008d0 <NRF24_init_RX_mode+0xc4>)
 80008a2:	200b      	movs	r0, #11
 80008a4:	f000 fb84 	bl	8000fb0 <NRF24_Write_Buf>

	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 //Number of bytes in RX pipe 0
 80008a8:	210a      	movs	r1, #10
 80008aa:	2011      	movs	r0, #17
 80008ac:	f000 fafe 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RX_PW_P1, TX_PLOAD_WIDTH);				 //Number of bytes in RX pipe 1
 80008b0:	210a      	movs	r1, #10
 80008b2:	2012      	movs	r0, #18
 80008b4:	f000 fafa 	bl	8000eac <NRF24_WriteReg>

	NRF24L01_RX_Mode();
 80008b8:	f7ff ff1c 	bl	80006f4 <NRF24L01_RX_Mode>
}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000106 	.word	0x20000106
 80008c4:	20000003 	.word	0x20000003
 80008c8:	40010800 	.word	0x40010800
 80008cc:	20000004 	.word	0x20000004
 80008d0:	20000008 	.word	0x20000008

080008d4 <IRQ_Callback>:

//----------------------------------------------------------------------------------------
// Callback generate when stm32 get falling  signal from IRQ pin (NRF module show that it has data in buffer)
void IRQ_Callback(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
	uint8_t status=0x01;
 80008da:	2301      	movs	r3, #1
 80008dc:	71fb      	strb	r3, [r7, #7]
	uint16_t dt=0;
 80008de:	2300      	movs	r3, #0
 80008e0:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e6:	4814      	ldr	r0, [pc, #80]	; (8000938 <IRQ_Callback+0x64>)
 80008e8:	f003 f8cd 	bl	8003a86 <HAL_GPIO_TogglePin>

	DelayMicro(10);
 80008ec:	200a      	movs	r0, #10
 80008ee:	f000 fa87 	bl	8000e00 <DelayMicro>

	status = NRF24_ReadReg(STATUS_NRF);
 80008f2:	2007      	movs	r0, #7
 80008f4:	f000 faa6 	bl	8000e44 <NRF24_ReadReg>
 80008f8:	4603      	mov	r3, r0
 80008fa:	71fb      	strb	r3, [r7, #7]
	if(status & 0x40)									    //	Flag: Data ready in FIFO  (Check RX_DR flag)
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000902:	2b00      	cmp	r3, #0
 8000904:	d013      	beq.n	800092e <IRQ_Callback+0x5a>
	{
		pipe = (status>>1) & 0x07;
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	b2db      	uxtb	r3, r3
 800090c:	f003 0307 	and.w	r3, r3, #7
 8000910:	b2da      	uxtb	r2, r3
 8000912:	4b0a      	ldr	r3, [pc, #40]	; (800093c <IRQ_Callback+0x68>)
 8000914:	701a      	strb	r2, [r3, #0]
		NRF24_Read_Buf(RD_RX_PLOAD,RX_BUF,TX_PLOAD_WIDTH);
 8000916:	220a      	movs	r2, #10
 8000918:	4909      	ldr	r1, [pc, #36]	; (8000940 <IRQ_Callback+0x6c>)
 800091a:	2061      	movs	r0, #97	; 0x61
 800091c:	f000 fb1e 	bl	8000f5c <NRF24_Read_Buf>
		NRF24_WriteReg(STATUS_NRF, 0x40);					// For turn down interrupt in nrf module
 8000920:	2140      	movs	r1, #64	; 0x40
 8000922:	2007      	movs	r0, #7
 8000924:	f000 fac2 	bl	8000eac <NRF24_WriteReg>
		rx_flag = 1;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <IRQ_Callback+0x70>)
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
	}
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40011000 	.word	0x40011000
 800093c:	20000138 	.word	0x20000138
 8000940:	20000108 	.word	0x20000108
 8000944:	20000112 	.word	0x20000112

08000948 <NRF24L01_RX_Mode_for_TX_mode>:
		NRF24L01_Transmission();
	}
}
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode_for_TX_mode(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 800094e:	2300      	movs	r3, #0
 8000950:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);
 8000952:	2000      	movs	r0, #0
 8000954:	f000 fa76 	bl	8000e44 <NRF24_ReadReg>
 8000958:	4603      	mov	r3, r0
 800095a:	71fb      	strb	r3, [r7, #7]
  regval |= (1<<PWR_UP)|(1<<PRIM_RX);	 // Power up module. Write PWR_UP и PRIM_RX bits
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	f043 0303 	orr.w	r3, r3, #3
 8000962:	71fb      	strb	r3, [r7, #7]
  NRF24_WriteReg(CONFIG,regval);
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	4619      	mov	r1, r3
 8000968:	2000      	movs	r0, #0
 800096a:	f000 fa9f 	bl	8000eac <NRF24_WriteReg>
  CE_SET;
 800096e:	2201      	movs	r2, #1
 8000970:	2108      	movs	r1, #8
 8000972:	4807      	ldr	r0, [pc, #28]	; (8000990 <NRF24L01_RX_Mode_for_TX_mode+0x48>)
 8000974:	f003 f86f 	bl	8003a56 <HAL_GPIO_WritePin>
  DelayMicro(150);						 // Delay 130 us
 8000978:	2096      	movs	r0, #150	; 0x96
 800097a:	f000 fa41 	bl	8000e00 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 800097e:	f000 fb49 	bl	8001014 <NRF24_FlushRX>
  NRF24_FlushTX();
 8000982:	f000 fb69 	bl	8001058 <NRF24_FlushTX>
}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40010800 	.word	0x40010800

08000994 <NRF24_init_TX_mode>:
//----------------------------------------------------------------------------------------
void NRF24_init_TX_mode(void)    // TRANSMITTER
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
	reset_nrf24l01();
 8000998:	f000 fbc0 	bl	800111c <reset_nrf24l01>

	tx_or_rx_mode = tx_mode;		// For block interrupt HAL_GPIO_EXTI_Callback
 800099c:	4b27      	ldr	r3, [pc, #156]	; (8000a3c <NRF24_init_TX_mode+0xa8>)
 800099e:	781a      	ldrb	r2, [r3, #0]
 80009a0:	4b27      	ldr	r3, [pc, #156]	; (8000a40 <NRF24_init_TX_mode+0xac>)
 80009a2:	701a      	strb	r2, [r3, #0]

	CE_RESET;
 80009a4:	2200      	movs	r2, #0
 80009a6:	2108      	movs	r1, #8
 80009a8:	4826      	ldr	r0, [pc, #152]	; (8000a44 <NRF24_init_TX_mode+0xb0>)
 80009aa:	f003 f854 	bl	8003a56 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 80009ae:	f241 3088 	movw	r0, #5000	; 0x1388
 80009b2:	f000 fa25 	bl	8000e00 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 80009b6:	210a      	movs	r1, #10
 80009b8:	2000      	movs	r0, #0
 80009ba:	f000 fa77 	bl	8000eac <NRF24_WriteReg>

	DelayMicro(5000);
 80009be:	f241 3088 	movw	r0, #5000	; 0x1388
 80009c2:	f000 fa1d 	bl	8000e00 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable Pipe0
 80009c6:	2101      	movs	r1, #1
 80009c8:	2001      	movs	r0, #1
 80009ca:	f000 fa6f 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe0
 80009ce:	2101      	movs	r1, #1
 80009d0:	2002      	movs	r0, #2
 80009d2:	f000 fa6b 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 80009d6:	2101      	movs	r1, #1
 80009d8:	2003      	movs	r0, #3
 80009da:	f000 fa67 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 80009de:	215f      	movs	r1, #95	; 0x5f
 80009e0:	2004      	movs	r0, #4
 80009e2:	f000 fa63 	bl	8000eac <NRF24_WriteReg>
	NRF24_ToggleFeatures();
 80009e6:	f000 fa8f 	bl	8000f08 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);
 80009ea:	2100      	movs	r1, #0
 80009ec:	201d      	movs	r0, #29
 80009ee:	f000 fa5d 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 80009f2:	2100      	movs	r1, #0
 80009f4:	201c      	movs	r0, #28
 80009f6:	f000 fa59 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 80009fa:	2170      	movs	r1, #112	; 0x70
 80009fc:	2007      	movs	r0, #7
 80009fe:	f000 fa55 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 8000a02:	214c      	movs	r1, #76	; 0x4c
 8000a04:	2005      	movs	r0, #5
 8000a06:	f000 fa51 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26);  		// TX_PWR:0dBm, Datarate:250kbps
 8000a0a:	2126      	movs	r1, #38	; 0x26
 8000a0c:	2006      	movs	r0, #6
 8000a0e:	f000 fa4d 	bl	8000eac <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);			// Write TX address
 8000a12:	2203      	movs	r2, #3
 8000a14:	490c      	ldr	r1, [pc, #48]	; (8000a48 <NRF24_init_TX_mode+0xb4>)
 8000a16:	2010      	movs	r0, #16
 8000a18:	f000 faca 	bl	8000fb0 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH);		// Set up pipe 0 address
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	490a      	ldr	r1, [pc, #40]	; (8000a48 <NRF24_init_TX_mode+0xb4>)
 8000a20:	200a      	movs	r0, #10
 8000a22:	f000 fac5 	bl	8000fb0 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 	// Number of bytes in TX buffer
 8000a26:	210a      	movs	r1, #10
 8000a28:	2011      	movs	r0, #17
 8000a2a:	f000 fa3f 	bl	8000eac <NRF24_WriteReg>

	NRF24L01_RX_Mode_for_TX_mode();
 8000a2e:	f7ff ff8b 	bl	8000948 <NRF24L01_RX_Mode_for_TX_mode>

	read_config_registers();	// For debug
 8000a32:	f000 fb33 	bl	800109c <read_config_registers>
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000002 	.word	0x20000002
 8000a40:	20000003 	.word	0x20000003
 8000a44:	40010800 	.word	0x40010800
 8000a48:	2000000c 	.word	0x2000000c

08000a4c <NRF24L01_TX_Mode>:
//----------------------------------------------------------------------------------------
void NRF24L01_TX_Mode(uint8_t *pBuf)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 8000a54:	2203      	movs	r2, #3
 8000a56:	4908      	ldr	r1, [pc, #32]	; (8000a78 <NRF24L01_TX_Mode+0x2c>)
 8000a58:	2010      	movs	r0, #16
 8000a5a:	f000 faa9 	bl	8000fb0 <NRF24_Write_Buf>
  CE_RESET;
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2108      	movs	r1, #8
 8000a62:	4806      	ldr	r0, [pc, #24]	; (8000a7c <NRF24L01_TX_Mode+0x30>)
 8000a64:	f002 fff7 	bl	8003a56 <HAL_GPIO_WritePin>
  // Flush buffers
  NRF24_FlushRX();
 8000a68:	f000 fad4 	bl	8001014 <NRF24_FlushRX>
  NRF24_FlushTX();
 8000a6c:	f000 faf4 	bl	8001058 <NRF24_FlushTX>
}
 8000a70:	bf00      	nop
 8000a72:	3708      	adds	r7, #8
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	2000000c 	.word	0x2000000c
 8000a7c:	40010800 	.word	0x40010800

08000a80 <NRF24_Transmit>:
//----------------------------------------------------------------------------------------
void NRF24_Transmit(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	6039      	str	r1, [r7, #0]
 8000a8a:	71fb      	strb	r3, [r7, #7]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	71bb      	strb	r3, [r7, #6]
  CE_RESET;
 8000a90:	2200      	movs	r2, #0
 8000a92:	2108      	movs	r1, #8
 8000a94:	4813      	ldr	r0, [pc, #76]	; (8000ae4 <NRF24_Transmit+0x64>)
 8000a96:	f002 ffde 	bl	8003a56 <HAL_GPIO_WritePin>
  CS_ON;
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2110      	movs	r1, #16
 8000a9e:	4811      	ldr	r0, [pc, #68]	; (8000ae4 <NRF24_Transmit+0x64>)
 8000aa0:	f002 ffd9 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);	//Send address in NRF module
 8000aa4:	1df9      	adds	r1, r7, #7
 8000aa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aaa:	2201      	movs	r2, #1
 8000aac:	480e      	ldr	r0, [pc, #56]	; (8000ae8 <NRF24_Transmit+0x68>)
 8000aae:	f004 f913 	bl	8004cd8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	f000 f9a4 	bl	8000e00 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000); //Send buff in NRF module
 8000ab8:	79bb      	ldrb	r3, [r7, #6]
 8000aba:	b29a      	uxth	r2, r3
 8000abc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ac0:	6839      	ldr	r1, [r7, #0]
 8000ac2:	4809      	ldr	r0, [pc, #36]	; (8000ae8 <NRF24_Transmit+0x68>)
 8000ac4:	f004 f908 	bl	8004cd8 <HAL_SPI_Transmit>
  CS_OFF;
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2110      	movs	r1, #16
 8000acc:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <NRF24_Transmit+0x64>)
 8000ace:	f002 ffc2 	bl	8003a56 <HAL_GPIO_WritePin>
  CE_SET;
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	2108      	movs	r1, #8
 8000ad6:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <NRF24_Transmit+0x64>)
 8000ad8:	f002 ffbd 	bl	8003a56 <HAL_GPIO_WritePin>
}
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40010800 	.word	0x40010800
 8000ae8:	200006c4 	.word	0x200006c4

08000aec <NRF24L01_Send>:
//----------------------------------------------------------------------------------------
uint8_t NRF24L01_Send(uint8_t *pBuf)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint8_t status=0x00, regval=0x00;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]
 8000af8:	2300      	movs	r3, #0
 8000afa:	73bb      	strb	r3, [r7, #14]
  NRF24L01_TX_Mode(pBuf);
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f7ff ffa5 	bl	8000a4c <NRF24L01_TX_Mode>

  regval = NRF24_ReadReg(CONFIG);
 8000b02:	2000      	movs	r0, #0
 8000b04:	f000 f99e 	bl	8000e44 <NRF24_ReadReg>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	73bb      	strb	r3, [r7, #14]

  // If module in sleep mode, wake up it send PWR_UP and PRIM_RX bits in CONFIG
  regval |= (1<<PWR_UP);			// Set power up
 8000b0c:	7bbb      	ldrb	r3, [r7, #14]
 8000b0e:	f043 0302 	orr.w	r3, r3, #2
 8000b12:	73bb      	strb	r3, [r7, #14]
  regval &= ~(1<<PRIM_RX);			// Set TX mode
 8000b14:	7bbb      	ldrb	r3, [r7, #14]
 8000b16:	f023 0301 	bic.w	r3, r3, #1
 8000b1a:	73bb      	strb	r3, [r7, #14]
  NRF24_WriteReg(CONFIG,regval);
 8000b1c:	7bbb      	ldrb	r3, [r7, #14]
 8000b1e:	4619      	mov	r1, r3
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 f9c3 	bl	8000eac <NRF24_WriteReg>
  DelayMicro(150); 					// Delay more then 130 us
 8000b26:	2096      	movs	r0, #150	; 0x96
 8000b28:	f000 f96a 	bl	8000e00 <DelayMicro>
  NRF24_Transmit(WR_TX_PLOAD, pBuf, TX_PLOAD_WIDTH);	// Send data
 8000b2c:	220a      	movs	r2, #10
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	20a0      	movs	r0, #160	; 0xa0
 8000b32:	f7ff ffa5 	bl	8000a80 <NRF24_Transmit>

  CE_SET;
 8000b36:	2201      	movs	r2, #1
 8000b38:	2108      	movs	r1, #8
 8000b3a:	481c      	ldr	r0, [pc, #112]	; (8000bac <NRF24L01_Send+0xc0>)
 8000b3c:	f002 ff8b 	bl	8003a56 <HAL_GPIO_WritePin>
  DelayMicro(15); 					//minimum 10us high pulse (Page 21)
 8000b40:	200f      	movs	r0, #15
 8000b42:	f000 f95d 	bl	8000e00 <DelayMicro>
  CE_RESET;
 8000b46:	2200      	movs	r2, #0
 8000b48:	2108      	movs	r1, #8
 8000b4a:	4818      	ldr	r0, [pc, #96]	; (8000bac <NRF24L01_Send+0xc0>)
 8000b4c:	f002 ff83 	bl	8003a56 <HAL_GPIO_WritePin>

  // Waiting interrupt signal from IRQ
  while((GPIO_PinState)IRQ == GPIO_PIN_SET){}
 8000b50:	bf00      	nop
 8000b52:	2104      	movs	r1, #4
 8000b54:	4815      	ldr	r0, [pc, #84]	; (8000bac <NRF24L01_Send+0xc0>)
 8000b56:	f002 ff67 	bl	8003a28 <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d0f8      	beq.n	8000b52 <NRF24L01_Send+0x66>

  status = NRF24_ReadReg(STATUS_NRF);		// Read status sent data to RX
 8000b60:	2007      	movs	r0, #7
 8000b62:	f000 f96f 	bl	8000e44 <NRF24_ReadReg>
 8000b66:	4603      	mov	r3, r0
 8000b68:	73fb      	strb	r3, [r7, #15]
  if(status & TX_DS) 	     //TX_DS == 0x20   // When transmitted data was receive, and we take back ACK answer
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	f003 0320 	and.w	r3, r3, #32
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d004      	beq.n	8000b7e <NRF24L01_Send+0x92>
  {
      NRF24_WriteReg(STATUS_NRF, 0x20);
 8000b74:	2120      	movs	r1, #32
 8000b76:	2007      	movs	r0, #7
 8000b78:	f000 f998 	bl	8000eac <NRF24_WriteReg>
 8000b7c:	e00a      	b.n	8000b94 <NRF24L01_Send+0xa8>
  }
  else if(status & MAX_RT)   //MAX_RT == 0x10  // Retransmeet data flag
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	f003 0310 	and.w	r3, r3, #16
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d005      	beq.n	8000b94 <NRF24L01_Send+0xa8>
  {

    NRF24_WriteReg(STATUS_NRF, 0x10);
 8000b88:	2110      	movs	r1, #16
 8000b8a:	2007      	movs	r0, #7
 8000b8c:	f000 f98e 	bl	8000eac <NRF24_WriteReg>
    NRF24_FlushTX();
 8000b90:	f000 fa62 	bl	8001058 <NRF24_FlushTX>
  }

  regval = NRF24_ReadReg(OBSERVE_TX);   // Return Count lost packets and count transmitted packets
 8000b94:	2008      	movs	r0, #8
 8000b96:	f000 f955 	bl	8000e44 <NRF24_ReadReg>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	73bb      	strb	r3, [r7, #14]

  // Switch on RX mode
  NRF24L01_RX_Mode_for_TX_mode();
 8000b9e:	f7ff fed3 	bl	8000948 <NRF24L01_RX_Mode_for_TX_mode>

  return regval;
 8000ba2:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40010800 	.word	0x40010800

08000bb0 <NRF24L01_Transmission>:
//----------------------------------------------------------------------------------------
void NRF24L01_Transmission(void)
{
 8000bb0:	b590      	push	{r4, r7, lr}
 8000bb2:	b095      	sub	sp, #84	; 0x54
 8000bb4:	af00      	add	r7, sp, #0
	char ctr[5] = {0};
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8000bba:	2300      	movs	r3, #0
 8000bbc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	char ctr_buf[5] = {0};
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	643b      	str	r3, [r7, #64]	; 0x40
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	static uint8_t retr_cnt, dt = 0;
	static int test_data = 0;

	uint8_t buf2[20]={0};
 8000bca:	2300      	movs	r3, #0
 8000bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000bce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
	sprintf(buf2, "%d", test_data);
 8000bdc:	4b7c      	ldr	r3, [pc, #496]	; (8000dd0 <NRF24L01_Transmission+0x220>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000be4:	497b      	ldr	r1, [pc, #492]	; (8000dd4 <NRF24L01_Transmission+0x224>)
 8000be6:	4618      	mov	r0, r3
 8000be8:	f005 ff40 	bl	8006a6c <siprintf>

	// Print transmit data
	uint8_t test[25] = {0};
 8000bec:	2300      	movs	r3, #0
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
 8000c00:	751a      	strb	r2, [r3, #20]
	uint8_t test_i[10] = {0};
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	f107 0308 	add.w	r3, r7, #8
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	809a      	strh	r2, [r3, #4]

	ssd1306_SetCursor(0, 16);
 8000c10:	2110      	movs	r1, #16
 8000c12:	2000      	movs	r0, #0
 8000c14:	f000 fcc4 	bl	80015a0 <ssd1306_SetCursor>
	strcpy(test, "Data:");
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	4a6e      	ldr	r2, [pc, #440]	; (8000dd8 <NRF24L01_Transmission+0x228>)
 8000c1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c22:	6018      	str	r0, [r3, #0]
 8000c24:	3304      	adds	r3, #4
 8000c26:	8019      	strh	r1, [r3, #0]

	ssd1306_WriteString(test,  Font_7x10, White);
 8000c28:	4a6c      	ldr	r2, [pc, #432]	; (8000ddc <NRF24L01_Transmission+0x22c>)
 8000c2a:	f107 0010 	add.w	r0, r7, #16
 8000c2e:	2301      	movs	r3, #1
 8000c30:	ca06      	ldmia	r2, {r1, r2}
 8000c32:	f000 fc8f 	bl	8001554 <ssd1306_WriteString>

	dt = NRF24L01_Send(buf2);						// Transmit data
 8000c36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff ff56 	bl	8000aec <NRF24L01_Send>
 8000c40:	4603      	mov	r3, r0
 8000c42:	461a      	mov	r2, r3
 8000c44:	4b66      	ldr	r3, [pc, #408]	; (8000de0 <NRF24L01_Transmission+0x230>)
 8000c46:	701a      	strb	r2, [r3, #0]

	strcat(test, buf2);
 8000c48:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000c4c:	f107 0310 	add.w	r3, r7, #16
 8000c50:	4611      	mov	r1, r2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f005 ff2a 	bl	8006aac <strcat>
	ssd1306_WriteString(test,  Font_7x10, White);
 8000c58:	4a60      	ldr	r2, [pc, #384]	; (8000ddc <NRF24L01_Transmission+0x22c>)
 8000c5a:	f107 0010 	add.w	r0, r7, #16
 8000c5e:	2301      	movs	r3, #1
 8000c60:	ca06      	ldmia	r2, {r1, r2}
 8000c62:	f000 fc77 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000c66:	f000 fb65 	bl	8001334 <ssd1306_UpdateScreen>

	retr_cnt = dt & 0xF;
 8000c6a:	4b5d      	ldr	r3, [pc, #372]	; (8000de0 <NRF24L01_Transmission+0x230>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	f003 030f 	and.w	r3, r3, #15
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	4b5b      	ldr	r3, [pc, #364]	; (8000de4 <NRF24L01_Transmission+0x234>)
 8000c76:	701a      	strb	r2, [r3, #0]
	retr_cnt_full += retr_cnt;
 8000c78:	4b5a      	ldr	r3, [pc, #360]	; (8000de4 <NRF24L01_Transmission+0x234>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4b5a      	ldr	r3, [pc, #360]	; (8000de8 <NRF24L01_Transmission+0x238>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4413      	add	r3, r2
 8000c84:	4a58      	ldr	r2, [pc, #352]	; (8000de8 <NRF24L01_Transmission+0x238>)
 8000c86:	6013      	str	r3, [r2, #0]

	// Print transmit counter
	memset(test, 0, sizeof(test));
 8000c88:	f107 0310 	add.w	r3, r7, #16
 8000c8c:	2219      	movs	r2, #25
 8000c8e:	2100      	movs	r1, #0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f005 fe2d 	bl	80068f0 <memset>
	memset(test_i, 0, sizeof(test_i));
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	220a      	movs	r2, #10
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f005 fe27 	bl	80068f0 <memset>

	ssd1306_SetCursor(0, 26);
 8000ca2:	211a      	movs	r1, #26
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f000 fc7b 	bl	80015a0 <ssd1306_SetCursor>
	strcpy(test, "Conut trans:");
 8000caa:	f107 0310 	add.w	r3, r7, #16
 8000cae:	4a4f      	ldr	r2, [pc, #316]	; (8000dec <NRF24L01_Transmission+0x23c>)
 8000cb0:	461c      	mov	r4, r3
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cb6:	c407      	stmia	r4!, {r0, r1, r2}
 8000cb8:	7023      	strb	r3, [r4, #0]
	// number in string
	itoa(i, test_i, 10);
 8000cba:	4b4d      	ldr	r3, [pc, #308]	; (8000df0 <NRF24L01_Transmission+0x240>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	1d39      	adds	r1, r7, #4
 8000cc0:	220a      	movs	r2, #10
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f005 fe04 	bl	80068d0 <itoa>
	strcat(test, test_i);
 8000cc8:	1d3a      	adds	r2, r7, #4
 8000cca:	f107 0310 	add.w	r3, r7, #16
 8000cce:	4611      	mov	r1, r2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f005 feeb 	bl	8006aac <strcat>
	ssd1306_WriteString(test,  Font_7x10, White);
 8000cd6:	4a41      	ldr	r2, [pc, #260]	; (8000ddc <NRF24L01_Transmission+0x22c>)
 8000cd8:	f107 0010 	add.w	r0, r7, #16
 8000cdc:	2301      	movs	r3, #1
 8000cde:	ca06      	ldmia	r2, {r1, r2}
 8000ce0:	f000 fc38 	bl	8001554 <ssd1306_WriteString>

	// Print retransmeet counter
	memset(test, 0, sizeof(test));
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	2219      	movs	r2, #25
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 fdff 	bl	80068f0 <memset>
	memset(test_i, 0, sizeof(test_i));
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	220a      	movs	r2, #10
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f005 fdf9 	bl	80068f0 <memset>

	ssd1306_SetCursor(0, 36);
 8000cfe:	2124      	movs	r1, #36	; 0x24
 8000d00:	2000      	movs	r0, #0
 8000d02:	f000 fc4d 	bl	80015a0 <ssd1306_SetCursor>
	strcpy(test, "Retransm:");
 8000d06:	f107 0310 	add.w	r3, r7, #16
 8000d0a:	4a3a      	ldr	r2, [pc, #232]	; (8000df4 <NRF24L01_Transmission+0x244>)
 8000d0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d0e:	c303      	stmia	r3!, {r0, r1}
 8000d10:	801a      	strh	r2, [r3, #0]
	itoa(retr_cnt_full, test_i, 10);
 8000d12:	4b35      	ldr	r3, [pc, #212]	; (8000de8 <NRF24L01_Transmission+0x238>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	1d39      	adds	r1, r7, #4
 8000d18:	220a      	movs	r2, #10
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f005 fdd8 	bl	80068d0 <itoa>
	strcat(test, test_i);
 8000d20:	1d3a      	adds	r2, r7, #4
 8000d22:	f107 0310 	add.w	r3, r7, #16
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f005 febf 	bl	8006aac <strcat>
	ssd1306_WriteString(test,  Font_7x10, White);
 8000d2e:	4a2b      	ldr	r2, [pc, #172]	; (8000ddc <NRF24L01_Transmission+0x22c>)
 8000d30:	f107 0010 	add.w	r0, r7, #16
 8000d34:	2301      	movs	r3, #1
 8000d36:	ca06      	ldmia	r2, {r1, r2}
 8000d38:	f000 fc0c 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000d3c:	f000 fafa 	bl	8001334 <ssd1306_UpdateScreen>

	// Print lost pacets
	memset(test, 0, sizeof(test));
 8000d40:	f107 0310 	add.w	r3, r7, #16
 8000d44:	2219      	movs	r2, #25
 8000d46:	2100      	movs	r1, #0
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f005 fdd1 	bl	80068f0 <memset>
	memset(test_i, 0, sizeof(test_i));
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	220a      	movs	r2, #10
 8000d52:	2100      	movs	r1, #0
 8000d54:	4618      	mov	r0, r3
 8000d56:	f005 fdcb 	bl	80068f0 <memset>

	cnt_lost = dt >> 4;
 8000d5a:	4b21      	ldr	r3, [pc, #132]	; (8000de0 <NRF24L01_Transmission+0x230>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	091b      	lsrs	r3, r3, #4
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	461a      	mov	r2, r3
 8000d64:	4b24      	ldr	r3, [pc, #144]	; (8000df8 <NRF24L01_Transmission+0x248>)
 8000d66:	601a      	str	r2, [r3, #0]

	ssd1306_SetCursor(0, 46);
 8000d68:	212e      	movs	r1, #46	; 0x2e
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f000 fc18 	bl	80015a0 <ssd1306_SetCursor>
	strcpy(test, "Lost:");
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	4a21      	ldr	r2, [pc, #132]	; (8000dfc <NRF24L01_Transmission+0x24c>)
 8000d76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d7a:	6018      	str	r0, [r3, #0]
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	8019      	strh	r1, [r3, #0]
	itoa(cnt_lost, test_i, 10);
 8000d80:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <NRF24L01_Transmission+0x248>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	1d39      	adds	r1, r7, #4
 8000d86:	220a      	movs	r2, #10
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f005 fda1 	bl	80068d0 <itoa>
	strcat(test, test_i);
 8000d8e:	1d3a      	adds	r2, r7, #4
 8000d90:	f107 0310 	add.w	r3, r7, #16
 8000d94:	4611      	mov	r1, r2
 8000d96:	4618      	mov	r0, r3
 8000d98:	f005 fe88 	bl	8006aac <strcat>
	ssd1306_WriteString(test,  Font_7x10, White);
 8000d9c:	4a0f      	ldr	r2, [pc, #60]	; (8000ddc <NRF24L01_Transmission+0x22c>)
 8000d9e:	f107 0010 	add.w	r0, r7, #16
 8000da2:	2301      	movs	r3, #1
 8000da4:	ca06      	ldmia	r2, {r1, r2}
 8000da6:	f000 fbd5 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000daa:	f000 fac3 	bl	8001334 <ssd1306_UpdateScreen>

	test_data++;
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <NRF24L01_Transmission+0x220>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	3301      	adds	r3, #1
 8000db4:	4a06      	ldr	r2, [pc, #24]	; (8000dd0 <NRF24L01_Transmission+0x220>)
 8000db6:	6013      	str	r3, [r2, #0]
	i++;
 8000db8:	4b0d      	ldr	r3, [pc, #52]	; (8000df0 <NRF24L01_Transmission+0x240>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	4a0c      	ldr	r2, [pc, #48]	; (8000df0 <NRF24L01_Transmission+0x240>)
 8000dc0:	6013      	str	r3, [r2, #0]

	HAL_Delay(100);
 8000dc2:	2064      	movs	r0, #100	; 0x64
 8000dc4:	f002 faca 	bl	800335c <HAL_Delay>
}
 8000dc8:	bf00      	nop
 8000dca:	3754      	adds	r7, #84	; 0x54
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd90      	pop	{r4, r7, pc}
 8000dd0:	20000144 	.word	0x20000144
 8000dd4:	08007288 	.word	0x08007288
 8000dd8:	0800728c 	.word	0x0800728c
 8000ddc:	20000014 	.word	0x20000014
 8000de0:	20000148 	.word	0x20000148
 8000de4:	20000149 	.word	0x20000149
 8000de8:	2000013c 	.word	0x2000013c
 8000dec:	08007294 	.word	0x08007294
 8000df0:	20000010 	.word	0x20000010
 8000df4:	080072a4 	.word	0x080072a4
 8000df8:	20000140 	.word	0x20000140
 8000dfc:	080072b0 	.word	0x080072b0

08000e00 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <DelayMicro+0x3c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8000e0e:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <DelayMicro+0x3c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a0b      	ldr	r2, [pc, #44]	; (8000e40 <DelayMicro+0x40>)
 8000e14:	fba2 2303 	umull	r2, r3, r2, r3
 8000e18:	0ddb      	lsrs	r3, r3, #23
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	fb02 f303 	mul.w	r3, r2, r3
 8000e20:	607b      	str	r3, [r7, #4]
	while (micros--);
 8000e22:	bf00      	nop
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	1e5a      	subs	r2, r3, #1
 8000e28:	607a      	str	r2, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d1fa      	bne.n	8000e24 <DelayMicro+0x24>
}
 8000e2e:	bf00      	nop
 8000e30:	bf00      	nop
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000024 	.word	0x20000024
 8000e40:	ffa71ee7 	.word	0xffa71ee7

08000e44 <NRF24_ReadReg>:
//----------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af02      	add	r7, sp, #8
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
  uint8_t dt=0, cmd;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	73fb      	strb	r3, [r7, #15]
  CS_ON;
 8000e52:	2200      	movs	r2, #0
 8000e54:	2110      	movs	r1, #16
 8000e56:	4813      	ldr	r0, [pc, #76]	; (8000ea4 <NRF24_ReadReg+0x60>)
 8000e58:	f002 fdfd 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1,&addr,&dt,1,1000);
 8000e5c:	f107 020f 	add.w	r2, r7, #15
 8000e60:	1df9      	adds	r1, r7, #7
 8000e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e66:	9300      	str	r3, [sp, #0]
 8000e68:	2301      	movs	r3, #1
 8000e6a:	480f      	ldr	r0, [pc, #60]	; (8000ea8 <NRF24_ReadReg+0x64>)
 8000e6c:	f004 f981 	bl	8005172 <HAL_SPI_TransmitReceive>
  if (addr!=STATUS_NRF)
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	2b07      	cmp	r3, #7
 8000e74:	d00c      	beq.n	8000e90 <NRF24_ReadReg+0x4c>
  {
	  cmd=0xFF;
 8000e76:	23ff      	movs	r3, #255	; 0xff
 8000e78:	73bb      	strb	r3, [r7, #14]
	  HAL_SPI_TransmitReceive(&hspi1,&cmd,&dt,1,1000);
 8000e7a:	f107 020f 	add.w	r2, r7, #15
 8000e7e:	f107 010e 	add.w	r1, r7, #14
 8000e82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	2301      	movs	r3, #1
 8000e8a:	4807      	ldr	r0, [pc, #28]	; (8000ea8 <NRF24_ReadReg+0x64>)
 8000e8c:	f004 f971 	bl	8005172 <HAL_SPI_TransmitReceive>
  }
  CS_OFF;
 8000e90:	2201      	movs	r2, #1
 8000e92:	2110      	movs	r1, #16
 8000e94:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <NRF24_ReadReg+0x60>)
 8000e96:	f002 fdde 	bl	8003a56 <HAL_GPIO_WritePin>
  return dt;
 8000e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40010800 	.word	0x40010800
 8000ea8:	200006c4 	.word	0x200006c4

08000eac <NRF24_WriteReg>:
//----------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	460a      	mov	r2, r1
 8000eb6:	71fb      	strb	r3, [r7, #7]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								// Add write bit
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f043 0320 	orr.w	r3, r3, #32
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2110      	movs	r1, #16
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <NRF24_WriteReg+0x54>)
 8000ecc:	f002 fdc3 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000ed0:	1df9      	adds	r1, r7, #7
 8000ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	480a      	ldr	r0, [pc, #40]	; (8000f04 <NRF24_WriteReg+0x58>)
 8000eda:	f003 fefd 	bl	8004cd8 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1,&dt,1,1000);				// Send data in bus
 8000ede:	1db9      	adds	r1, r7, #6
 8000ee0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4807      	ldr	r0, [pc, #28]	; (8000f04 <NRF24_WriteReg+0x58>)
 8000ee8:	f003 fef6 	bl	8004cd8 <HAL_SPI_Transmit>
  CS_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	2110      	movs	r1, #16
 8000ef0:	4803      	ldr	r0, [pc, #12]	; (8000f00 <NRF24_WriteReg+0x54>)
 8000ef2:	f002 fdb0 	bl	8003a56 <HAL_GPIO_WritePin>
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40010800 	.word	0x40010800
 8000f04:	200006c4 	.word	0x200006c4

08000f08 <NRF24_ToggleFeatures>:
//----------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {ACTIVATE};
 8000f0e:	2350      	movs	r3, #80	; 0x50
 8000f10:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8000f12:	2200      	movs	r2, #0
 8000f14:	2110      	movs	r1, #16
 8000f16:	480f      	ldr	r0, [pc, #60]	; (8000f54 <NRF24_ToggleFeatures+0x4c>)
 8000f18:	f002 fd9d 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000f1c:	1d39      	adds	r1, r7, #4
 8000f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f22:	2201      	movs	r2, #1
 8000f24:	480c      	ldr	r0, [pc, #48]	; (8000f58 <NRF24_ToggleFeatures+0x50>)
 8000f26:	f003 fed7 	bl	8004cd8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f7ff ff68 	bl	8000e00 <DelayMicro>
  dt[0] = 0x73;
 8000f30:	2373      	movs	r3, #115	; 0x73
 8000f32:	713b      	strb	r3, [r7, #4]
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000f34:	1d39      	adds	r1, r7, #4
 8000f36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4806      	ldr	r0, [pc, #24]	; (8000f58 <NRF24_ToggleFeatures+0x50>)
 8000f3e:	f003 fecb 	bl	8004cd8 <HAL_SPI_Transmit>
  CS_OFF;
 8000f42:	2201      	movs	r2, #1
 8000f44:	2110      	movs	r1, #16
 8000f46:	4803      	ldr	r0, [pc, #12]	; (8000f54 <NRF24_ToggleFeatures+0x4c>)
 8000f48:	f002 fd85 	bl	8003a56 <HAL_GPIO_WritePin>
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40010800 	.word	0x40010800
 8000f58:	200006c4 	.word	0x200006c4

08000f5c <NRF24_Read_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Read_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	71bb      	strb	r3, [r7, #6]
  CS_ON;
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2110      	movs	r1, #16
 8000f70:	480d      	ldr	r0, [pc, #52]	; (8000fa8 <NRF24_Read_Buf+0x4c>)
 8000f72:	f002 fd70 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000f76:	1df9      	adds	r1, r7, #7
 8000f78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	480b      	ldr	r0, [pc, #44]	; (8000fac <NRF24_Read_Buf+0x50>)
 8000f80:	f003 feaa 	bl	8004cd8 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1,pBuf,bytes,1000);			// Save data in buffer
 8000f84:	79bb      	ldrb	r3, [r7, #6]
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f8c:	6839      	ldr	r1, [r7, #0]
 8000f8e:	4807      	ldr	r0, [pc, #28]	; (8000fac <NRF24_Read_Buf+0x50>)
 8000f90:	f003 ffde 	bl	8004f50 <HAL_SPI_Receive>
  CS_OFF;
 8000f94:	2201      	movs	r2, #1
 8000f96:	2110      	movs	r1, #16
 8000f98:	4803      	ldr	r0, [pc, #12]	; (8000fa8 <NRF24_Read_Buf+0x4c>)
 8000f9a:	f002 fd5c 	bl	8003a56 <HAL_GPIO_WritePin>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40010800 	.word	0x40010800
 8000fac:	200006c4 	.word	0x200006c4

08000fb0 <NRF24_Write_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								//Add write bit
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	f043 0320 	orr.w	r3, r3, #32
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2110      	movs	r1, #16
 8000fce:	480f      	ldr	r0, [pc, #60]	; (800100c <NRF24_Write_Buf+0x5c>)
 8000fd0:	f002 fd41 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000fd4:	1df9      	adds	r1, r7, #7
 8000fd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fda:	2201      	movs	r2, #1
 8000fdc:	480c      	ldr	r0, [pc, #48]	; (8001010 <NRF24_Write_Buf+0x60>)
 8000fde:	f003 fe7b 	bl	8004cd8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8000fe2:	2001      	movs	r0, #1
 8000fe4:	f7ff ff0c 	bl	8000e00 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000);			// Send data in buffer
 8000fe8:	79bb      	ldrb	r3, [r7, #6]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff0:	6839      	ldr	r1, [r7, #0]
 8000ff2:	4807      	ldr	r0, [pc, #28]	; (8001010 <NRF24_Write_Buf+0x60>)
 8000ff4:	f003 fe70 	bl	8004cd8 <HAL_SPI_Transmit>
  CS_OFF;
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <NRF24_Write_Buf+0x5c>)
 8000ffe:	f002 fd2a 	bl	8003a56 <HAL_GPIO_WritePin>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40010800 	.word	0x40010800
 8001010:	200006c4 	.word	0x200006c4

08001014 <NRF24_FlushRX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushRX(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_RX};
 800101a:	23e2      	movs	r3, #226	; 0xe2
 800101c:	713b      	strb	r3, [r7, #4]
  CS_ON;
 800101e:	2200      	movs	r2, #0
 8001020:	2110      	movs	r1, #16
 8001022:	480b      	ldr	r0, [pc, #44]	; (8001050 <NRF24_FlushRX+0x3c>)
 8001024:	f002 fd17 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8001028:	1d39      	adds	r1, r7, #4
 800102a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102e:	2201      	movs	r2, #1
 8001030:	4808      	ldr	r0, [pc, #32]	; (8001054 <NRF24_FlushRX+0x40>)
 8001032:	f003 fe51 	bl	8004cd8 <HAL_SPI_Transmit>
  DelayMicro(1);
 8001036:	2001      	movs	r0, #1
 8001038:	f7ff fee2 	bl	8000e00 <DelayMicro>
  CS_OFF;
 800103c:	2201      	movs	r2, #1
 800103e:	2110      	movs	r1, #16
 8001040:	4803      	ldr	r0, [pc, #12]	; (8001050 <NRF24_FlushRX+0x3c>)
 8001042:	f002 fd08 	bl	8003a56 <HAL_GPIO_WritePin>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40010800 	.word	0x40010800
 8001054:	200006c4 	.word	0x200006c4

08001058 <NRF24_FlushTX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushTX(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_TX};
 800105e:	23e1      	movs	r3, #225	; 0xe1
 8001060:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8001062:	2200      	movs	r2, #0
 8001064:	2110      	movs	r1, #16
 8001066:	480b      	ldr	r0, [pc, #44]	; (8001094 <NRF24_FlushTX+0x3c>)
 8001068:	f002 fcf5 	bl	8003a56 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 800106c:	1d39      	adds	r1, r7, #4
 800106e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001072:	2201      	movs	r2, #1
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <NRF24_FlushTX+0x40>)
 8001076:	f003 fe2f 	bl	8004cd8 <HAL_SPI_Transmit>
  DelayMicro(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f7ff fec0 	bl	8000e00 <DelayMicro>
  CS_OFF;
 8001080:	2201      	movs	r2, #1
 8001082:	2110      	movs	r1, #16
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <NRF24_FlushTX+0x3c>)
 8001086:	f002 fce6 	bl	8003a56 <HAL_GPIO_WritePin>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40010800 	.word	0x40010800
 8001098:	200006c4 	.word	0x200006c4

0800109c <read_config_registers>:
//----------------------------------------------------------------------------------------
// Read config data from nrf registers
bool read_config_registers(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80010a0:	2064      	movs	r0, #100	; 0x64
 80010a2:	f002 f95b 	bl	800335c <HAL_Delay>

	config_array[0] = NRF24_ReadReg(CONFIG);			// 0x0B
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fecc 	bl	8000e44 <NRF24_ReadReg>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <read_config_registers+0x78>)
 80010b2:	701a      	strb	r2, [r3, #0]
	config_array[1] = NRF24_ReadReg(EN_AA);			    // 0x01
 80010b4:	2001      	movs	r0, #1
 80010b6:	f7ff fec5 	bl	8000e44 <NRF24_ReadReg>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <read_config_registers+0x78>)
 80010c0:	705a      	strb	r2, [r3, #1]
	config_array[2] = NRF24_ReadReg(EN_RXADDR); 		// 0x01
 80010c2:	2002      	movs	r0, #2
 80010c4:	f7ff febe 	bl	8000e44 <NRF24_ReadReg>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	4b11      	ldr	r3, [pc, #68]	; (8001114 <read_config_registers+0x78>)
 80010ce:	709a      	strb	r2, [r3, #2]
	config_array[3] = NRF24_ReadReg(STATUS_NRF);		// 0x0E
 80010d0:	2007      	movs	r0, #7
 80010d2:	f7ff feb7 	bl	8000e44 <NRF24_ReadReg>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <read_config_registers+0x78>)
 80010dc:	70da      	strb	r2, [r3, #3]
	config_array[4] = NRF24_ReadReg(RF_SETUP);		    // 0x06
 80010de:	2006      	movs	r0, #6
 80010e0:	f7ff feb0 	bl	8000e44 <NRF24_ReadReg>
 80010e4:	4603      	mov	r3, r0
 80010e6:	461a      	mov	r2, r3
 80010e8:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <read_config_registers+0x78>)
 80010ea:	711a      	strb	r2, [r3, #4]

	NRF24_Read_Buf(TX_ADDR,buf1,3);
 80010ec:	2203      	movs	r2, #3
 80010ee:	490a      	ldr	r1, [pc, #40]	; (8001118 <read_config_registers+0x7c>)
 80010f0:	2010      	movs	r0, #16
 80010f2:	f7ff ff33 	bl	8000f5c <NRF24_Read_Buf>
	NRF24_Read_Buf(RX_ADDR_P0,buf1,3);
 80010f6:	2203      	movs	r2, #3
 80010f8:	4907      	ldr	r1, [pc, #28]	; (8001118 <read_config_registers+0x7c>)
 80010fa:	200a      	movs	r0, #10
 80010fc:	f7ff ff2e 	bl	8000f5c <NRF24_Read_Buf>

	if(config_array[0] == 0)		// Data from nrf module was read
 8001100:	4b04      	ldr	r3, [pc, #16]	; (8001114 <read_config_registers+0x78>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d101      	bne.n	800110c <read_config_registers+0x70>
	{
		return false;
 8001108:	2300      	movs	r3, #0
 800110a:	e000      	b.n	800110e <read_config_registers+0x72>
	}
	else
	{
		return true;
 800110c:	2301      	movs	r3, #1
	}
}
 800110e:	4618      	mov	r0, r3
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000114 	.word	0x20000114
 8001118:	20000124 	.word	0x20000124

0800111c <reset_nrf24l01>:
//----------------------------------------------------------------------------------------
void reset_nrf24l01(void)   // reconfigure module
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
	CE_RESET;
 8001122:	2200      	movs	r2, #0
 8001124:	2108      	movs	r1, #8
 8001126:	4829      	ldr	r0, [pc, #164]	; (80011cc <reset_nrf24l01+0xb0>)
 8001128:	f002 fc95 	bl	8003a56 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 800112c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001130:	f7ff fe66 	bl	8000e00 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 8001134:	210a      	movs	r1, #10
 8001136:	2000      	movs	r0, #0
 8001138:	f7ff feb8 	bl	8000eac <NRF24_WriteReg>

	DelayMicro(5000);
 800113c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001140:	f7ff fe5e 	bl	8000e00 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable Pipe0
 8001144:	2101      	movs	r1, #1
 8001146:	2001      	movs	r0, #1
 8001148:	f7ff feb0 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe0
 800114c:	2101      	movs	r1, #1
 800114e:	2002      	movs	r0, #2
 8001150:	f7ff feac 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 8001154:	2101      	movs	r1, #1
 8001156:	2003      	movs	r0, #3
 8001158:	f7ff fea8 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 800115c:	215f      	movs	r1, #95	; 0x5f
 800115e:	2004      	movs	r0, #4
 8001160:	f7ff fea4 	bl	8000eac <NRF24_WriteReg>
	NRF24_ToggleFeatures();
 8001164:	f7ff fed0 	bl	8000f08 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);
 8001168:	2100      	movs	r1, #0
 800116a:	201d      	movs	r0, #29
 800116c:	f7ff fe9e 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 8001170:	2100      	movs	r1, #0
 8001172:	201c      	movs	r0, #28
 8001174:	f7ff fe9a 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x00); 		// Reset flags for IRQ   // WAS NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 8001178:	2100      	movs	r1, #0
 800117a:	2007      	movs	r0, #7
 800117c:	f7ff fe96 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 8001180:	214c      	movs	r1, #76	; 0x4c
 8001182:	2005      	movs	r0, #5
 8001184:	f7ff fe92 	bl	8000eac <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26);  		// TX_PWR:0dBm, Datarate:250kbps
 8001188:	2126      	movs	r1, #38	; 0x26
 800118a:	2006      	movs	r0, #6
 800118c:	f7ff fe8e 	bl	8000eac <NRF24_WriteReg>

	uint8_t TX_ADDRESS_RESET[TX_ADR_WIDTH] = {0x00,0x00,0x00};   // Address for pipe 0
 8001190:	4a0f      	ldr	r2, [pc, #60]	; (80011d0 <reset_nrf24l01+0xb4>)
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	6812      	ldr	r2, [r2, #0]
 8001196:	4611      	mov	r1, r2
 8001198:	8019      	strh	r1, [r3, #0]
 800119a:	3302      	adds	r3, #2
 800119c:	0c12      	lsrs	r2, r2, #16
 800119e:	701a      	strb	r2, [r3, #0]
	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS_RESET, TX_ADR_WIDTH);			// Write TX address
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	2203      	movs	r2, #3
 80011a4:	4619      	mov	r1, r3
 80011a6:	2010      	movs	r0, #16
 80011a8:	f7ff ff02 	bl	8000fb0 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_RESET, TX_ADR_WIDTH);		// Set up pipe 0 address
 80011ac:	1d3b      	adds	r3, r7, #4
 80011ae:	2203      	movs	r2, #3
 80011b0:	4619      	mov	r1, r3
 80011b2:	200a      	movs	r0, #10
 80011b4:	f7ff fefc 	bl	8000fb0 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 	// Number of bytes in TX buffer
 80011b8:	210a      	movs	r1, #10
 80011ba:	2011      	movs	r0, #17
 80011bc:	f7ff fe76 	bl	8000eac <NRF24_WriteReg>

	NRF24L01_RX_Mode_for_TX_mode();
 80011c0:	f7ff fbc2 	bl	8000948 <NRF24L01_RX_Mode_for_TX_mode>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40010800 	.word	0x40010800
 80011d0:	080072b8 	.word	0x080072b8

080011d4 <clearn_oled>:
	  ssd1306_Fill(Black);
	  ssd1306_UpdateScreen();
}
//----------------------------------------------------------------------------------------
void clearn_oled(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	 ssd1306_Fill(Black);
 80011d8:	2000      	movs	r0, #0
 80011da:	f000 f889 	bl	80012f0 <ssd1306_Fill>
	 ssd1306_UpdateScreen();
 80011de:	f000 f8a9 	bl	8001334 <ssd1306_UpdateScreen>
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af04      	add	r7, sp, #16
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 80011f2:	230a      	movs	r3, #10
 80011f4:	9302      	str	r3, [sp, #8]
 80011f6:	2301      	movs	r3, #1
 80011f8:	9301      	str	r3, [sp, #4]
 80011fa:	1dfb      	adds	r3, r7, #7
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2301      	movs	r3, #1
 8001200:	2200      	movs	r2, #0
 8001202:	2178      	movs	r1, #120	; 0x78
 8001204:	4803      	ldr	r0, [pc, #12]	; (8001214 <ssd1306_WriteCommand+0x2c>)
 8001206:	f002 fdb3 	bl	8003d70 <HAL_I2C_Mem_Write>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200005e4 	.word	0x200005e4

08001218 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 800121c:	2064      	movs	r0, #100	; 0x64
 800121e:	f002 f89d 	bl	800335c <HAL_Delay>

	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 8001222:	20ae      	movs	r0, #174	; 0xae
 8001224:	f7ff ffe0 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001228:	2020      	movs	r0, #32
 800122a:	f7ff ffdd 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800122e:	2010      	movs	r0, #16
 8001230:	f7ff ffda 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001234:	20b0      	movs	r0, #176	; 0xb0
 8001236:	f7ff ffd7 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800123a:	20c8      	movs	r0, #200	; 0xc8
 800123c:	f7ff ffd4 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8001240:	2000      	movs	r0, #0
 8001242:	f7ff ffd1 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 8001246:	2010      	movs	r0, #16
 8001248:	f7ff ffce 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 800124c:	2040      	movs	r0, #64	; 0x40
 800124e:	f7ff ffcb 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 8001252:	2081      	movs	r0, #129	; 0x81
 8001254:	f7ff ffc8 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8001258:	20ff      	movs	r0, #255	; 0xff
 800125a:	f7ff ffc5 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 800125e:	20a1      	movs	r0, #161	; 0xa1
 8001260:	f7ff ffc2 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 8001264:	20a6      	movs	r0, #166	; 0xa6
 8001266:	f7ff ffbf 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 800126a:	20a8      	movs	r0, #168	; 0xa8
 800126c:	f7ff ffbc 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8001270:	203f      	movs	r0, #63	; 0x3f
 8001272:	f7ff ffb9 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001276:	20a4      	movs	r0, #164	; 0xa4
 8001278:	f7ff ffb6 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 800127c:	20d3      	movs	r0, #211	; 0xd3
 800127e:	f7ff ffb3 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 8001282:	2000      	movs	r0, #0
 8001284:	f7ff ffb0 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001288:	20d5      	movs	r0, #213	; 0xd5
 800128a:	f7ff ffad 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 800128e:	20f0      	movs	r0, #240	; 0xf0
 8001290:	f7ff ffaa 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001294:	20d9      	movs	r0, #217	; 0xd9
 8001296:	f7ff ffa7 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 800129a:	2022      	movs	r0, #34	; 0x22
 800129c:	f7ff ffa4 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 80012a0:	20da      	movs	r0, #218	; 0xda
 80012a2:	f7ff ffa1 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 80012a6:	2012      	movs	r0, #18
 80012a8:	f7ff ff9e 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 80012ac:	20db      	movs	r0, #219	; 0xdb
 80012ae:	f7ff ff9b 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80012b2:	2020      	movs	r0, #32
 80012b4:	f7ff ff98 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80012b8:	208d      	movs	r0, #141	; 0x8d
 80012ba:	f7ff ff95 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 80012be:	2014      	movs	r0, #20
 80012c0:	f7ff ff92 	bl	80011e8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 80012c4:	20af      	movs	r0, #175	; 0xaf
 80012c6:	f7ff ff8f 	bl	80011e8 <ssd1306_WriteCommand>

	// Clear screen
	ssd1306_Fill(Black);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f000 f810 	bl	80012f0 <ssd1306_Fill>

	// Flush buffer to screen
	ssd1306_UpdateScreen();
 80012d0:	f000 f830 	bl	8001334 <ssd1306_UpdateScreen>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <ssd1306_Init+0xd4>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80012da:	4b04      	ldr	r3, [pc, #16]	; (80012ec <ssd1306_Init+0xd4>)
 80012dc:	2200      	movs	r2, #0
 80012de:	805a      	strh	r2, [r3, #2]

	SSD1306.Initialized = 1;
 80012e0:	4b02      	ldr	r3, [pc, #8]	; (80012ec <ssd1306_Init+0xd4>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	715a      	strb	r2, [r3, #5]

	return 1;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	2000054c 	.word	0x2000054c

080012f0 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	e00d      	b.n	800131c <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d101      	bne.n	800130a <ssd1306_Fill+0x1a>
 8001306:	2100      	movs	r1, #0
 8001308:	e000      	b.n	800130c <ssd1306_Fill+0x1c>
 800130a:	21ff      	movs	r1, #255	; 0xff
 800130c:	4a08      	ldr	r2, [pc, #32]	; (8001330 <ssd1306_Fill+0x40>)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4413      	add	r3, r2
 8001312:	460a      	mov	r2, r1
 8001314:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	3301      	adds	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001322:	d3ed      	bcc.n	8001300 <ssd1306_Fill+0x10>
	}
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	2000014c 	.word	0x2000014c

08001334 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 800133a:	2300      	movs	r3, #0
 800133c:	71fb      	strb	r3, [r7, #7]
 800133e:	e01d      	b.n	800137c <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	3b50      	subs	r3, #80	; 0x50
 8001344:	b2db      	uxtb	r3, r3
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff4e 	bl	80011e8 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 800134c:	2000      	movs	r0, #0
 800134e:	f7ff ff4b 	bl	80011e8 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 8001352:	2010      	movs	r0, #16
 8001354:	f7ff ff48 	bl	80011e8 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	01db      	lsls	r3, r3, #7
 800135c:	4a0b      	ldr	r2, [pc, #44]	; (800138c <ssd1306_UpdateScreen+0x58>)
 800135e:	4413      	add	r3, r2
 8001360:	2264      	movs	r2, #100	; 0x64
 8001362:	9202      	str	r2, [sp, #8]
 8001364:	2280      	movs	r2, #128	; 0x80
 8001366:	9201      	str	r2, [sp, #4]
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2301      	movs	r3, #1
 800136c:	2240      	movs	r2, #64	; 0x40
 800136e:	2178      	movs	r1, #120	; 0x78
 8001370:	4807      	ldr	r0, [pc, #28]	; (8001390 <ssd1306_UpdateScreen+0x5c>)
 8001372:	f002 fcfd 	bl	8003d70 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	3301      	adds	r3, #1
 800137a:	71fb      	strb	r3, [r7, #7]
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	2b07      	cmp	r3, #7
 8001380:	d9de      	bls.n	8001340 <ssd1306_UpdateScreen+0xc>
	}
}
 8001382:	bf00      	nop
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	2000014c 	.word	0x2000014c
 8001390:	200005e4 	.word	0x200005e4

08001394 <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
 800139e:	460b      	mov	r3, r1
 80013a0:	71bb      	strb	r3, [r7, #6]
 80013a2:	4613      	mov	r3, r2
 80013a4:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	db48      	blt.n	8001440 <ssd1306_DrawPixel+0xac>
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	2b3f      	cmp	r3, #63	; 0x3f
 80013b2:	d845      	bhi.n	8001440 <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}

	// Check if pixel should be inverted
	if (SSD1306.Inverted)
 80013b4:	4b25      	ldr	r3, [pc, #148]	; (800144c <ssd1306_DrawPixel+0xb8>)
 80013b6:	791b      	ldrb	r3, [r3, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d006      	beq.n	80013ca <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 80013bc:	797b      	ldrb	r3, [r7, #5]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	bf0c      	ite	eq
 80013c2:	2301      	moveq	r3, #1
 80013c4:	2300      	movne	r3, #0
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	717b      	strb	r3, [r7, #5]
	}

	// Draw in the right color
	if (color == White)
 80013ca:	797b      	ldrb	r3, [r7, #5]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d11a      	bne.n	8001406 <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80013d0:	79fa      	ldrb	r2, [r7, #7]
 80013d2:	79bb      	ldrb	r3, [r7, #6]
 80013d4:	08db      	lsrs	r3, r3, #3
 80013d6:	b2d8      	uxtb	r0, r3
 80013d8:	4603      	mov	r3, r0
 80013da:	01db      	lsls	r3, r3, #7
 80013dc:	4413      	add	r3, r2
 80013de:	4a1c      	ldr	r2, [pc, #112]	; (8001450 <ssd1306_DrawPixel+0xbc>)
 80013e0:	5cd3      	ldrb	r3, [r2, r3]
 80013e2:	b25a      	sxtb	r2, r3
 80013e4:	79bb      	ldrb	r3, [r7, #6]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	2101      	movs	r1, #1
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	b25b      	sxtb	r3, r3
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b259      	sxtb	r1, r3
 80013f6:	79fa      	ldrb	r2, [r7, #7]
 80013f8:	4603      	mov	r3, r0
 80013fa:	01db      	lsls	r3, r3, #7
 80013fc:	4413      	add	r3, r2
 80013fe:	b2c9      	uxtb	r1, r1
 8001400:	4a13      	ldr	r2, [pc, #76]	; (8001450 <ssd1306_DrawPixel+0xbc>)
 8001402:	54d1      	strb	r1, [r2, r3]
 8001404:	e01d      	b.n	8001442 <ssd1306_DrawPixel+0xae>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001406:	79fa      	ldrb	r2, [r7, #7]
 8001408:	79bb      	ldrb	r3, [r7, #6]
 800140a:	08db      	lsrs	r3, r3, #3
 800140c:	b2d8      	uxtb	r0, r3
 800140e:	4603      	mov	r3, r0
 8001410:	01db      	lsls	r3, r3, #7
 8001412:	4413      	add	r3, r2
 8001414:	4a0e      	ldr	r2, [pc, #56]	; (8001450 <ssd1306_DrawPixel+0xbc>)
 8001416:	5cd3      	ldrb	r3, [r2, r3]
 8001418:	b25a      	sxtb	r2, r3
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	2101      	movs	r1, #1
 8001422:	fa01 f303 	lsl.w	r3, r1, r3
 8001426:	b25b      	sxtb	r3, r3
 8001428:	43db      	mvns	r3, r3
 800142a:	b25b      	sxtb	r3, r3
 800142c:	4013      	ands	r3, r2
 800142e:	b259      	sxtb	r1, r3
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	4603      	mov	r3, r0
 8001434:	01db      	lsls	r3, r3, #7
 8001436:	4413      	add	r3, r2
 8001438:	b2c9      	uxtb	r1, r1
 800143a:	4a05      	ldr	r2, [pc, #20]	; (8001450 <ssd1306_DrawPixel+0xbc>)
 800143c:	54d1      	strb	r1, [r2, r3]
 800143e:	e000      	b.n	8001442 <ssd1306_DrawPixel+0xae>
		return;
 8001440:	bf00      	nop
	}
}
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	bc80      	pop	{r7}
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	2000054c 	.word	0x2000054c
 8001450:	2000014c 	.word	0x2000014c

08001454 <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8001454:	b590      	push	{r4, r7, lr}
 8001456:	b089      	sub	sp, #36	; 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	4604      	mov	r4, r0
 800145c:	1d38      	adds	r0, r7, #4
 800145e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001462:	461a      	mov	r2, r3
 8001464:	4623      	mov	r3, r4
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	4613      	mov	r3, r2
 800146a:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 800146c:	4b38      	ldr	r3, [pc, #224]	; (8001550 <ssd1306_WriteChar+0xfc>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	793b      	ldrb	r3, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	2b7f      	cmp	r3, #127	; 0x7f
 8001478:	dc06      	bgt.n	8001488 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 800147a:	4b35      	ldr	r3, [pc, #212]	; (8001550 <ssd1306_WriteChar+0xfc>)
 800147c:	885b      	ldrh	r3, [r3, #2]
 800147e:	461a      	mov	r2, r3
 8001480:	797b      	ldrb	r3, [r7, #5]
 8001482:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001484:	2b3f      	cmp	r3, #63	; 0x3f
 8001486:	dd01      	ble.n	800148c <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 8001488:	2300      	movs	r3, #0
 800148a:	e05d      	b.n	8001548 <ssd1306_WriteChar+0xf4>
	}

	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 800148c:	2300      	movs	r3, #0
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	e04c      	b.n	800152c <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	7bfb      	ldrb	r3, [r7, #15]
 8001496:	3b20      	subs	r3, #32
 8001498:	7979      	ldrb	r1, [r7, #5]
 800149a:	fb01 f303 	mul.w	r3, r1, r3
 800149e:	4619      	mov	r1, r3
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	440b      	add	r3, r1
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	4413      	add	r3, r2
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	61bb      	str	r3, [r7, #24]
 80014b0:	e034      	b.n	800151c <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000)
 80014b2:	697a      	ldr	r2, [r7, #20]
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d012      	beq.n	80014e8 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80014c2:	4b23      	ldr	r3, [pc, #140]	; (8001550 <ssd1306_WriteChar+0xfc>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	4413      	add	r3, r2
 80014ce:	b2d8      	uxtb	r0, r3
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <ssd1306_WriteChar+0xfc>)
 80014d2:	885b      	ldrh	r3, [r3, #2]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	4413      	add	r3, r2
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	7bba      	ldrb	r2, [r7, #14]
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff ff57 	bl	8001394 <ssd1306_DrawPixel>
 80014e6:	e016      	b.n	8001516 <ssd1306_WriteChar+0xc2>
			}
			else
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <ssd1306_WriteChar+0xfc>)
 80014ea:	881b      	ldrh	r3, [r3, #0]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	4413      	add	r3, r2
 80014f4:	b2d8      	uxtb	r0, r3
 80014f6:	4b16      	ldr	r3, [pc, #88]	; (8001550 <ssd1306_WriteChar+0xfc>)
 80014f8:	885b      	ldrh	r3, [r3, #2]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	4413      	add	r3, r2
 8001502:	b2d9      	uxtb	r1, r3
 8001504:	7bbb      	ldrb	r3, [r7, #14]
 8001506:	2b00      	cmp	r3, #0
 8001508:	bf0c      	ite	eq
 800150a:	2301      	moveq	r3, #1
 800150c:	2300      	movne	r3, #0
 800150e:	b2db      	uxtb	r3, r3
 8001510:	461a      	mov	r2, r3
 8001512:	f7ff ff3f 	bl	8001394 <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	3301      	adds	r3, #1
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	793b      	ldrb	r3, [r7, #4]
 800151e:	461a      	mov	r2, r3
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	4293      	cmp	r3, r2
 8001524:	d3c5      	bcc.n	80014b2 <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3301      	adds	r3, #1
 800152a:	61fb      	str	r3, [r7, #28]
 800152c:	797b      	ldrb	r3, [r7, #5]
 800152e:	461a      	mov	r2, r3
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	4293      	cmp	r3, r2
 8001534:	d3ad      	bcc.n	8001492 <ssd1306_WriteChar+0x3e>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <ssd1306_WriteChar+0xfc>)
 8001538:	881a      	ldrh	r2, [r3, #0]
 800153a:	793b      	ldrb	r3, [r7, #4]
 800153c:	b29b      	uxth	r3, r3
 800153e:	4413      	add	r3, r2
 8001540:	b29a      	uxth	r2, r3
 8001542:	4b03      	ldr	r3, [pc, #12]	; (8001550 <ssd1306_WriteChar+0xfc>)
 8001544:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 8001546:	7bfb      	ldrb	r3, [r7, #15]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3724      	adds	r7, #36	; 0x24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd90      	pop	{r4, r7, pc}
 8001550:	2000054c 	.word	0x2000054c

08001554 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	1d38      	adds	r0, r7, #4
 800155e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001562:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str)
 8001564:	e012      	b.n	800158c <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	7818      	ldrb	r0, [r3, #0]
 800156a:	78fb      	ldrb	r3, [r7, #3]
 800156c:	1d3a      	adds	r2, r7, #4
 800156e:	ca06      	ldmia	r2, {r1, r2}
 8001570:	f7ff ff70 	bl	8001454 <ssd1306_WriteChar>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d002      	beq.n	8001586 <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	e008      	b.n	8001598 <ssd1306_WriteString+0x44>
		}

		// Next char
		str++;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	3301      	adds	r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
	while (*str)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1e8      	bne.n	8001566 <ssd1306_WriteString+0x12>
	}

	// Everything ok
	return *str;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	781b      	ldrb	r3, [r3, #0]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	460a      	mov	r2, r1
 80015aa:	71fb      	strb	r3, [r7, #7]
 80015ac:	4613      	mov	r3, r2
 80015ae:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <ssd1306_SetCursor+0x2c>)
 80015b6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	4b03      	ldr	r3, [pc, #12]	; (80015cc <ssd1306_SetCursor+0x2c>)
 80015be:	805a      	strh	r2, [r3, #2]
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	2000054c 	.word	0x2000054c

080015d0 <ssd1306_Line>:

void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80015d0:	b590      	push	{r4, r7, lr}
 80015d2:	b089      	sub	sp, #36	; 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4604      	mov	r4, r0
 80015d8:	4608      	mov	r0, r1
 80015da:	4611      	mov	r1, r2
 80015dc:	461a      	mov	r2, r3
 80015de:	4623      	mov	r3, r4
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	4603      	mov	r3, r0
 80015e4:	71bb      	strb	r3, [r7, #6]
 80015e6:	460b      	mov	r3, r1
 80015e8:	717b      	strb	r3, [r7, #5]
 80015ea:	4613      	mov	r3, r2
 80015ec:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 80015ee:	797a      	ldrb	r2, [r7, #5]
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	bfb8      	it	lt
 80015f8:	425b      	neglt	r3, r3
 80015fa:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 80015fc:	793a      	ldrb	r2, [r7, #4]
 80015fe:	79bb      	ldrb	r3, [r7, #6]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	bfb8      	it	lt
 8001606:	425b      	neglt	r3, r3
 8001608:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 800160a:	79fa      	ldrb	r2, [r7, #7]
 800160c:	797b      	ldrb	r3, [r7, #5]
 800160e:	429a      	cmp	r2, r3
 8001610:	d201      	bcs.n	8001616 <ssd1306_Line+0x46>
 8001612:	2301      	movs	r3, #1
 8001614:	e001      	b.n	800161a <ssd1306_Line+0x4a>
 8001616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800161a:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 800161c:	79ba      	ldrb	r2, [r7, #6]
 800161e:	793b      	ldrb	r3, [r7, #4]
 8001620:	429a      	cmp	r2, r3
 8001622:	d201      	bcs.n	8001628 <ssd1306_Line+0x58>
 8001624:	2301      	movs	r3, #1
 8001626:	e001      	b.n	800162c <ssd1306_Line+0x5c>
 8001628:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800162c:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	61fb      	str	r3, [r7, #28]
  int32_t error2;

  ssd1306_DrawPixel(x2, y2, color);
 8001636:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800163a:	7939      	ldrb	r1, [r7, #4]
 800163c:	797b      	ldrb	r3, [r7, #5]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fea8 	bl	8001394 <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8001644:	e024      	b.n	8001690 <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 8001646:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800164a:	79b9      	ldrb	r1, [r7, #6]
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fea0 	bl	8001394 <ssd1306_DrawPixel>
    error2 = error * 2;
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	425b      	negs	r3, r3
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	429a      	cmp	r2, r3
 8001662:	dd08      	ble.n	8001676 <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 8001664:	69fa      	ldr	r2, [r7, #28]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	b2da      	uxtb	r2, r3
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	4413      	add	r3, r2
 8001674:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }

    if(error2 < deltaX)
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	429a      	cmp	r2, r3
 800167c:	da08      	bge.n	8001690 <ssd1306_Line+0xc0>
    {
      error += deltaX;
 800167e:	69fa      	ldr	r2, [r7, #28]
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	4413      	add	r3, r2
 8001684:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	b2da      	uxtb	r2, r3
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	4413      	add	r3, r2
 800168e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8001690:	79fa      	ldrb	r2, [r7, #7]
 8001692:	797b      	ldrb	r3, [r7, #5]
 8001694:	429a      	cmp	r2, r3
 8001696:	d1d6      	bne.n	8001646 <ssd1306_Line+0x76>
 8001698:	79ba      	ldrb	r2, [r7, #6]
 800169a:	793b      	ldrb	r3, [r7, #4]
 800169c:	429a      	cmp	r2, r3
 800169e:	d1d2      	bne.n	8001646 <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 80016a0:	bf00      	nop
}
 80016a2:	3724      	adds	r7, #36	; 0x24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd90      	pop	{r4, r7, pc}

080016a8 <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af02      	add	r7, sp, #8
 80016ae:	4604      	mov	r4, r0
 80016b0:	4608      	mov	r0, r1
 80016b2:	4611      	mov	r1, r2
 80016b4:	461a      	mov	r2, r3
 80016b6:	4623      	mov	r3, r4
 80016b8:	71fb      	strb	r3, [r7, #7]
 80016ba:	4603      	mov	r3, r0
 80016bc:	71bb      	strb	r3, [r7, #6]
 80016be:	460b      	mov	r3, r1
 80016c0:	717b      	strb	r3, [r7, #5]
 80016c2:	4613      	mov	r3, r2
 80016c4:	713b      	strb	r3, [r7, #4]
  ssd1306_Line(x1,y1,x2,y1,color);
 80016c6:	79bc      	ldrb	r4, [r7, #6]
 80016c8:	797a      	ldrb	r2, [r7, #5]
 80016ca:	79b9      	ldrb	r1, [r7, #6]
 80016cc:	79f8      	ldrb	r0, [r7, #7]
 80016ce:	7e3b      	ldrb	r3, [r7, #24]
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	4623      	mov	r3, r4
 80016d4:	f7ff ff7c 	bl	80015d0 <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 80016d8:	793c      	ldrb	r4, [r7, #4]
 80016da:	797a      	ldrb	r2, [r7, #5]
 80016dc:	79b9      	ldrb	r1, [r7, #6]
 80016de:	7978      	ldrb	r0, [r7, #5]
 80016e0:	7e3b      	ldrb	r3, [r7, #24]
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	4623      	mov	r3, r4
 80016e6:	f7ff ff73 	bl	80015d0 <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 80016ea:	793c      	ldrb	r4, [r7, #4]
 80016ec:	79fa      	ldrb	r2, [r7, #7]
 80016ee:	7939      	ldrb	r1, [r7, #4]
 80016f0:	7978      	ldrb	r0, [r7, #5]
 80016f2:	7e3b      	ldrb	r3, [r7, #24]
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	4623      	mov	r3, r4
 80016f8:	f7ff ff6a 	bl	80015d0 <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 80016fc:	79bc      	ldrb	r4, [r7, #6]
 80016fe:	79fa      	ldrb	r2, [r7, #7]
 8001700:	7939      	ldrb	r1, [r7, #4]
 8001702:	79f8      	ldrb	r0, [r7, #7]
 8001704:	7e3b      	ldrb	r3, [r7, #24]
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4623      	mov	r3, r4
 800170a:	f7ff ff61 	bl	80015d0 <ssd1306_Line>

  return;
 800170e:	bf00      	nop
}
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	bd90      	pop	{r4, r7, pc}

08001716 <ssd1306FillRect>:
void ssd1306FillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color) {
 8001716:	b590      	push	{r4, r7, lr}
 8001718:	b085      	sub	sp, #20
 800171a:	af00      	add	r7, sp, #0
 800171c:	4604      	mov	r4, r0
 800171e:	4608      	mov	r0, r1
 8001720:	4611      	mov	r1, r2
 8001722:	461a      	mov	r2, r3
 8001724:	4623      	mov	r3, r4
 8001726:	71fb      	strb	r3, [r7, #7]
 8001728:	4603      	mov	r3, r0
 800172a:	71bb      	strb	r3, [r7, #6]
 800172c:	460b      	mov	r3, r1
 800172e:	717b      	strb	r3, [r7, #5]
 8001730:	4613      	mov	r3, r2
 8001732:	713b      	strb	r3, [r7, #4]
    uint8_t x0, x1, y1;

    x0 = x;
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	73fb      	strb	r3, [r7, #15]
    x1 = x + w;
 8001738:	79fa      	ldrb	r2, [r7, #7]
 800173a:	797b      	ldrb	r3, [r7, #5]
 800173c:	4413      	add	r3, r2
 800173e:	73bb      	strb	r3, [r7, #14]
    y1 = y + h;
 8001740:	79ba      	ldrb	r2, [r7, #6]
 8001742:	793b      	ldrb	r3, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	737b      	strb	r3, [r7, #13]
    for(; y < y1; y++)
 8001748:	e013      	b.n	8001772 <ssd1306FillRect+0x5c>
        for(x = x0; x < x1; x++)
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	71fb      	strb	r3, [r7, #7]
 800174e:	e009      	b.n	8001764 <ssd1306FillRect+0x4e>
        	ssd1306_DrawPixel(x, y, color);
 8001750:	8c3b      	ldrh	r3, [r7, #32]
 8001752:	b2da      	uxtb	r2, r3
 8001754:	79b9      	ldrb	r1, [r7, #6]
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fe1b 	bl	8001394 <ssd1306_DrawPixel>
        for(x = x0; x < x1; x++)
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	3301      	adds	r3, #1
 8001762:	71fb      	strb	r3, [r7, #7]
 8001764:	79fa      	ldrb	r2, [r7, #7]
 8001766:	7bbb      	ldrb	r3, [r7, #14]
 8001768:	429a      	cmp	r2, r3
 800176a:	d3f1      	bcc.n	8001750 <ssd1306FillRect+0x3a>
    for(; y < y1; y++)
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	3301      	adds	r3, #1
 8001770:	71bb      	strb	r3, [r7, #6]
 8001772:	79ba      	ldrb	r2, [r7, #6]
 8001774:	7b7b      	ldrb	r3, [r7, #13]
 8001776:	429a      	cmp	r2, r3
 8001778:	d3e7      	bcc.n	800174a <ssd1306FillRect+0x34>
            //ssd1306DrawPixel( x, y, color, layer);
}
 800177a:	bf00      	nop
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	bd90      	pop	{r4, r7, pc}

08001784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001788:	f001 fd86 	bl	8003298 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800178c:	f000 f826 	bl	80017dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001790:	f000 f972 	bl	8001a78 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001794:	f000 f868 	bl	8001868 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001798:	f000 f894 	bl	80018c4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800179c:	f000 f918 	bl	80019d0 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80017a0:	f000 f8c6 	bl	8001930 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80017a4:	f000 f93e 	bl	8001a24 <MX_USART3_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80017a8:	2201      	movs	r2, #1
 80017aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ae:	480a      	ldr	r0, [pc, #40]	; (80017d8 <main+0x54>)
 80017b0:	f002 f951 	bl	8003a56 <HAL_GPIO_WritePin>

  // Init interrupt (For LoRa)
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2100      	movs	r1, #0
 80017b8:	2025      	movs	r0, #37	; 0x25
 80017ba:	f001 feca 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017be:	2025      	movs	r0, #37	; 0x25
 80017c0:	f001 fee3 	bl	800358a <HAL_NVIC_EnableIRQ>

  // OLED init
  ssd1306_Init();
 80017c4:	f7ff fd28 	bl	8001218 <ssd1306_Init>
  ssd1306_Fill(Black);
 80017c8:	2000      	movs	r0, #0
 80017ca:	f7ff fd91 	bl	80012f0 <ssd1306_Fill>
  ssd1306_UpdateScreen();
 80017ce:	f7ff fdb1 	bl	8001334 <ssd1306_UpdateScreen>

  while (1)
  {
	menu();
 80017d2:	f000 fee3 	bl	800259c <menu>
 80017d6:	e7fc      	b.n	80017d2 <main+0x4e>
 80017d8:	40011000 	.word	0x40011000

080017dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b090      	sub	sp, #64	; 0x40
 80017e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e2:	f107 0318 	add.w	r3, r7, #24
 80017e6:	2228      	movs	r2, #40	; 0x28
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f005 f880 	bl	80068f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017fe:	2301      	movs	r3, #1
 8001800:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001802:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001806:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800180c:	2301      	movs	r3, #1
 800180e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001810:	2302      	movs	r3, #2
 8001812:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001814:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001818:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800181a:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 800181e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001820:	f107 0318 	add.w	r3, r7, #24
 8001824:	4618      	mov	r0, r3
 8001826:	f002 fdb9 	bl	800439c <HAL_RCC_OscConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001830:	f000 fa4a 	bl	8001cc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001834:	230f      	movs	r3, #15
 8001836:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001838:	2302      	movs	r3, #2
 800183a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001844:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001846:	2300      	movs	r3, #0
 8001848:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	2102      	movs	r1, #2
 800184e:	4618      	mov	r0, r3
 8001850:	f003 f824 	bl	800489c <HAL_RCC_ClockConfig>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800185a:	f000 fa35 	bl	8001cc8 <Error_Handler>
  }
}
 800185e:	bf00      	nop
 8001860:	3740      	adds	r7, #64	; 0x40
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800186c:	4b12      	ldr	r3, [pc, #72]	; (80018b8 <MX_I2C1_Init+0x50>)
 800186e:	4a13      	ldr	r2, [pc, #76]	; (80018bc <MX_I2C1_Init+0x54>)
 8001870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001872:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <MX_I2C1_Init+0x50>)
 8001874:	4a12      	ldr	r2, [pc, #72]	; (80018c0 <MX_I2C1_Init+0x58>)
 8001876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001878:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <MX_I2C1_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800187e:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <MX_I2C1_Init+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_I2C1_Init+0x50>)
 8001886:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800188a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800188c:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <MX_I2C1_Init+0x50>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_I2C1_Init+0x50>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <MX_I2C1_Init+0x50>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_I2C1_Init+0x50>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018a4:	4804      	ldr	r0, [pc, #16]	; (80018b8 <MX_I2C1_Init+0x50>)
 80018a6:	f002 f91f 	bl	8003ae8 <HAL_I2C_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018b0:	f000 fa0a 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200005e4 	.word	0x200005e4
 80018bc:	40005400 	.word	0x40005400
 80018c0:	00061a80 	.word	0x00061a80

080018c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018c8:	4b17      	ldr	r3, [pc, #92]	; (8001928 <MX_SPI1_Init+0x64>)
 80018ca:	4a18      	ldr	r2, [pc, #96]	; (800192c <MX_SPI1_Init+0x68>)
 80018cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ce:	4b16      	ldr	r3, [pc, #88]	; (8001928 <MX_SPI1_Init+0x64>)
 80018d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018d6:	4b14      	ldr	r3, [pc, #80]	; (8001928 <MX_SPI1_Init+0x64>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <MX_SPI1_Init+0x64>)
 80018de:	2200      	movs	r2, #0
 80018e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018e2:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_SPI1_Init+0x64>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <MX_SPI1_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <MX_SPI1_Init+0x64>)
 80018f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018f6:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <MX_SPI1_Init+0x64>)
 80018f8:	2220      	movs	r2, #32
 80018fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018fc:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <MX_SPI1_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001902:	4b09      	ldr	r3, [pc, #36]	; (8001928 <MX_SPI1_Init+0x64>)
 8001904:	2200      	movs	r2, #0
 8001906:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001908:	4b07      	ldr	r3, [pc, #28]	; (8001928 <MX_SPI1_Init+0x64>)
 800190a:	2200      	movs	r2, #0
 800190c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <MX_SPI1_Init+0x64>)
 8001910:	220a      	movs	r2, #10
 8001912:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001914:	4804      	ldr	r0, [pc, #16]	; (8001928 <MX_SPI1_Init+0x64>)
 8001916:	f003 f95b 	bl	8004bd0 <HAL_SPI_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001920:	f000 f9d2 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200006c4 	.word	0x200006c4
 800192c:	40013000 	.word	0x40013000

08001930 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001936:	f107 0308 	add.w	r3, r7, #8
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001944:	463b      	mov	r3, r7
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800194c:	4b1e      	ldr	r3, [pc, #120]	; (80019c8 <MX_TIM1_Init+0x98>)
 800194e:	4a1f      	ldr	r2, [pc, #124]	; (80019cc <MX_TIM1_Init+0x9c>)
 8001950:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6400;
 8001952:	4b1d      	ldr	r3, [pc, #116]	; (80019c8 <MX_TIM1_Init+0x98>)
 8001954:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001958:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195a:	4b1b      	ldr	r3, [pc, #108]	; (80019c8 <MX_TIM1_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8001960:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <MX_TIM1_Init+0x98>)
 8001962:	2264      	movs	r2, #100	; 0x64
 8001964:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001966:	4b18      	ldr	r3, [pc, #96]	; (80019c8 <MX_TIM1_Init+0x98>)
 8001968:	2200      	movs	r2, #0
 800196a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800196c:	4b16      	ldr	r3, [pc, #88]	; (80019c8 <MX_TIM1_Init+0x98>)
 800196e:	2200      	movs	r2, #0
 8001970:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <MX_TIM1_Init+0x98>)
 8001974:	2280      	movs	r2, #128	; 0x80
 8001976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001978:	4813      	ldr	r0, [pc, #76]	; (80019c8 <MX_TIM1_Init+0x98>)
 800197a:	f003 fe95 	bl	80056a8 <HAL_TIM_Base_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001984:	f000 f9a0 	bl	8001cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	4619      	mov	r1, r3
 8001994:	480c      	ldr	r0, [pc, #48]	; (80019c8 <MX_TIM1_Init+0x98>)
 8001996:	f004 f85f 	bl	8005a58 <HAL_TIM_ConfigClockSource>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80019a0:	f000 f992 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80019a4:	2310      	movs	r3, #16
 80019a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019ac:	463b      	mov	r3, r7
 80019ae:	4619      	mov	r1, r3
 80019b0:	4805      	ldr	r0, [pc, #20]	; (80019c8 <MX_TIM1_Init+0x98>)
 80019b2:	f004 fa3b 	bl	8005e2c <HAL_TIMEx_MasterConfigSynchronization>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019bc:	f000 f984 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019c0:	bf00      	nop
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	2000067c 	.word	0x2000067c
 80019cc:	40012c00 	.word	0x40012c00

080019d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019d4:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019d6:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <MX_USART1_UART_Init+0x50>)
 80019d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80019da:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ee:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019f4:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019f6:	220c      	movs	r2, #12
 80019f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fa:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a00:	4b06      	ldr	r3, [pc, #24]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a06:	4805      	ldr	r0, [pc, #20]	; (8001a1c <MX_USART1_UART_Init+0x4c>)
 8001a08:	f004 fa80 	bl	8005f0c <HAL_UART_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a12:	f000 f959 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000638 	.word	0x20000638
 8001a20:	40013800 	.word	0x40013800

08001a24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a28:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a2a:	4a12      	ldr	r2, [pc, #72]	; (8001a74 <MX_USART3_UART_Init+0x50>)
 8001a2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001a2e:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a42:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a48:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a4e:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <MX_USART3_UART_Init+0x4c>)
 8001a5c:	f004 fa56 	bl	8005f0c <HAL_UART_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a66:	f000 f92f 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200005a0 	.word	0x200005a0
 8001a74:	40004800 	.word	0x40004800

08001a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	f107 0310 	add.w	r3, r7, #16
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8c:	4b5f      	ldr	r3, [pc, #380]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a5e      	ldr	r2, [pc, #376]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001a92:	f043 0310 	orr.w	r3, r3, #16
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b5c      	ldr	r3, [pc, #368]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa4:	4b59      	ldr	r3, [pc, #356]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a58      	ldr	r2, [pc, #352]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001aaa:	f043 0320 	orr.w	r3, r3, #32
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b56      	ldr	r3, [pc, #344]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f003 0320 	and.w	r3, r3, #32
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b53      	ldr	r3, [pc, #332]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a52      	ldr	r2, [pc, #328]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b50      	ldr	r3, [pc, #320]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad4:	4b4d      	ldr	r3, [pc, #308]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	4a4c      	ldr	r2, [pc, #304]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001ada:	f043 0308 	orr.w	r3, r3, #8
 8001ade:	6193      	str	r3, [r2, #24]
 8001ae0:	4b4a      	ldr	r3, [pc, #296]	; (8001c0c <MX_GPIO_Init+0x194>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0308 	and.w	r3, r3, #8
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001aec:	2200      	movs	r2, #0
 8001aee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af2:	4847      	ldr	r0, [pc, #284]	; (8001c10 <MX_GPIO_Init+0x198>)
 8001af4:	f001 ffaf 	bl	8003a56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001af8:	2200      	movs	r2, #0
 8001afa:	2108      	movs	r1, #8
 8001afc:	4845      	ldr	r0, [pc, #276]	; (8001c14 <MX_GPIO_Init+0x19c>)
 8001afe:	f001 ffaa 	bl	8003a56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001b02:	2201      	movs	r2, #1
 8001b04:	2110      	movs	r1, #16
 8001b06:	4843      	ldr	r0, [pc, #268]	; (8001c14 <MX_GPIO_Init+0x19c>)
 8001b08:	f001 ffa5 	bl	8003a56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_Pin|M0_Pin, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f242 0101 	movw	r1, #8193	; 0x2001
 8001b12:	4841      	ldr	r0, [pc, #260]	; (8001c18 <MX_GPIO_Init+0x1a0>)
 8001b14:	f001 ff9f 	bl	8003a56 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2302      	movs	r3, #2
 8001b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2a:	f107 0310 	add.w	r3, r7, #16
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4837      	ldr	r0, [pc, #220]	; (8001c10 <MX_GPIO_Init+0x198>)
 8001b32:	f001 fdf5 	bl	8003720 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b36:	2304      	movs	r3, #4
 8001b38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b3a:	4b38      	ldr	r3, [pc, #224]	; (8001c1c <MX_GPIO_Init+0x1a4>)
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 0310 	add.w	r3, r7, #16
 8001b46:	4619      	mov	r1, r3
 8001b48:	4832      	ldr	r0, [pc, #200]	; (8001c14 <MX_GPIO_Init+0x19c>)
 8001b4a:	f001 fde9 	bl	8003720 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001b4e:	2318      	movs	r3, #24
 8001b50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	4619      	mov	r1, r3
 8001b64:	482b      	ldr	r0, [pc, #172]	; (8001c14 <MX_GPIO_Init+0x19c>)
 8001b66:	f001 fddb 	bl	8003720 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M0_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M0_Pin;
 8001b6a:	f242 0301 	movw	r3, #8193	; 0x2001
 8001b6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	4619      	mov	r1, r3
 8001b82:	4825      	ldr	r0, [pc, #148]	; (8001c18 <MX_GPIO_Init+0x1a0>)
 8001b84:	f001 fdcc 	bl	8003720 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUX_Pin */
  GPIO_InitStruct.Pin = AUX_Pin;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(AUX_GPIO_Port, &GPIO_InitStruct);
 8001b94:	f107 0310 	add.w	r3, r7, #16
 8001b98:	4619      	mov	r1, r3
 8001b9a:	481f      	ldr	r0, [pc, #124]	; (8001c18 <MX_GPIO_Init+0x1a0>)
 8001b9c:	f001 fdc0 	bl	8003720 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001ba0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ba6:	4b1d      	ldr	r3, [pc, #116]	; (8001c1c <MX_GPIO_Init+0x1a4>)
 8001ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001baa:	2301      	movs	r3, #1
 8001bac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bae:	f107 0310 	add.w	r3, r7, #16
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4818      	ldr	r0, [pc, #96]	; (8001c18 <MX_GPIO_Init+0x1a0>)
 8001bb6:	f001 fdb3 	bl	8003720 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001bba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bc0:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <MX_GPIO_Init+0x1a4>)
 8001bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	f107 0310 	add.w	r3, r7, #16
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4811      	ldr	r0, [pc, #68]	; (8001c14 <MX_GPIO_Init+0x19c>)
 8001bd0:	f001 fda6 	bl	8003720 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	2008      	movs	r0, #8
 8001bda:	f001 fcba 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001bde:	2008      	movs	r0, #8
 8001be0:	f001 fcd3 	bl	800358a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	2017      	movs	r0, #23
 8001bea:	f001 fcb2 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bee:	2017      	movs	r0, #23
 8001bf0:	f001 fccb 	bl	800358a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2028      	movs	r0, #40	; 0x28
 8001bfa:	f001 fcaa 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bfe:	2028      	movs	r0, #40	; 0x28
 8001c00:	f001 fcc3 	bl	800358a <HAL_NVIC_EnableIRQ>

}
 8001c04:	bf00      	nop
 8001c06:	3720      	adds	r7, #32
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40011000 	.word	0x40011000
 8001c14:	40010800 	.word	0x40010800
 8001c18:	40010c00 	.word	0x40010c00
 8001c1c:	10210000 	.word	0x10210000

08001c20 <HAL_GPIO_EXTI_Callback>:
	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_14);

}
//----------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin== GPIO_PIN_2)			// If detect External interrupt from PA2   (IRQ from NRF module)
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	2b04      	cmp	r3, #4
 8001c2e:	d108      	bne.n	8001c42 <HAL_GPIO_EXTI_Callback+0x22>
  {
	  if(tx_or_rx_mode == rx_mode)
 8001c30:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <HAL_GPIO_EXTI_Callback+0x2c>)
 8001c32:	781a      	ldrb	r2, [r3, #0]
 8001c34:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <HAL_GPIO_EXTI_Callback+0x30>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d103      	bne.n	8001c44 <HAL_GPIO_EXTI_Callback+0x24>
	  {
		  IRQ_Callback();					// Call Callback
 8001c3c:	f7fe fe4a 	bl	80008d4 <IRQ_Callback>
  }
  else
  {
    __NOP();
  }
}
 8001c40:	e000      	b.n	8001c44 <HAL_GPIO_EXTI_Callback+0x24>
    __NOP();
 8001c42:	bf00      	nop
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000003 	.word	0x20000003
 8001c50:	20000106 	.word	0x20000106

08001c54 <HAL_UART_RxCpltCallback>:
//----------------------------------------------------------------------------------------
// Receive data from LoRa module
// If data received (Received 1 bytes)        Define in: HAL_UART_Receive_IT(&huart1, str, 1);
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)											// Which uart generate Callback function
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a15      	ldr	r2, [pc, #84]	; (8001cb4 <HAL_UART_RxCpltCallback+0x60>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d123      	bne.n	8001cac <HAL_UART_RxCpltCallback+0x58>
	{
		if((str[0] == '\0') || (rx_data_counter >= sizeof(uart_rx_data)))   		// Detect '\0' Null or  data too long
 8001c64:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <HAL_UART_RxCpltCallback+0x64>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <HAL_UART_RxCpltCallback+0x20>
 8001c6c:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <HAL_UART_RxCpltCallback+0x68>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b31      	cmp	r3, #49	; 0x31
 8001c72:	d906      	bls.n	8001c82 <HAL_UART_RxCpltCallback+0x2e>
		{
			flag_command_received = true;                          // Data is ready
 8001c74:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <HAL_UART_RxCpltCallback+0x6c>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	701a      	strb	r2, [r3, #0]
			rx_data_counter = 0;
 8001c7a:	4b10      	ldr	r3, [pc, #64]	; (8001cbc <HAL_UART_RxCpltCallback+0x68>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
			uart_rx_data[rx_data_counter] = str[0];					// Save data in global buffer
			HAL_UART_Receive_IT(&huart1, str, 1);					// Turn on "HAL_UART_Receive_IT"
			rx_data_counter ++;
		}
	}
}
 8001c80:	e014      	b.n	8001cac <HAL_UART_RxCpltCallback+0x58>
			flag_command_received = false;							// Receive data
 8001c82:	4b0f      	ldr	r3, [pc, #60]	; (8001cc0 <HAL_UART_RxCpltCallback+0x6c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	701a      	strb	r2, [r3, #0]
			uart_rx_data[rx_data_counter] = str[0];					// Save data in global buffer
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <HAL_UART_RxCpltCallback+0x68>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <HAL_UART_RxCpltCallback+0x64>)
 8001c90:	7819      	ldrb	r1, [r3, #0]
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <HAL_UART_RxCpltCallback+0x70>)
 8001c94:	5499      	strb	r1, [r3, r2]
			HAL_UART_Receive_IT(&huart1, str, 1);					// Turn on "HAL_UART_Receive_IT"
 8001c96:	2201      	movs	r2, #1
 8001c98:	4907      	ldr	r1, [pc, #28]	; (8001cb8 <HAL_UART_RxCpltCallback+0x64>)
 8001c9a:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <HAL_UART_RxCpltCallback+0x60>)
 8001c9c:	f004 f9c7 	bl	800602e <HAL_UART_Receive_IT>
			rx_data_counter ++;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_UART_RxCpltCallback+0x68>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <HAL_UART_RxCpltCallback+0x68>)
 8001caa:	701a      	strb	r2, [r3, #0]
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000638 	.word	0x20000638
 8001cb8:	20000588 	.word	0x20000588
 8001cbc:	2000058a 	.word	0x2000058a
 8001cc0:	20000589 	.word	0x20000589
 8001cc4:	20000554 	.word	0x20000554

08001cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ccc:	b672      	cpsid	i
}
 8001cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <Error_Handler+0x8>
	...

08001cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cda:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <HAL_MspInit+0x5c>)
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	4a14      	ldr	r2, [pc, #80]	; (8001d30 <HAL_MspInit+0x5c>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6193      	str	r3, [r2, #24]
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_MspInit+0x5c>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf2:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <HAL_MspInit+0x5c>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	4a0e      	ldr	r2, [pc, #56]	; (8001d30 <HAL_MspInit+0x5c>)
 8001cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cfc:	61d3      	str	r3, [r2, #28]
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <HAL_MspInit+0x5c>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	; (8001d34 <HAL_MspInit+0x60>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	4a04      	ldr	r2, [pc, #16]	; (8001d34 <HAL_MspInit+0x60>)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d26:	bf00      	nop
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40010000 	.word	0x40010000

08001d38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 0310 	add.w	r3, r7, #16
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a15      	ldr	r2, [pc, #84]	; (8001da8 <HAL_I2C_MspInit+0x70>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d123      	bne.n	8001da0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <HAL_I2C_MspInit+0x74>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	4a13      	ldr	r2, [pc, #76]	; (8001dac <HAL_I2C_MspInit+0x74>)
 8001d5e:	f043 0308 	orr.w	r3, r3, #8
 8001d62:	6193      	str	r3, [r2, #24]
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <HAL_I2C_MspInit+0x74>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d70:	23c0      	movs	r3, #192	; 0xc0
 8001d72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d74:	2312      	movs	r3, #18
 8001d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	4619      	mov	r1, r3
 8001d82:	480b      	ldr	r0, [pc, #44]	; (8001db0 <HAL_I2C_MspInit+0x78>)
 8001d84:	f001 fccc 	bl	8003720 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_I2C_MspInit+0x74>)
 8001d8a:	69db      	ldr	r3, [r3, #28]
 8001d8c:	4a07      	ldr	r2, [pc, #28]	; (8001dac <HAL_I2C_MspInit+0x74>)
 8001d8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d92:	61d3      	str	r3, [r2, #28]
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <HAL_I2C_MspInit+0x74>)
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001da0:	bf00      	nop
 8001da2:	3720      	adds	r7, #32
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40005400 	.word	0x40005400
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40010c00 	.word	0x40010c00

08001db4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0310 	add.w	r3, r7, #16
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a1b      	ldr	r2, [pc, #108]	; (8001e3c <HAL_SPI_MspInit+0x88>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d12f      	bne.n	8001e34 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dd4:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <HAL_SPI_MspInit+0x8c>)
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	; (8001e40 <HAL_SPI_MspInit+0x8c>)
 8001dda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001dde:	6193      	str	r3, [r2, #24]
 8001de0:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <HAL_SPI_MspInit+0x8c>)
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <HAL_SPI_MspInit+0x8c>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a13      	ldr	r2, [pc, #76]	; (8001e40 <HAL_SPI_MspInit+0x8c>)
 8001df2:	f043 0304 	orr.w	r3, r3, #4
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <HAL_SPI_MspInit+0x8c>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e04:	23a0      	movs	r3, #160	; 0xa0
 8001e06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e10:	f107 0310 	add.w	r3, r7, #16
 8001e14:	4619      	mov	r1, r3
 8001e16:	480b      	ldr	r0, [pc, #44]	; (8001e44 <HAL_SPI_MspInit+0x90>)
 8001e18:	f001 fc82 	bl	8003720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e1c:	2340      	movs	r3, #64	; 0x40
 8001e1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e28:	f107 0310 	add.w	r3, r7, #16
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4805      	ldr	r0, [pc, #20]	; (8001e44 <HAL_SPI_MspInit+0x90>)
 8001e30:	f001 fc76 	bl	8003720 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e34:	bf00      	nop
 8001e36:	3720      	adds	r7, #32
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40013000 	.word	0x40013000
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40010800 	.word	0x40010800

08001e48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0d      	ldr	r2, [pc, #52]	; (8001e8c <HAL_TIM_Base_MspInit+0x44>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d113      	bne.n	8001e82 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e5a:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <HAL_TIM_Base_MspInit+0x48>)
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	4a0c      	ldr	r2, [pc, #48]	; (8001e90 <HAL_TIM_Base_MspInit+0x48>)
 8001e60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e64:	6193      	str	r3, [r2, #24]
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <HAL_TIM_Base_MspInit+0x48>)
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	2019      	movs	r0, #25
 8001e78:	f001 fb6b 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e7c:	2019      	movs	r0, #25
 8001e7e:	f001 fb84 	bl	800358a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40012c00 	.word	0x40012c00
 8001e90:	40021000 	.word	0x40021000

08001e94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	; 0x28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0318 	add.w	r3, r7, #24
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a3c      	ldr	r2, [pc, #240]	; (8001fa0 <HAL_UART_MspInit+0x10c>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d13a      	bne.n	8001f2a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eb4:	4b3b      	ldr	r3, [pc, #236]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a3a      	ldr	r2, [pc, #232]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001eba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b38      	ldr	r3, [pc, #224]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4b35      	ldr	r3, [pc, #212]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a34      	ldr	r2, [pc, #208]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b32      	ldr	r3, [pc, #200]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ee4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ee8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eea:	2302      	movs	r3, #2
 8001eec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef2:	f107 0318 	add.w	r3, r7, #24
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	482b      	ldr	r0, [pc, #172]	; (8001fa8 <HAL_UART_MspInit+0x114>)
 8001efa:	f001 fc11 	bl	8003720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001efe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0c:	f107 0318 	add.w	r3, r7, #24
 8001f10:	4619      	mov	r1, r3
 8001f12:	4825      	ldr	r0, [pc, #148]	; (8001fa8 <HAL_UART_MspInit+0x114>)
 8001f14:	f001 fc04 	bl	8003720 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	2025      	movs	r0, #37	; 0x25
 8001f1e:	f001 fb18 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f22:	2025      	movs	r0, #37	; 0x25
 8001f24:	f001 fb31 	bl	800358a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f28:	e036      	b.n	8001f98 <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a1f      	ldr	r2, [pc, #124]	; (8001fac <HAL_UART_MspInit+0x118>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d131      	bne.n	8001f98 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f34:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001f36:	69db      	ldr	r3, [r3, #28]
 8001f38:	4a1a      	ldr	r2, [pc, #104]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001f3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f3e:	61d3      	str	r3, [r2, #28]
 8001f40:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001f42:	69db      	ldr	r3, [r3, #28]
 8001f44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4c:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a14      	ldr	r2, [pc, #80]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001f52:	f043 0308 	orr.w	r3, r3, #8
 8001f56:	6193      	str	r3, [r2, #24]
 8001f58:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_UART_MspInit+0x110>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f72:	f107 0318 	add.w	r3, r7, #24
 8001f76:	4619      	mov	r1, r3
 8001f78:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <HAL_UART_MspInit+0x11c>)
 8001f7a:	f001 fbd1 	bl	8003720 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f84:	2300      	movs	r3, #0
 8001f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f8c:	f107 0318 	add.w	r3, r7, #24
 8001f90:	4619      	mov	r1, r3
 8001f92:	4807      	ldr	r0, [pc, #28]	; (8001fb0 <HAL_UART_MspInit+0x11c>)
 8001f94:	f001 fbc4 	bl	8003720 <HAL_GPIO_Init>
}
 8001f98:	bf00      	nop
 8001f9a:	3728      	adds	r7, #40	; 0x28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40013800 	.word	0x40013800
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010800 	.word	0x40010800
 8001fac:	40004800 	.word	0x40004800
 8001fb0:	40010c00 	.word	0x40010c00

08001fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb8:	e7fe      	b.n	8001fb8 <NMI_Handler+0x4>

08001fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fbe:	e7fe      	b.n	8001fbe <HardFault_Handler+0x4>

08001fc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc4:	e7fe      	b.n	8001fc4 <MemManage_Handler+0x4>

08001fc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fca:	e7fe      	b.n	8001fca <BusFault_Handler+0x4>

08001fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd0:	e7fe      	b.n	8001fd0 <UsageFault_Handler+0x4>

08001fd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr

08001fde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr

08001fea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fea:	b480      	push	{r7}
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ffa:	f001 f993 	bl	8003324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}

08002002 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002006:	2004      	movs	r0, #4
 8002008:	f001 fd56 	bl	8003ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}

08002010 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	// Detect "DOWN" button
	if(block_interrupt_form_up_and_down_buttons == false)				// Block wen function running
 8002014:	4b0f      	ldr	r3, [pc, #60]	; (8002054 <EXTI9_5_IRQHandler+0x44>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	f083 0301 	eor.w	r3, r3, #1
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d012      	beq.n	8002048 <EXTI9_5_IRQHandler+0x38>
	{
		if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_8))						// If interrupt from GPIOA PIN_8
 8002022:	4b0d      	ldr	r3, [pc, #52]	; (8002058 <EXTI9_5_IRQHandler+0x48>)
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00c      	beq.n	8002048 <EXTI9_5_IRQHandler+0x38>
			{
				if(button_processed_status == doesent_detected)
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <EXTI9_5_IRQHandler+0x4c>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <EXTI9_5_IRQHandler+0x50>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d105      	bne.n	8002048 <EXTI9_5_IRQHandler+0x38>
				{
					HAL_TIM_Base_Start_IT(&htim1);							// Turn on Timer 1
 800203c:	4809      	ldr	r0, [pc, #36]	; (8002064 <EXTI9_5_IRQHandler+0x54>)
 800203e:	f003 fb83 	bl	8005748 <HAL_TIM_Base_Start_IT>
					button_processed_status = detected;						// For interrupt work only one time
 8002042:	4b07      	ldr	r3, [pc, #28]	; (8002060 <EXTI9_5_IRQHandler+0x50>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
				}
			}
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002048:	f44f 7080 	mov.w	r0, #256	; 0x100
 800204c:	f001 fd34 	bl	8003ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000594 	.word	0x20000594
 8002058:	40010400 	.word	0x40010400
 800205c:	2000001c 	.word	0x2000001c
 8002060:	20000020 	.word	0x20000020
 8002064:	2000067c 	.word	0x2000067c

08002068 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	 * EXTI9_5_IRQHandler and EXTI15_10_IRQHandler
	 */

//	static int delay_time = 0;										//	Counter

	if(button_processed_status == detected)							// If pressed button was detected by external interrupts
 800206c:	4b37      	ldr	r3, [pc, #220]	; (800214c <TIM1_UP_IRQHandler+0xe4>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d165      	bne.n	8002140 <TIM1_UP_IRQHandler+0xd8>
	{
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == 0)    			// If "UP" button was pressed
 8002074:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002078:	4835      	ldr	r0, [pc, #212]	; (8002150 <TIM1_UP_IRQHandler+0xe8>)
 800207a:	f001 fcd5 	bl	8003a28 <HAL_GPIO_ReadPin>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d118      	bne.n	80020b6 <TIM1_UP_IRQHandler+0x4e>
		{
			/*
			 * If every time when timer interrupt, delay_time will increment
			 * for avoid bounce button
			 */
			delay_time++;
 8002084:	4b33      	ldr	r3, [pc, #204]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	3301      	adds	r3, #1
 800208a:	4a32      	ldr	r2, [pc, #200]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 800208c:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 800208e:	4b32      	ldr	r3, [pc, #200]	; (8002158 <TIM1_UP_IRQHandler+0xf0>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	4b2f      	ldr	r3, [pc, #188]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	dc51      	bgt.n	8002140 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;						// Flag for interrupts
 800209c:	4b2b      	ldr	r3, [pc, #172]	; (800214c <TIM1_UP_IRQHandler+0xe4>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 80020a2:	482e      	ldr	r0, [pc, #184]	; (800215c <TIM1_UP_IRQHandler+0xf4>)
 80020a4:	f003 fba2 	bl	80057ec <HAL_TIM_Base_Stop_IT>

				button_status = BOTTON_UP;
 80020a8:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <TIM1_UP_IRQHandler+0xf8>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 80020ae:	4b29      	ldr	r3, [pc, #164]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	e044      	b.n	8002140 <TIM1_UP_IRQHandler+0xd8>
			}
		}

		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 0)   			 	// If "DOWN" button was pressed
 80020b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ba:	482a      	ldr	r0, [pc, #168]	; (8002164 <TIM1_UP_IRQHandler+0xfc>)
 80020bc:	f001 fcb4 	bl	8003a28 <HAL_GPIO_ReadPin>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d118      	bne.n	80020f8 <TIM1_UP_IRQHandler+0x90>
		{
			/*
			* If every time when timer interrupt, delay_time will increment
			* for avoid bounce button
			*/
			delay_time++;
 80020c6:	4b23      	ldr	r3, [pc, #140]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	3301      	adds	r3, #1
 80020cc:	4a21      	ldr	r2, [pc, #132]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 80020ce:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 80020d0:	4b21      	ldr	r3, [pc, #132]	; (8002158 <TIM1_UP_IRQHandler+0xf0>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	461a      	mov	r2, r3
 80020d6:	4b1f      	ldr	r3, [pc, #124]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	dc30      	bgt.n	8002140 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;						// Flag for interrupts
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <TIM1_UP_IRQHandler+0xe4>)
 80020e0:	2201      	movs	r2, #1
 80020e2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 80020e4:	481d      	ldr	r0, [pc, #116]	; (800215c <TIM1_UP_IRQHandler+0xf4>)
 80020e6:	f003 fb81 	bl	80057ec <HAL_TIM_Base_Stop_IT>

				button_status = BUTTON_DOWN;
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <TIM1_UP_IRQHandler+0xf8>)
 80020ec:	2203      	movs	r2, #3
 80020ee:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 80020f0:	4b18      	ldr	r3, [pc, #96]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	e023      	b.n	8002140 <TIM1_UP_IRQHandler+0xd8>
			}
		}

		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == 0)   			// If "ENTER" button was pressed
 80020f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020fc:	4814      	ldr	r0, [pc, #80]	; (8002150 <TIM1_UP_IRQHandler+0xe8>)
 80020fe:	f001 fc93 	bl	8003a28 <HAL_GPIO_ReadPin>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d118      	bne.n	800213a <TIM1_UP_IRQHandler+0xd2>
		{
			/*
			* If every time when timer interrupt, delay_time will increment
			* for avoid bounce button
			*/
			delay_time++;
 8002108:	4b12      	ldr	r3, [pc, #72]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	4a11      	ldr	r2, [pc, #68]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 8002110:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 8002112:	4b11      	ldr	r3, [pc, #68]	; (8002158 <TIM1_UP_IRQHandler+0xf0>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	dc0f      	bgt.n	8002140 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;
 8002120:	4b0a      	ldr	r3, [pc, #40]	; (800214c <TIM1_UP_IRQHandler+0xe4>)
 8002122:	2201      	movs	r2, #1
 8002124:	601a      	str	r2, [r3, #0]
				button_status = BUTTON_ENTER;
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <TIM1_UP_IRQHandler+0xf8>)
 8002128:	2202      	movs	r2, #2
 800212a:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 800212c:	4b09      	ldr	r3, [pc, #36]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 8002132:	480a      	ldr	r0, [pc, #40]	; (800215c <TIM1_UP_IRQHandler+0xf4>)
 8002134:	f003 fb5a 	bl	80057ec <HAL_TIM_Base_Stop_IT>
 8002138:	e002      	b.n	8002140 <TIM1_UP_IRQHandler+0xd8>
			}
		}
		else
		{
			delay_time = 0;
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <TIM1_UP_IRQHandler+0xec>)
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
		}

	}

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002140:	4806      	ldr	r0, [pc, #24]	; (800215c <TIM1_UP_IRQHandler+0xf4>)
 8002142:	f003 fb81 	bl	8005848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000020 	.word	0x20000020
 8002150:	40010c00 	.word	0x40010c00
 8002154:	2000058c 	.word	0x2000058c
 8002158:	2000001d 	.word	0x2000001d
 800215c:	2000067c 	.word	0x2000067c
 8002160:	20000595 	.word	0x20000595
 8002164:	40010800 	.word	0x40010800

08002168 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <USART1_IRQHandler+0x10>)
 800216e:	f003 ff8f 	bl	8006090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000638 	.word	0x20000638

0800217c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(block_interrupt_form_up_and_down_buttons == false)				// Block wen function running
 8002180:	4b1b      	ldr	r3, [pc, #108]	; (80021f0 <EXTI15_10_IRQHandler+0x74>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	f083 0301 	eor.w	r3, r3, #1
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d012      	beq.n	80021b4 <EXTI15_10_IRQHandler+0x38>
	{
		// Detect "UP" button
		if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_14))	// If interrupt from GPIOB PIN_14
 800218e:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <EXTI15_10_IRQHandler+0x78>)
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00c      	beq.n	80021b4 <EXTI15_10_IRQHandler+0x38>
		{
			if(button_processed_status == doesent_detected)
 800219a:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <EXTI15_10_IRQHandler+0x7c>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	461a      	mov	r2, r3
 80021a0:	4b16      	ldr	r3, [pc, #88]	; (80021fc <EXTI15_10_IRQHandler+0x80>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d105      	bne.n	80021b4 <EXTI15_10_IRQHandler+0x38>
			{
				HAL_TIM_Base_Start_IT(&htim1);		// Turn on Timer 1
 80021a8:	4815      	ldr	r0, [pc, #84]	; (8002200 <EXTI15_10_IRQHandler+0x84>)
 80021aa:	f003 facd 	bl	8005748 <HAL_TIM_Base_Start_IT>
				button_processed_status = detected;						// For interrupt work only one time
 80021ae:	4b13      	ldr	r3, [pc, #76]	; (80021fc <EXTI15_10_IRQHandler+0x80>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
			}
		}
	}

	// Detect "ENTER" button
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_15))	// If interrupt from GPIOB PIN_15
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <EXTI15_10_IRQHandler+0x78>)
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00c      	beq.n	80021da <EXTI15_10_IRQHandler+0x5e>
	{
		if(button_processed_status == doesent_detected)
 80021c0:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <EXTI15_10_IRQHandler+0x7c>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <EXTI15_10_IRQHandler+0x80>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d105      	bne.n	80021da <EXTI15_10_IRQHandler+0x5e>
		{
			HAL_TIM_Base_Start_IT(&htim1);		// Turn on Timer 1
 80021ce:	480c      	ldr	r0, [pc, #48]	; (8002200 <EXTI15_10_IRQHandler+0x84>)
 80021d0:	f003 faba 	bl	8005748 <HAL_TIM_Base_Start_IT>
			button_processed_status = detected;						// For interrupt work only one time
 80021d4:	4b09      	ldr	r3, [pc, #36]	; (80021fc <EXTI15_10_IRQHandler+0x80>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
		}
	}


  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80021da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021de:	f001 fc6b 	bl	8003ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80021e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80021e6:	f001 fc67 	bl	8003ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000594 	.word	0x20000594
 80021f4:	40010400 	.word	0x40010400
 80021f8:	2000001c 	.word	0x2000001c
 80021fc:	20000020 	.word	0x20000020
 8002200:	2000067c 	.word	0x2000067c

08002204 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800220c:	4a14      	ldr	r2, [pc, #80]	; (8002260 <_sbrk+0x5c>)
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <_sbrk+0x60>)
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002218:	4b13      	ldr	r3, [pc, #76]	; (8002268 <_sbrk+0x64>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <_sbrk+0x64>)
 8002222:	4a12      	ldr	r2, [pc, #72]	; (800226c <_sbrk+0x68>)
 8002224:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002226:	4b10      	ldr	r3, [pc, #64]	; (8002268 <_sbrk+0x64>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4413      	add	r3, r2
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	429a      	cmp	r2, r3
 8002232:	d207      	bcs.n	8002244 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002234:	f004 fb0a 	bl	800684c <__errno>
 8002238:	4603      	mov	r3, r0
 800223a:	220c      	movs	r2, #12
 800223c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800223e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002242:	e009      	b.n	8002258 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002244:	4b08      	ldr	r3, [pc, #32]	; (8002268 <_sbrk+0x64>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800224a:	4b07      	ldr	r3, [pc, #28]	; (8002268 <_sbrk+0x64>)
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	4a05      	ldr	r2, [pc, #20]	; (8002268 <_sbrk+0x64>)
 8002254:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002256:	68fb      	ldr	r3, [r7, #12]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20005000 	.word	0x20005000
 8002264:	00000400 	.word	0x00000400
 8002268:	20000590 	.word	0x20000590
 800226c:	200008c0 	.word	0x200008c0

08002270 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <Menu_Init>:
void nrf_rx_mode(void);


// ----------------------------------------------------------------------------------------
void Menu_Init (void)
{
 800227c:	b480      	push	{r7}
 800227e:	b08b      	sub	sp, #44	; 0x2c
 8002280:	af00      	add	r7, sp, #0
	// Make pointers on funsctions
	// Main functions
	void (*p_print_rows_on_oled_if_up) (void);
	p_print_rows_on_oled_if_up = print_rows_on_oled_if_up;
 8002282:	4b8a      	ldr	r3, [pc, #552]	; (80024ac <Menu_Init+0x230>)
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
	void (*p_print_rows_on_oled_if_down) (void);					// Create pointer on function
	p_print_rows_on_oled_if_down = print_rows_on_oled_if_down;		// Save function print on pointer print_p
 8002286:	4b8a      	ldr	r3, [pc, #552]	; (80024b0 <Menu_Init+0x234>)
 8002288:	623b      	str	r3, [r7, #32]
	void (*p_return_from_menu)(void);
	p_return_from_menu = return_from_menu;
 800228a:	4b8a      	ldr	r3, [pc, #552]	; (80024b4 <Menu_Init+0x238>)
 800228c:	61fb      	str	r3, [r7, #28]
	// ------------------------------------------------------

	// LoRa  menu functions
	void (*p_lora_rx_mode) (void);						// Function "Do it". Works when select it
	p_lora_rx_mode = lora_rx_mode;
 800228e:	4b8a      	ldr	r3, [pc, #552]	; (80024b8 <Menu_Init+0x23c>)
 8002290:	61bb      	str	r3, [r7, #24]
	void (*p_lora_tx_mode) (void);						// Function "Do it". Works when select it
	p_lora_tx_mode = lora_tx_mode;
 8002292:	4b8a      	ldr	r3, [pc, #552]	; (80024bc <Menu_Init+0x240>)
 8002294:	617b      	str	r3, [r7, #20]

	// ------------------------------------------------------
	void (*p_nrf_tx_mode) (void);						// Function "Do it". Works when select it
	p_nrf_tx_mode = nrf_tx_mode;
 8002296:	4b8a      	ldr	r3, [pc, #552]	; (80024c0 <Menu_Init+0x244>)
 8002298:	613b      	str	r3, [r7, #16]
	void (*p_nrf_rx_mode) (void);						// Function "Do it". Works when select it
	p_nrf_rx_mode = nrf_rx_mode;
 800229a:	4b8a      	ldr	r3, [pc, #552]	; (80024c4 <Menu_Init+0x248>)
 800229c:	60fb      	str	r3, [r7, #12]


	// ------------------------------------------------------
	void (*p_items_menu_1_set_par_2) (void);			// Doesen't use yet
	p_items_menu_1_set_par_2 = items_menu_1_set_par_2;
 800229e:	4b8a      	ldr	r3, [pc, #552]	; (80024c8 <Menu_Init+0x24c>)
 80022a0:	60bb      	str	r3, [r7, #8]
	// items_menu_2 menu functions
//	void (*p_do_it_function_menu_2) (void);						// Function "Do it". Works when select it
//	p_do_it_function_menu_2 = do_it_function_menu_2;

	void (*p_items_menu_2_set_par_1) (void);
	p_items_menu_2_set_par_1 = items_menu_2_set_par_1;
 80022a2:	4b8a      	ldr	r3, [pc, #552]	; (80024cc <Menu_Init+0x250>)
 80022a4:	607b      	str	r3, [r7, #4]

	// items_menu_3 menu functions
	void (*p_do_it_function_menu_3) (void);						// Function "Do it". Works when select it
	p_do_it_function_menu_3 = do_it_function_menu_3;
 80022a6:	4b8a      	ldr	r3, [pc, #552]	; (80024d0 <Menu_Init+0x254>)
 80022a8:	603b      	str	r3, [r7, #0]


	// Fill in elements(nodes) of list (7 items)
	// Main menu items
	/////////////////////////////////////////////////////////////////
	items[0].up = 0;
 80022aa:	4b8a      	ldr	r3, [pc, #552]	; (80024d4 <Menu_Init+0x258>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
	items[0].down = &items[1];
 80022b0:	4b88      	ldr	r3, [pc, #544]	; (80024d4 <Menu_Init+0x258>)
 80022b2:	4a89      	ldr	r2, [pc, #548]	; (80024d8 <Menu_Init+0x25c>)
 80022b4:	605a      	str	r2, [r3, #4]
	items[0].child = &items_menu_1[0];
 80022b6:	4b87      	ldr	r3, [pc, #540]	; (80024d4 <Menu_Init+0x258>)
 80022b8:	4a88      	ldr	r2, [pc, #544]	; (80024dc <Menu_Init+0x260>)
 80022ba:	609a      	str	r2, [r3, #8]
	items[0].parent = 0;
 80022bc:	4b85      	ldr	r3, [pc, #532]	; (80024d4 <Menu_Init+0x258>)
 80022be:	2200      	movs	r2, #0
 80022c0:	60da      	str	r2, [r3, #12]
	items[0].id = 1;
 80022c2:	4b84      	ldr	r3, [pc, #528]	; (80024d4 <Menu_Init+0x258>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	741a      	strb	r2, [r3, #16]
	items[0].name = "LoRa E220";
 80022c8:	4b82      	ldr	r3, [pc, #520]	; (80024d4 <Menu_Init+0x258>)
 80022ca:	4a85      	ldr	r2, [pc, #532]	; (80024e0 <Menu_Init+0x264>)
 80022cc:	615a      	str	r2, [r3, #20]
	items[0].updateScreen_up = p_print_rows_on_oled_if_up;
 80022ce:	4a81      	ldr	r2, [pc, #516]	; (80024d4 <Menu_Init+0x258>)
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	6193      	str	r3, [r2, #24]
	items[0].updateScreen_down = p_print_rows_on_oled_if_down;
 80022d4:	4a7f      	ldr	r2, [pc, #508]	; (80024d4 <Menu_Init+0x258>)
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	61d3      	str	r3, [r2, #28]
	items[0].makeAction = 0;
 80022da:	4b7e      	ldr	r3, [pc, #504]	; (80024d4 <Menu_Init+0x258>)
 80022dc:	2200      	movs	r2, #0
 80022de:	621a      	str	r2, [r3, #32]

	items[1].up = &items[0];
 80022e0:	4b7c      	ldr	r3, [pc, #496]	; (80024d4 <Menu_Init+0x258>)
 80022e2:	4a7c      	ldr	r2, [pc, #496]	; (80024d4 <Menu_Init+0x258>)
 80022e4:	625a      	str	r2, [r3, #36]	; 0x24
	items[1].down = &items[2];
 80022e6:	4b7b      	ldr	r3, [pc, #492]	; (80024d4 <Menu_Init+0x258>)
 80022e8:	4a7e      	ldr	r2, [pc, #504]	; (80024e4 <Menu_Init+0x268>)
 80022ea:	629a      	str	r2, [r3, #40]	; 0x28
	items[1].child = &items_menu_2[0];
 80022ec:	4b79      	ldr	r3, [pc, #484]	; (80024d4 <Menu_Init+0x258>)
 80022ee:	4a7e      	ldr	r2, [pc, #504]	; (80024e8 <Menu_Init+0x26c>)
 80022f0:	62da      	str	r2, [r3, #44]	; 0x2c
	items[1].parent = 0;
 80022f2:	4b78      	ldr	r3, [pc, #480]	; (80024d4 <Menu_Init+0x258>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	631a      	str	r2, [r3, #48]	; 0x30
	items[1].id = 2;
 80022f8:	4b76      	ldr	r3, [pc, #472]	; (80024d4 <Menu_Init+0x258>)
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items[1].name = "NRF24L01";
 8002300:	4b74      	ldr	r3, [pc, #464]	; (80024d4 <Menu_Init+0x258>)
 8002302:	4a7a      	ldr	r2, [pc, #488]	; (80024ec <Menu_Init+0x270>)
 8002304:	639a      	str	r2, [r3, #56]	; 0x38
	items[1].updateScreen_up = p_print_rows_on_oled_if_up;
 8002306:	4a73      	ldr	r2, [pc, #460]	; (80024d4 <Menu_Init+0x258>)
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	63d3      	str	r3, [r2, #60]	; 0x3c
	items[1].updateScreen_down = p_print_rows_on_oled_if_down;
 800230c:	4a71      	ldr	r2, [pc, #452]	; (80024d4 <Menu_Init+0x258>)
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	6413      	str	r3, [r2, #64]	; 0x40
	items[1].makeAction = 0;
 8002312:	4b70      	ldr	r3, [pc, #448]	; (80024d4 <Menu_Init+0x258>)
 8002314:	2200      	movs	r2, #0
 8002316:	645a      	str	r2, [r3, #68]	; 0x44

	items[2].up = &items[1];
 8002318:	4b6e      	ldr	r3, [pc, #440]	; (80024d4 <Menu_Init+0x258>)
 800231a:	4a6f      	ldr	r2, [pc, #444]	; (80024d8 <Menu_Init+0x25c>)
 800231c:	649a      	str	r2, [r3, #72]	; 0x48
	items[2].down = 0;
 800231e:	4b6d      	ldr	r3, [pc, #436]	; (80024d4 <Menu_Init+0x258>)
 8002320:	2200      	movs	r2, #0
 8002322:	64da      	str	r2, [r3, #76]	; 0x4c
	items[2].child = &items_menu_3[0];
 8002324:	4b6b      	ldr	r3, [pc, #428]	; (80024d4 <Menu_Init+0x258>)
 8002326:	4a72      	ldr	r2, [pc, #456]	; (80024f0 <Menu_Init+0x274>)
 8002328:	651a      	str	r2, [r3, #80]	; 0x50
	items[2].parent = 0;
 800232a:	4b6a      	ldr	r3, [pc, #424]	; (80024d4 <Menu_Init+0x258>)
 800232c:	2200      	movs	r2, #0
 800232e:	655a      	str	r2, [r3, #84]	; 0x54
	items[2].id = 3;
 8002330:	4b68      	ldr	r3, [pc, #416]	; (80024d4 <Menu_Init+0x258>)
 8002332:	2203      	movs	r2, #3
 8002334:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items[2].name = "AM2302 sensor";
 8002338:	4b66      	ldr	r3, [pc, #408]	; (80024d4 <Menu_Init+0x258>)
 800233a:	4a6e      	ldr	r2, [pc, #440]	; (80024f4 <Menu_Init+0x278>)
 800233c:	65da      	str	r2, [r3, #92]	; 0x5c
	items[2].updateScreen_up = p_print_rows_on_oled_if_up;
 800233e:	4a65      	ldr	r2, [pc, #404]	; (80024d4 <Menu_Init+0x258>)
 8002340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002342:	6613      	str	r3, [r2, #96]	; 0x60
	items[2].updateScreen_down = p_print_rows_on_oled_if_down;
 8002344:	4a63      	ldr	r2, [pc, #396]	; (80024d4 <Menu_Init+0x258>)
 8002346:	6a3b      	ldr	r3, [r7, #32]
 8002348:	6653      	str	r3, [r2, #100]	; 0x64
	items[2].makeAction = 0;
 800234a:	4b62      	ldr	r3, [pc, #392]	; (80024d4 <Menu_Init+0x258>)
 800234c:	2200      	movs	r2, #0
 800234e:	669a      	str	r2, [r3, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating LoRa menu
	items_menu_1[0].up = 0;
 8002350:	4b62      	ldr	r3, [pc, #392]	; (80024dc <Menu_Init+0x260>)
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
	items_menu_1[0].down = &items_menu_1[1];
 8002356:	4b61      	ldr	r3, [pc, #388]	; (80024dc <Menu_Init+0x260>)
 8002358:	4a67      	ldr	r2, [pc, #412]	; (80024f8 <Menu_Init+0x27c>)
 800235a:	605a      	str	r2, [r3, #4]
	items_menu_1[0].id = 1;
 800235c:	4b5f      	ldr	r3, [pc, #380]	; (80024dc <Menu_Init+0x260>)
 800235e:	2201      	movs	r2, #1
 8002360:	741a      	strb	r2, [r3, #16]
	items_menu_1[0].child = 0;
 8002362:	4b5e      	ldr	r3, [pc, #376]	; (80024dc <Menu_Init+0x260>)
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
	items_menu_1[0].parent = &items[0];
 8002368:	4b5c      	ldr	r3, [pc, #368]	; (80024dc <Menu_Init+0x260>)
 800236a:	4a5a      	ldr	r2, [pc, #360]	; (80024d4 <Menu_Init+0x258>)
 800236c:	60da      	str	r2, [r3, #12]
	items_menu_1[0].name = "LoRa RX";
 800236e:	4b5b      	ldr	r3, [pc, #364]	; (80024dc <Menu_Init+0x260>)
 8002370:	4a62      	ldr	r2, [pc, #392]	; (80024fc <Menu_Init+0x280>)
 8002372:	615a      	str	r2, [r3, #20]
	items_menu_1[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8002374:	4a59      	ldr	r2, [pc, #356]	; (80024dc <Menu_Init+0x260>)
 8002376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002378:	6193      	str	r3, [r2, #24]
	items_menu_1[0].updateScreen_down = p_print_rows_on_oled_if_down;
 800237a:	4a58      	ldr	r2, [pc, #352]	; (80024dc <Menu_Init+0x260>)
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	61d3      	str	r3, [r2, #28]
	items_menu_1[0].makeAction = p_lora_rx_mode;
 8002380:	4a56      	ldr	r2, [pc, #344]	; (80024dc <Menu_Init+0x260>)
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	6213      	str	r3, [r2, #32]

	items_menu_1[1].up = &items_menu_1[0];
 8002386:	4b55      	ldr	r3, [pc, #340]	; (80024dc <Menu_Init+0x260>)
 8002388:	4a54      	ldr	r2, [pc, #336]	; (80024dc <Menu_Init+0x260>)
 800238a:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_1[1].down = &items_menu_1[2];
 800238c:	4b53      	ldr	r3, [pc, #332]	; (80024dc <Menu_Init+0x260>)
 800238e:	4a5c      	ldr	r2, [pc, #368]	; (8002500 <Menu_Init+0x284>)
 8002390:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_1[1].child = 0;
 8002392:	4b52      	ldr	r3, [pc, #328]	; (80024dc <Menu_Init+0x260>)
 8002394:	2200      	movs	r2, #0
 8002396:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_1[1].parent = &items[0];
 8002398:	4b50      	ldr	r3, [pc, #320]	; (80024dc <Menu_Init+0x260>)
 800239a:	4a4e      	ldr	r2, [pc, #312]	; (80024d4 <Menu_Init+0x258>)
 800239c:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_1[1].id = 2;
 800239e:	4b4f      	ldr	r3, [pc, #316]	; (80024dc <Menu_Init+0x260>)
 80023a0:	2202      	movs	r2, #2
 80023a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_1[1].name = "LoRa TX";
 80023a6:	4b4d      	ldr	r3, [pc, #308]	; (80024dc <Menu_Init+0x260>)
 80023a8:	4a56      	ldr	r2, [pc, #344]	; (8002504 <Menu_Init+0x288>)
 80023aa:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_1[1].updateScreen_up = p_print_rows_on_oled_if_up;
 80023ac:	4a4b      	ldr	r2, [pc, #300]	; (80024dc <Menu_Init+0x260>)
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_1[1].updateScreen_down = p_print_rows_on_oled_if_down;
 80023b2:	4a4a      	ldr	r2, [pc, #296]	; (80024dc <Menu_Init+0x260>)
 80023b4:	6a3b      	ldr	r3, [r7, #32]
 80023b6:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_1[1].makeAction = p_lora_tx_mode;
 80023b8:	4a48      	ldr	r2, [pc, #288]	; (80024dc <Menu_Init+0x260>)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_1[2].up = &items_menu_1[1];
 80023be:	4b47      	ldr	r3, [pc, #284]	; (80024dc <Menu_Init+0x260>)
 80023c0:	4a4d      	ldr	r2, [pc, #308]	; (80024f8 <Menu_Init+0x27c>)
 80023c2:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_1[2].down = 0;
 80023c4:	4b45      	ldr	r3, [pc, #276]	; (80024dc <Menu_Init+0x260>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_1[2].child = 0;
 80023ca:	4b44      	ldr	r3, [pc, #272]	; (80024dc <Menu_Init+0x260>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_1[2].parent = &items[0];
 80023d0:	4b42      	ldr	r3, [pc, #264]	; (80024dc <Menu_Init+0x260>)
 80023d2:	4a40      	ldr	r2, [pc, #256]	; (80024d4 <Menu_Init+0x258>)
 80023d4:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_1[2].id = 3;
 80023d6:	4b41      	ldr	r3, [pc, #260]	; (80024dc <Menu_Init+0x260>)
 80023d8:	2203      	movs	r2, #3
 80023da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_1[2].name = "EXIT";						// Name of item
 80023de:	4b3f      	ldr	r3, [pc, #252]	; (80024dc <Menu_Init+0x260>)
 80023e0:	4a49      	ldr	r2, [pc, #292]	; (8002508 <Menu_Init+0x28c>)
 80023e2:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_1[2].updateScreen_up = p_print_rows_on_oled_if_up;
 80023e4:	4a3d      	ldr	r2, [pc, #244]	; (80024dc <Menu_Init+0x260>)
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_1[2].updateScreen_down = p_print_rows_on_oled_if_down;
 80023ea:	4a3c      	ldr	r2, [pc, #240]	; (80024dc <Menu_Init+0x260>)
 80023ec:	6a3b      	ldr	r3, [r7, #32]
 80023ee:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_1[2].makeAction = p_return_from_menu;
 80023f0:	4a3a      	ldr	r2, [pc, #232]	; (80024dc <Menu_Init+0x260>)
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	6693      	str	r3, [r2, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating NRF menu
	items_menu_2[0].up = 0;
 80023f6:	4b3c      	ldr	r3, [pc, #240]	; (80024e8 <Menu_Init+0x26c>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
	items_menu_2[0].down = &items_menu_2[1];
 80023fc:	4b3a      	ldr	r3, [pc, #232]	; (80024e8 <Menu_Init+0x26c>)
 80023fe:	4a43      	ldr	r2, [pc, #268]	; (800250c <Menu_Init+0x290>)
 8002400:	605a      	str	r2, [r3, #4]
	items_menu_2[0].child = 0;
 8002402:	4b39      	ldr	r3, [pc, #228]	; (80024e8 <Menu_Init+0x26c>)
 8002404:	2200      	movs	r2, #0
 8002406:	609a      	str	r2, [r3, #8]
	items_menu_2[0].parent = &items[1];
 8002408:	4b37      	ldr	r3, [pc, #220]	; (80024e8 <Menu_Init+0x26c>)
 800240a:	4a33      	ldr	r2, [pc, #204]	; (80024d8 <Menu_Init+0x25c>)
 800240c:	60da      	str	r2, [r3, #12]
	items_menu_2[0].id = 1;
 800240e:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <Menu_Init+0x26c>)
 8002410:	2201      	movs	r2, #1
 8002412:	741a      	strb	r2, [r3, #16]
	items_menu_2[0].name = "NRF RX";						// Name of item
 8002414:	4b34      	ldr	r3, [pc, #208]	; (80024e8 <Menu_Init+0x26c>)
 8002416:	4a3e      	ldr	r2, [pc, #248]	; (8002510 <Menu_Init+0x294>)
 8002418:	615a      	str	r2, [r3, #20]
	items_menu_2[0].updateScreen_up = p_print_rows_on_oled_if_up;
 800241a:	4a33      	ldr	r2, [pc, #204]	; (80024e8 <Menu_Init+0x26c>)
 800241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241e:	6193      	str	r3, [r2, #24]
	items_menu_2[0].updateScreen_down = p_print_rows_on_oled_if_down;
 8002420:	4a31      	ldr	r2, [pc, #196]	; (80024e8 <Menu_Init+0x26c>)
 8002422:	6a3b      	ldr	r3, [r7, #32]
 8002424:	61d3      	str	r3, [r2, #28]
	items_menu_2[0].makeAction = p_nrf_rx_mode;
 8002426:	4a30      	ldr	r2, [pc, #192]	; (80024e8 <Menu_Init+0x26c>)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6213      	str	r3, [r2, #32]

	items_menu_2[1].up = &items_menu_2[0];
 800242c:	4b2e      	ldr	r3, [pc, #184]	; (80024e8 <Menu_Init+0x26c>)
 800242e:	4a2e      	ldr	r2, [pc, #184]	; (80024e8 <Menu_Init+0x26c>)
 8002430:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_2[1].down = &items_menu_2[2];
 8002432:	4b2d      	ldr	r3, [pc, #180]	; (80024e8 <Menu_Init+0x26c>)
 8002434:	4a37      	ldr	r2, [pc, #220]	; (8002514 <Menu_Init+0x298>)
 8002436:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_2[1].child = 0;
 8002438:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <Menu_Init+0x26c>)
 800243a:	2200      	movs	r2, #0
 800243c:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_2[1].parent = &items[1];
 800243e:	4b2a      	ldr	r3, [pc, #168]	; (80024e8 <Menu_Init+0x26c>)
 8002440:	4a25      	ldr	r2, [pc, #148]	; (80024d8 <Menu_Init+0x25c>)
 8002442:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_2[1].id = 2;
 8002444:	4b28      	ldr	r3, [pc, #160]	; (80024e8 <Menu_Init+0x26c>)
 8002446:	2202      	movs	r2, #2
 8002448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_2[1].name = "NRF TX";						// Name of item
 800244c:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <Menu_Init+0x26c>)
 800244e:	4a32      	ldr	r2, [pc, #200]	; (8002518 <Menu_Init+0x29c>)
 8002450:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_2[1].updateScreen_up = p_print_rows_on_oled_if_up;
 8002452:	4a25      	ldr	r2, [pc, #148]	; (80024e8 <Menu_Init+0x26c>)
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_2[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8002458:	4a23      	ldr	r2, [pc, #140]	; (80024e8 <Menu_Init+0x26c>)
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_2[1].makeAction = p_nrf_tx_mode;
 800245e:	4a22      	ldr	r2, [pc, #136]	; (80024e8 <Menu_Init+0x26c>)
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_2[2].up = &items_menu_2[1];
 8002464:	4b20      	ldr	r3, [pc, #128]	; (80024e8 <Menu_Init+0x26c>)
 8002466:	4a29      	ldr	r2, [pc, #164]	; (800250c <Menu_Init+0x290>)
 8002468:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_2[2].down = 0;
 800246a:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <Menu_Init+0x26c>)
 800246c:	2200      	movs	r2, #0
 800246e:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_2[2].child = 0;
 8002470:	4b1d      	ldr	r3, [pc, #116]	; (80024e8 <Menu_Init+0x26c>)
 8002472:	2200      	movs	r2, #0
 8002474:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_2[2].parent = &items[1];
 8002476:	4b1c      	ldr	r3, [pc, #112]	; (80024e8 <Menu_Init+0x26c>)
 8002478:	4a17      	ldr	r2, [pc, #92]	; (80024d8 <Menu_Init+0x25c>)
 800247a:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_2[2].id = 3;
 800247c:	4b1a      	ldr	r3, [pc, #104]	; (80024e8 <Menu_Init+0x26c>)
 800247e:	2203      	movs	r2, #3
 8002480:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_2[2].name = "EXIT";						// Name of item
 8002484:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <Menu_Init+0x26c>)
 8002486:	4a20      	ldr	r2, [pc, #128]	; (8002508 <Menu_Init+0x28c>)
 8002488:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_2[2].updateScreen_up = p_print_rows_on_oled_if_up;
 800248a:	4a17      	ldr	r2, [pc, #92]	; (80024e8 <Menu_Init+0x26c>)
 800248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248e:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_2[2].updateScreen_down = p_print_rows_on_oled_if_down;
 8002490:	4a15      	ldr	r2, [pc, #84]	; (80024e8 <Menu_Init+0x26c>)
 8002492:	6a3b      	ldr	r3, [r7, #32]
 8002494:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_2[2].makeAction = p_return_from_menu;
 8002496:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <Menu_Init+0x26c>)
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	6693      	str	r3, [r2, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating sensor menu
	items_menu_3[0].up = 0;
 800249c:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <Menu_Init+0x274>)
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
	items_menu_3[0].down = &items_menu_3[1];
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <Menu_Init+0x274>)
 80024a4:	4a1d      	ldr	r2, [pc, #116]	; (800251c <Menu_Init+0x2a0>)
 80024a6:	605a      	str	r2, [r3, #4]
 80024a8:	e03a      	b.n	8002520 <Menu_Init+0x2a4>
 80024aa:	bf00      	nop
 80024ac:	08002895 	.word	0x08002895
 80024b0:	0800298d 	.word	0x0800298d
 80024b4:	08002cf9 	.word	0x08002cf9
 80024b8:	08002d4d 	.word	0x08002d4d
 80024bc:	08002de9 	.word	0x08002de9
 80024c0:	08002f35 	.word	0x08002f35
 80024c4:	08002e85 	.word	0x08002e85
 80024c8:	08002fe5 	.word	0x08002fe5
 80024cc:	080030a5 	.word	0x080030a5
 80024d0:	08003165 	.word	0x08003165
 80024d4:	2000083c 	.word	0x2000083c
 80024d8:	20000860 	.word	0x20000860
 80024dc:	20000788 	.word	0x20000788
 80024e0:	080072bc 	.word	0x080072bc
 80024e4:	20000884 	.word	0x20000884
 80024e8:	2000071c 	.word	0x2000071c
 80024ec:	080072c8 	.word	0x080072c8
 80024f0:	200007f4 	.word	0x200007f4
 80024f4:	080072d4 	.word	0x080072d4
 80024f8:	200007ac 	.word	0x200007ac
 80024fc:	080072e4 	.word	0x080072e4
 8002500:	200007d0 	.word	0x200007d0
 8002504:	080072ec 	.word	0x080072ec
 8002508:	080072f4 	.word	0x080072f4
 800250c:	20000740 	.word	0x20000740
 8002510:	080072fc 	.word	0x080072fc
 8002514:	20000764 	.word	0x20000764
 8002518:	08007304 	.word	0x08007304
 800251c:	20000818 	.word	0x20000818
	items_menu_3[0].child = 0;
 8002520:	4b1a      	ldr	r3, [pc, #104]	; (800258c <Menu_Init+0x310>)
 8002522:	2200      	movs	r2, #0
 8002524:	609a      	str	r2, [r3, #8]
	items_menu_3[0].parent = &items[2];
 8002526:	4b19      	ldr	r3, [pc, #100]	; (800258c <Menu_Init+0x310>)
 8002528:	4a19      	ldr	r2, [pc, #100]	; (8002590 <Menu_Init+0x314>)
 800252a:	60da      	str	r2, [r3, #12]
	items_menu_3[0].id = 1;
 800252c:	4b17      	ldr	r3, [pc, #92]	; (800258c <Menu_Init+0x310>)
 800252e:	2201      	movs	r2, #1
 8002530:	741a      	strb	r2, [r3, #16]
	items_menu_3[0].name = "Measure T & H";						// Name of item
 8002532:	4b16      	ldr	r3, [pc, #88]	; (800258c <Menu_Init+0x310>)
 8002534:	4a17      	ldr	r2, [pc, #92]	; (8002594 <Menu_Init+0x318>)
 8002536:	615a      	str	r2, [r3, #20]
	items_menu_3[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8002538:	4a14      	ldr	r2, [pc, #80]	; (800258c <Menu_Init+0x310>)
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	6193      	str	r3, [r2, #24]
	items_menu_3[0].updateScreen_down = p_print_rows_on_oled_if_down;
 800253e:	4a13      	ldr	r2, [pc, #76]	; (800258c <Menu_Init+0x310>)
 8002540:	6a3b      	ldr	r3, [r7, #32]
 8002542:	61d3      	str	r3, [r2, #28]
	items_menu_3[0].makeAction = p_do_it_function_menu_3;
 8002544:	4a11      	ldr	r2, [pc, #68]	; (800258c <Menu_Init+0x310>)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6213      	str	r3, [r2, #32]

	items_menu_3[1].up = &items_menu_3[0];
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <Menu_Init+0x310>)
 800254c:	4a0f      	ldr	r2, [pc, #60]	; (800258c <Menu_Init+0x310>)
 800254e:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_3[1].down = 0;
 8002550:	4b0e      	ldr	r3, [pc, #56]	; (800258c <Menu_Init+0x310>)
 8002552:	2200      	movs	r2, #0
 8002554:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_3[1].child = 0;
 8002556:	4b0d      	ldr	r3, [pc, #52]	; (800258c <Menu_Init+0x310>)
 8002558:	2200      	movs	r2, #0
 800255a:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_3[1].parent = &items[2];
 800255c:	4b0b      	ldr	r3, [pc, #44]	; (800258c <Menu_Init+0x310>)
 800255e:	4a0c      	ldr	r2, [pc, #48]	; (8002590 <Menu_Init+0x314>)
 8002560:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_3[1].id = 2;
 8002562:	4b0a      	ldr	r3, [pc, #40]	; (800258c <Menu_Init+0x310>)
 8002564:	2202      	movs	r2, #2
 8002566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_3[1].name = "EXIT";						// Name of item
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <Menu_Init+0x310>)
 800256c:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <Menu_Init+0x31c>)
 800256e:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_3[1].updateScreen_up = p_print_rows_on_oled_if_up;
 8002570:	4a06      	ldr	r2, [pc, #24]	; (800258c <Menu_Init+0x310>)
 8002572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002574:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_3[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8002576:	4a05      	ldr	r2, [pc, #20]	; (800258c <Menu_Init+0x310>)
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_3[1].makeAction = p_return_from_menu;
 800257c:	4a03      	ldr	r2, [pc, #12]	; (800258c <Menu_Init+0x310>)
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	6453      	str	r3, [r2, #68]	; 0x44
}
 8002582:	bf00      	nop
 8002584:	372c      	adds	r7, #44	; 0x2c
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	200007f4 	.word	0x200007f4
 8002590:	20000884 	.word	0x20000884
 8002594:	0800730c 	.word	0x0800730c
 8002598:	080072f4 	.word	0x080072f4

0800259c <menu>:

// ----------------------------------------------------------------------------------------
void menu(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
	Menu_Init();									// Init all structures
 80025a0:	f7ff fe6c 	bl	800227c <Menu_Init>
	print_menu_init();								// Print start menu and scrolingbar
 80025a4:	f000 fa74 	bl	8002a90 <print_menu_init>
	HAL_Delay(10);
 80025a8:	200a      	movs	r0, #10
 80025aa:	f000 fed7 	bl	800335c <HAL_Delay>

	while(1)
	{
		if(button_processed_status == 1)			// If buttons was pressed
 80025ae:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <menu+0x50>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d1fb      	bne.n	80025ae <menu+0x12>
		{

			button_processed_status = 1;
 80025b6:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <menu+0x50>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	601a      	str	r2, [r3, #0]
			switch (button_status)
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <menu+0x54>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	d00c      	beq.n	80025de <menu+0x42>
 80025c4:	2b03      	cmp	r3, #3
 80025c6:	dc0d      	bgt.n	80025e4 <menu+0x48>
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d002      	beq.n	80025d2 <menu+0x36>
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d003      	beq.n	80025d8 <menu+0x3c>
 80025d0:	e008      	b.n	80025e4 <menu+0x48>
			{
				case BOTTON_UP:
					up();
 80025d2:	f000 f80f 	bl	80025f4 <up>
					break;
 80025d6:	e005      	b.n	80025e4 <menu+0x48>
				case BUTTON_ENTER:
					enter();
 80025d8:	f000 f840 	bl	800265c <enter>
					break;
 80025dc:	e002      	b.n	80025e4 <menu+0x48>
				case BUTTON_DOWN:
					down();
 80025de:	f000 f823 	bl	8002628 <down>
					break;
 80025e2:	bf00      	nop
			}
			button_status = BOTTON_DOESENT_PRESS;
 80025e4:	4b02      	ldr	r3, [pc, #8]	; (80025f0 <menu+0x54>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	701a      	strb	r2, [r3, #0]
		if(button_processed_status == 1)			// If buttons was pressed
 80025ea:	e7e0      	b.n	80025ae <menu+0x12>
 80025ec:	20000020 	.word	0x20000020
 80025f0:	20000595 	.word	0x20000595

080025f4 <up>:
		}
	}
}
// ----------------------------------------------------------------------------------------
void up(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
	if (currentItem->up)
 80025f8:	4b0a      	ldr	r3, [pc, #40]	; (8002624 <up+0x30>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00d      	beq.n	800261e <up+0x2a>
	{
	    currentItem = currentItem->up;
 8002602:	4b08      	ldr	r3, [pc, #32]	; (8002624 <up+0x30>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a06      	ldr	r2, [pc, #24]	; (8002624 <up+0x30>)
 800260a:	6013      	str	r3, [r2, #0]
	    if (currentItem->updateScreen_up )
 800260c:	4b05      	ldr	r3, [pc, #20]	; (8002624 <up+0x30>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <up+0x2a>
	    {
	        currentItem->updateScreen_up();
 8002616:	4b03      	ldr	r3, [pc, #12]	; (8002624 <up+0x30>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	4798      	blx	r3
	    }
	}
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000028 	.word	0x20000028

08002628 <down>:
// ----------------------------------------------------------------------------------------
void down(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
	if (currentItem->down)
 800262c:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <down+0x30>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00d      	beq.n	8002652 <down+0x2a>
	{
	    currentItem = currentItem->down;
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <down+0x30>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4a06      	ldr	r2, [pc, #24]	; (8002658 <down+0x30>)
 800263e:	6013      	str	r3, [r2, #0]
	    if (currentItem->updateScreen_down )
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <down+0x30>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <down+0x2a>
	    {
	        currentItem->updateScreen_down();
 800264a:	4b03      	ldr	r3, [pc, #12]	; (8002658 <down+0x30>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	4798      	blx	r3
	    }
	}
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000028 	.word	0x20000028

0800265c <enter>:
// ----------------------------------------------------------------------------------------
void enter(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
	bool status = true;
 8002662:	2301      	movs	r3, #1
 8002664:	71fb      	strb	r3, [r7, #7]
	// Якщо є функція "makeAction" тоді виконати її
	if (currentItem->makeAction)
 8002666:	4b0f      	ldr	r3, [pc, #60]	; (80026a4 <enter+0x48>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <enter+0x20>
	{
		currentItem->makeAction();
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <enter+0x48>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	4798      	blx	r3
		status = false;
 8002678:	2300      	movs	r3, #0
 800267a:	71fb      	strb	r3, [r7, #7]
	}
	// Якщо є перехід на  "child" і "makeAction" не була виконана, тоді виконати перехід
	if((currentItem->child) && (status == true))
 800267c:	4b09      	ldr	r3, [pc, #36]	; (80026a4 <enter+0x48>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d009      	beq.n	800269a <enter+0x3e>
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d006      	beq.n	800269a <enter+0x3e>
	{
		currentItem = currentItem->child;
 800268c:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <enter+0x48>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	4a04      	ldr	r2, [pc, #16]	; (80026a4 <enter+0x48>)
 8002694:	6013      	str	r3, [r2, #0]
		print_menu_items();
 8002696:	f000 fa91 	bl	8002bbc <print_menu_items>
	}
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000028 	.word	0x20000028

080026a8 <scroll_bar>:
// ----------------------------------------------------------------------------------------
/*
This function print scrollbar on right part of OLED.
 */
void scroll_bar(void)
{
 80026a8:	b590      	push	{r4, r7, lr}
 80026aa:	b089      	sub	sp, #36	; 0x24
 80026ac:	af02      	add	r7, sp, #8
	// Work size scrollbar
	uint16_t start_x_scrollbar = 124;
 80026ae:	237c      	movs	r3, #124	; 0x7c
 80026b0:	81fb      	strh	r3, [r7, #14]
	uint16_t start_y_scrollbar = 17;
 80026b2:	2311      	movs	r3, #17
 80026b4:	81bb      	strh	r3, [r7, #12]
	uint16_t active_width = 3;
 80026b6:	2303      	movs	r3, #3
 80026b8:	817b      	strh	r3, [r7, #10]
	uint16_t lenght_all_scrollbar = 48;
 80026ba:	2330      	movs	r3, #48	; 0x30
 80026bc:	813b      	strh	r3, [r7, #8]

	uint8_t menu_items_counter = 1;
 80026be:	2301      	movs	r3, #1
 80026c0:	75fb      	strb	r3, [r7, #23]
	// 1. Скопіювати показник на меню в буффер.
	// 2. Піднятися до першого елемента меню.
	// 3. Опускатися вниз до останнього пункту меню і інкрементувати лічильник елементів меню.
	// 4. Використати лічильник пунктів меню для вираховування довжини полоси прокрутки і її координат.

	MenuItem_t * currentItem_buff = currentItem;
 80026c2:	4b32      	ldr	r3, [pc, #200]	; (800278c <scroll_bar+0xe4>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	613b      	str	r3, [r7, #16]

	if ((currentItem_buff -> up) != 0)							// Step up if existing up
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d006      	beq.n	80026de <scroll_bar+0x36>
	{
		do{
			currentItem_buff = currentItem_buff -> up;			// Step up to the top of menu
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	613b      	str	r3, [r7, #16]
		}
		while ((currentItem_buff -> up) != 0);					// If the top of item doesen't found
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f8      	bne.n	80026d0 <scroll_bar+0x28>
	}

	if ((currentItem_buff -> up) == 0)							// If found top of menu item
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d109      	bne.n	80026fa <scroll_bar+0x52>
	{
		do{
			currentItem_buff = currentItem_buff -> down;
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	613b      	str	r3, [r7, #16]
			menu_items_counter++;								// Count how many list on menu
 80026ec:	7dfb      	ldrb	r3, [r7, #23]
 80026ee:	3301      	adds	r3, #1
 80026f0:	75fb      	strb	r3, [r7, #23]
		}
		while ((currentItem_buff -> down) != 0);
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f5      	bne.n	80026e6 <scroll_bar+0x3e>
	}
	 // Очистити частину керану де є скролбар
	ssd1306FillRect(start_x_scrollbar, start_y_scrollbar, active_width, lenght_all_scrollbar - 2, Black);
 80026fa:	89fb      	ldrh	r3, [r7, #14]
 80026fc:	b2d8      	uxtb	r0, r3
 80026fe:	89bb      	ldrh	r3, [r7, #12]
 8002700:	b2d9      	uxtb	r1, r3
 8002702:	897b      	ldrh	r3, [r7, #10]
 8002704:	b2da      	uxtb	r2, r3
 8002706:	893b      	ldrh	r3, [r7, #8]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	3b02      	subs	r3, #2
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2400      	movs	r4, #0
 8002710:	9400      	str	r4, [sp, #0]
 8002712:	f7ff f800 	bl	8001716 <ssd1306FillRect>

	// Вивести подовгастий квадрат на край екрану
	ssd1306_DrawRectangle(start_x_scrollbar - 1, start_y_scrollbar - 1, start_x_scrollbar + active_width, 63, White);
 8002716:	89fb      	ldrh	r3, [r7, #14]
 8002718:	b2db      	uxtb	r3, r3
 800271a:	3b01      	subs	r3, #1
 800271c:	b2d8      	uxtb	r0, r3
 800271e:	89bb      	ldrh	r3, [r7, #12]
 8002720:	b2db      	uxtb	r3, r3
 8002722:	3b01      	subs	r3, #1
 8002724:	b2d9      	uxtb	r1, r3
 8002726:	89fb      	ldrh	r3, [r7, #14]
 8002728:	b2da      	uxtb	r2, r3
 800272a:	897b      	ldrh	r3, [r7, #10]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	4413      	add	r3, r2
 8002730:	b2da      	uxtb	r2, r3
 8002732:	2301      	movs	r3, #1
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	233f      	movs	r3, #63	; 0x3f
 8002738:	f7fe ffb6 	bl	80016a8 <ssd1306_DrawRectangle>
	ssd1306_UpdateScreen();
 800273c:	f7fe fdfa 	bl	8001334 <ssd1306_UpdateScreen>

	 // Print scroling line
	int id_for_line = currentItem -> id;				// Скопіювати порядковий номер меню (Для того щоб взнати на якому пункті меню зараз стоїмо)
 8002740:	4b12      	ldr	r3, [pc, #72]	; (800278c <scroll_bar+0xe4>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	7c1b      	ldrb	r3, [r3, #16]
 8002746:	607b      	str	r3, [r7, #4]
	// Print scroling line
	uint16_t line_lenght = (lenght_all_scrollbar/menu_items_counter + 1);					   	// Довжина лінії яка відповідає одному меню
 8002748:	893a      	ldrh	r2, [r7, #8]
 800274a:	7dfb      	ldrb	r3, [r7, #23]
 800274c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002750:	b29b      	uxth	r3, r3
 8002752:	3301      	adds	r3, #1
 8002754:	807b      	strh	r3, [r7, #2]
	uint16_t start_lenght = 16 + ((id_for_line - 1)*line_lenght);								// Початок лінії
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3b01      	subs	r3, #1
 800275a:	b29b      	uxth	r3, r3
 800275c:	887a      	ldrh	r2, [r7, #2]
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	b29b      	uxth	r3, r3
 8002764:	3310      	adds	r3, #16
 8002766:	803b      	strh	r3, [r7, #0]
	// Print active scrollbar part (line)
	ssd1306FillRect(start_x_scrollbar, start_lenght, active_width, line_lenght, White);
 8002768:	89fb      	ldrh	r3, [r7, #14]
 800276a:	b2d8      	uxtb	r0, r3
 800276c:	883b      	ldrh	r3, [r7, #0]
 800276e:	b2d9      	uxtb	r1, r3
 8002770:	897b      	ldrh	r3, [r7, #10]
 8002772:	b2da      	uxtb	r2, r3
 8002774:	887b      	ldrh	r3, [r7, #2]
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2401      	movs	r4, #1
 800277a:	9400      	str	r4, [sp, #0]
 800277c:	f7fe ffcb 	bl	8001716 <ssd1306FillRect>

	ssd1306_UpdateScreen();
 8002780:	f7fe fdd8 	bl	8001334 <ssd1306_UpdateScreen>
}
 8002784:	bf00      	nop
 8002786:	371c      	adds	r7, #28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd90      	pop	{r4, r7, pc}
 800278c:	20000028 	.word	0x20000028

08002790 <print_rectangle_on_head>:
// ----------------------------------------------------------------------------------------
void print_rectangle_on_head(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af02      	add	r7, sp, #8
	ssd1306_DrawRectangle(0, 0, 127 , 15, White);
 8002796:	2301      	movs	r3, #1
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	230f      	movs	r3, #15
 800279c:	227f      	movs	r2, #127	; 0x7f
 800279e:	2100      	movs	r1, #0
 80027a0:	2000      	movs	r0, #0
 80027a2:	f7fe ff81 	bl	80016a8 <ssd1306_DrawRectangle>
	ssd1306_UpdateScreen();
 80027a6:	f7fe fdc5 	bl	8001334 <ssd1306_UpdateScreen>
}
 80027aa:	bf00      	nop
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <clear_menu_items>:
// ----------------------------------------------------------------------------------------
// Clear some menu items.
void clear_menu_items (bool first, bool second, bool third, bool fourth)
{
 80027b0:	b590      	push	{r4, r7, lr}
 80027b2:	b089      	sub	sp, #36	; 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4604      	mov	r4, r0
 80027b8:	4608      	mov	r0, r1
 80027ba:	4611      	mov	r1, r2
 80027bc:	461a      	mov	r2, r3
 80027be:	4623      	mov	r3, r4
 80027c0:	71fb      	strb	r3, [r7, #7]
 80027c2:	4603      	mov	r3, r0
 80027c4:	71bb      	strb	r3, [r7, #6]
 80027c6:	460b      	mov	r3, r1
 80027c8:	717b      	strb	r3, [r7, #5]
 80027ca:	4613      	mov	r3, r2
 80027cc:	713b      	strb	r3, [r7, #4]
	uint8_t start_row_x = 15;
 80027ce:	230f      	movs	r3, #15
 80027d0:	77fb      	strb	r3, [r7, #31]
	char str[16] = "               ";   						// Must be 15
 80027d2:	4b2a      	ldr	r3, [pc, #168]	; (800287c <clear_menu_items+0xcc>)
 80027d4:	f107 040c 	add.w	r4, r7, #12
 80027d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	if(first == true)
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00e      	beq.n	8002802 <clear_menu_items+0x52>
	{
		ssd1306_SetCursor(start_row_x, first_menu_row);
 80027e4:	4b26      	ldr	r3, [pc, #152]	; (8002880 <clear_menu_items+0xd0>)
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	7ffb      	ldrb	r3, [r7, #31]
 80027ec:	4611      	mov	r1, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7fe fed6 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80027f4:	4a23      	ldr	r2, [pc, #140]	; (8002884 <clear_menu_items+0xd4>)
 80027f6:	f107 000c 	add.w	r0, r7, #12
 80027fa:	2301      	movs	r3, #1
 80027fc:	ca06      	ldmia	r2, {r1, r2}
 80027fe:	f7fe fea9 	bl	8001554 <ssd1306_WriteString>
	}
	if(second == true)
 8002802:	79bb      	ldrb	r3, [r7, #6]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d00e      	beq.n	8002826 <clear_menu_items+0x76>
	{
		ssd1306_SetCursor(start_row_x, second_menu_row);
 8002808:	4b1f      	ldr	r3, [pc, #124]	; (8002888 <clear_menu_items+0xd8>)
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	b2da      	uxtb	r2, r3
 800280e:	7ffb      	ldrb	r3, [r7, #31]
 8002810:	4611      	mov	r1, r2
 8002812:	4618      	mov	r0, r3
 8002814:	f7fe fec4 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002818:	4a1a      	ldr	r2, [pc, #104]	; (8002884 <clear_menu_items+0xd4>)
 800281a:	f107 000c 	add.w	r0, r7, #12
 800281e:	2301      	movs	r3, #1
 8002820:	ca06      	ldmia	r2, {r1, r2}
 8002822:	f7fe fe97 	bl	8001554 <ssd1306_WriteString>
	}
	if(first == true)
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00e      	beq.n	800284a <clear_menu_items+0x9a>
	{
		ssd1306_SetCursor(start_row_x, third_menu_row);
 800282c:	4b17      	ldr	r3, [pc, #92]	; (800288c <clear_menu_items+0xdc>)
 800282e:	881b      	ldrh	r3, [r3, #0]
 8002830:	b2da      	uxtb	r2, r3
 8002832:	7ffb      	ldrb	r3, [r7, #31]
 8002834:	4611      	mov	r1, r2
 8002836:	4618      	mov	r0, r3
 8002838:	f7fe feb2 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 800283c:	4a11      	ldr	r2, [pc, #68]	; (8002884 <clear_menu_items+0xd4>)
 800283e:	f107 000c 	add.w	r0, r7, #12
 8002842:	2301      	movs	r3, #1
 8002844:	ca06      	ldmia	r2, {r1, r2}
 8002846:	f7fe fe85 	bl	8001554 <ssd1306_WriteString>
	}
	if(fourth == true)
 800284a:	793b      	ldrb	r3, [r7, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00e      	beq.n	800286e <clear_menu_items+0xbe>
	{
		ssd1306_SetCursor(start_row_x, fourth_menu_row);
 8002850:	4b0f      	ldr	r3, [pc, #60]	; (8002890 <clear_menu_items+0xe0>)
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	b2da      	uxtb	r2, r3
 8002856:	7ffb      	ldrb	r3, [r7, #31]
 8002858:	4611      	mov	r1, r2
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fea0 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002860:	4a08      	ldr	r2, [pc, #32]	; (8002884 <clear_menu_items+0xd4>)
 8002862:	f107 000c 	add.w	r0, r7, #12
 8002866:	2301      	movs	r3, #1
 8002868:	ca06      	ldmia	r2, {r1, r2}
 800286a:	f7fe fe73 	bl	8001554 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 800286e:	f7fe fd61 	bl	8001334 <ssd1306_UpdateScreen>
}
 8002872:	bf00      	nop
 8002874:	3724      	adds	r7, #36	; 0x24
 8002876:	46bd      	mov	sp, r7
 8002878:	bd90      	pop	{r4, r7, pc}
 800287a:	bf00      	nop
 800287c:	0800731c 	.word	0x0800731c
 8002880:	20000030 	.word	0x20000030
 8002884:	20000014 	.word	0x20000014
 8002888:	20000032 	.word	0x20000032
 800288c:	20000034 	.word	0x20000034
 8002890:	20000036 	.word	0x20000036

08002894 <print_rows_on_oled_if_up>:
// ----------------------------------------------------------------------------------------
void print_rows_on_oled_if_up(void)								// print text menu items
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
	char str[16] = {0};
 800289a:	2300      	movs	r3, #0
 800289c:	603b      	str	r3, [r7, #0]
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
	clear_menu_items (true , true , true , true );
 80028a8:	2301      	movs	r3, #1
 80028aa:	2201      	movs	r2, #1
 80028ac:	2101      	movs	r1, #1
 80028ae:	2001      	movs	r0, #1
 80028b0:	f7ff ff7e 	bl	80027b0 <clear_menu_items>
	print_rectangle_on_head();
 80028b4:	f7ff ff6c 	bl	8002790 <print_rectangle_on_head>
	// Print pointer on first item menu
	ssd1306_SetCursor(0, first_menu_row);
 80028b8:	4b2c      	ldr	r3, [pc, #176]	; (800296c <print_rows_on_oled_if_up+0xd8>)
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	4619      	mov	r1, r3
 80028c0:	2000      	movs	r0, #0
 80028c2:	f7fe fe6d 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str_pointer,  Font_7x10, White);
 80028c6:	4a2a      	ldr	r2, [pc, #168]	; (8002970 <print_rows_on_oled_if_up+0xdc>)
 80028c8:	2301      	movs	r3, #1
 80028ca:	ca06      	ldmia	r2, {r1, r2}
 80028cc:	4829      	ldr	r0, [pc, #164]	; (8002974 <print_rows_on_oled_if_up+0xe0>)
 80028ce:	f7fe fe41 	bl	8001554 <ssd1306_WriteString>

	MenuItem_t * currentItem_buff_up = currentItem;				// Create buffer on selected current item pointer.
 80028d2:	4b29      	ldr	r3, [pc, #164]	; (8002978 <print_rows_on_oled_if_up+0xe4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	617b      	str	r3, [r7, #20]
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 80028d8:	4b24      	ldr	r3, [pc, #144]	; (800296c <print_rows_on_oled_if_up+0xd8>)
 80028da:	881b      	ldrh	r3, [r3, #0]
 80028dc:	74fb      	strb	r3, [r7, #19]
 80028de:	e035      	b.n	800294c <print_rows_on_oled_if_up+0xb8>
	{
		// Fill in OLED buffer
		// Print number of menu item
		itoa(currentItem_buff_up -> id, str, 10);
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	7c1b      	ldrb	r3, [r3, #16]
 80028e4:	4618      	mov	r0, r3
 80028e6:	463b      	mov	r3, r7
 80028e8:	220a      	movs	r2, #10
 80028ea:	4619      	mov	r1, r3
 80028ec:	f003 fff0 	bl	80068d0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 80028f0:	4b22      	ldr	r3, [pc, #136]	; (800297c <print_rows_on_oled_if_up+0xe8>)
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	7cfa      	ldrb	r2, [r7, #19]
 80028f8:	4611      	mov	r1, r2
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fe fe50 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002900:	4a1b      	ldr	r2, [pc, #108]	; (8002970 <print_rows_on_oled_if_up+0xdc>)
 8002902:	4638      	mov	r0, r7
 8002904:	2301      	movs	r3, #1
 8002906:	ca06      	ldmia	r2, {r1, r2}
 8002908:	f7fe fe24 	bl	8001554 <ssd1306_WriteString>

		// Print name of menu item
		strncpy(str, currentItem_buff_up -> name, 15);
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	6959      	ldr	r1, [r3, #20]
 8002910:	463b      	mov	r3, r7
 8002912:	220f      	movs	r2, #15
 8002914:	4618      	mov	r0, r3
 8002916:	f004 f8e0 	bl	8006ada <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 800291a:	4b19      	ldr	r3, [pc, #100]	; (8002980 <print_rows_on_oled_if_up+0xec>)
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	b2db      	uxtb	r3, r3
 8002920:	7cfa      	ldrb	r2, [r7, #19]
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f7fe fe3b 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 800292a:	4a11      	ldr	r2, [pc, #68]	; (8002970 <print_rows_on_oled_if_up+0xdc>)
 800292c:	4638      	mov	r0, r7
 800292e:	2301      	movs	r3, #1
 8002930:	ca06      	ldmia	r2, {r1, r2}
 8002932:	f7fe fe0f 	bl	8001554 <ssd1306_WriteString>

		currentItem_buff_up = currentItem_buff_up -> down;		// Make a step down
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	617b      	str	r3, [r7, #20]

		// Print only existing items
		if(currentItem_buff_up == 0)							// If no next item
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <print_rows_on_oled_if_up+0xc6>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002942:	4b10      	ldr	r3, [pc, #64]	; (8002984 <print_rows_on_oled_if_up+0xf0>)
 8002944:	781a      	ldrb	r2, [r3, #0]
 8002946:	7cfb      	ldrb	r3, [r7, #19]
 8002948:	4413      	add	r3, r2
 800294a:	74fb      	strb	r3, [r7, #19]
 800294c:	7cfb      	ldrb	r3, [r7, #19]
 800294e:	b29a      	uxth	r2, r3
 8002950:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <print_rows_on_oled_if_up+0xf4>)
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d9c3      	bls.n	80028e0 <print_rows_on_oled_if_up+0x4c>
 8002958:	e000      	b.n	800295c <print_rows_on_oled_if_up+0xc8>
		{
			break;
 800295a:	bf00      	nop
		}
	}
	ssd1306_UpdateScreen();
 800295c:	f7fe fcea 	bl	8001334 <ssd1306_UpdateScreen>
	scroll_bar();
 8002960:	f7ff fea2 	bl	80026a8 <scroll_bar>
}
 8002964:	bf00      	nop
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000030 	.word	0x20000030
 8002970:	20000014 	.word	0x20000014
 8002974:	2000002c 	.word	0x2000002c
 8002978:	20000028 	.word	0x20000028
 800297c:	2000003a 	.word	0x2000003a
 8002980:	2000003c 	.word	0x2000003c
 8002984:	20000038 	.word	0x20000038
 8002988:	20000036 	.word	0x20000036

0800298c <print_rows_on_oled_if_down>:
// ----------------------------------------------------------------------------------------
void print_rows_on_oled_if_down(void)							// print text menu items
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8002992:	2300      	movs	r3, #0
 8002994:	603b      	str	r3, [r7, #0]
 8002996:	1d3b      	adds	r3, r7, #4
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
	clear_menu_items (true , true , true , true );
 80029a0:	2301      	movs	r3, #1
 80029a2:	2201      	movs	r2, #1
 80029a4:	2101      	movs	r1, #1
 80029a6:	2001      	movs	r0, #1
 80029a8:	f7ff ff02 	bl	80027b0 <clear_menu_items>
	print_rectangle_on_head();
 80029ac:	f7ff fef0 	bl	8002790 <print_rectangle_on_head>
	// Print pointer on first item menu
	ssd1306_SetCursor(0, first_menu_row);
 80029b0:	4b2f      	ldr	r3, [pc, #188]	; (8002a70 <print_rows_on_oled_if_down+0xe4>)
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	4619      	mov	r1, r3
 80029b8:	2000      	movs	r0, #0
 80029ba:	f7fe fdf1 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str_pointer,  Font_7x10, White);
 80029be:	4a2d      	ldr	r2, [pc, #180]	; (8002a74 <print_rows_on_oled_if_down+0xe8>)
 80029c0:	2301      	movs	r3, #1
 80029c2:	ca06      	ldmia	r2, {r1, r2}
 80029c4:	482c      	ldr	r0, [pc, #176]	; (8002a78 <print_rows_on_oled_if_down+0xec>)
 80029c6:	f7fe fdc5 	bl	8001554 <ssd1306_WriteString>

	MenuItem_t * currentItem_buff = currentItem;				// Create buffer on selected current item pointer.
 80029ca:	4b2c      	ldr	r3, [pc, #176]	; (8002a7c <print_rows_on_oled_if_down+0xf0>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	617b      	str	r3, [r7, #20]
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 80029d0:	4b27      	ldr	r3, [pc, #156]	; (8002a70 <print_rows_on_oled_if_down+0xe4>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	74fb      	strb	r3, [r7, #19]
 80029d6:	e03b      	b.n	8002a50 <print_rows_on_oled_if_down+0xc4>
	{
		// Fill in OLED buffer
		// Print number of menu item
        itoa(currentItem_buff -> id, str, 10);
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	7c1b      	ldrb	r3, [r3, #16]
 80029dc:	4618      	mov	r0, r3
 80029de:	463b      	mov	r3, r7
 80029e0:	220a      	movs	r2, #10
 80029e2:	4619      	mov	r1, r3
 80029e4:	f003 ff74 	bl	80068d0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 80029e8:	4b25      	ldr	r3, [pc, #148]	; (8002a80 <print_rows_on_oled_if_down+0xf4>)
 80029ea:	881b      	ldrh	r3, [r3, #0]
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	7cfa      	ldrb	r2, [r7, #19]
 80029f0:	4611      	mov	r1, r2
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fe fdd4 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80029f8:	4a1e      	ldr	r2, [pc, #120]	; (8002a74 <print_rows_on_oled_if_down+0xe8>)
 80029fa:	4638      	mov	r0, r7
 80029fc:	2301      	movs	r3, #1
 80029fe:	ca06      	ldmia	r2, {r1, r2}
 8002a00:	f7fe fda8 	bl	8001554 <ssd1306_WriteString>

		// Print name of menu item
		memset(str, 0, sizeof(str));
 8002a04:	463b      	mov	r3, r7
 8002a06:	2210      	movs	r2, #16
 8002a08:	2100      	movs	r1, #0
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f003 ff70 	bl	80068f0 <memset>
	    strncpy(str, currentItem_buff -> name, 15);
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	6959      	ldr	r1, [r3, #20]
 8002a14:	463b      	mov	r3, r7
 8002a16:	220f      	movs	r2, #15
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f004 f85e 	bl	8006ada <strncpy>
	    ssd1306_SetCursor(start_print_name_menu_x, row);
 8002a1e:	4b19      	ldr	r3, [pc, #100]	; (8002a84 <print_rows_on_oled_if_down+0xf8>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	7cfa      	ldrb	r2, [r7, #19]
 8002a26:	4611      	mov	r1, r2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fe fdb9 	bl	80015a0 <ssd1306_SetCursor>
	    ssd1306_WriteString(str,  Font_7x10, White);
 8002a2e:	4a11      	ldr	r2, [pc, #68]	; (8002a74 <print_rows_on_oled_if_down+0xe8>)
 8002a30:	4638      	mov	r0, r7
 8002a32:	2301      	movs	r3, #1
 8002a34:	ca06      	ldmia	r2, {r1, r2}
 8002a36:	f7fe fd8d 	bl	8001554 <ssd1306_WriteString>

	    currentItem_buff = currentItem_buff -> down;			// Make a step down
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	617b      	str	r3, [r7, #20]

	    // Print only existing items
	    if(currentItem_buff == 0)		 						// If no next item
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00b      	beq.n	8002a5e <print_rows_on_oled_if_down+0xd2>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002a46:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <print_rows_on_oled_if_down+0xfc>)
 8002a48:	781a      	ldrb	r2, [r3, #0]
 8002a4a:	7cfb      	ldrb	r3, [r7, #19]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	74fb      	strb	r3, [r7, #19]
 8002a50:	7cfb      	ldrb	r3, [r7, #19]
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	4b0d      	ldr	r3, [pc, #52]	; (8002a8c <print_rows_on_oled_if_down+0x100>)
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d9bd      	bls.n	80029d8 <print_rows_on_oled_if_down+0x4c>
 8002a5c:	e000      	b.n	8002a60 <print_rows_on_oled_if_down+0xd4>
	    {
	    	break;
 8002a5e:	bf00      	nop
	    }
	 }
	 ssd1306_UpdateScreen();
 8002a60:	f7fe fc68 	bl	8001334 <ssd1306_UpdateScreen>
	 scroll_bar();
 8002a64:	f7ff fe20 	bl	80026a8 <scroll_bar>
}
 8002a68:	bf00      	nop
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000030 	.word	0x20000030
 8002a74:	20000014 	.word	0x20000014
 8002a78:	2000002c 	.word	0x2000002c
 8002a7c:	20000028 	.word	0x20000028
 8002a80:	2000003a 	.word	0x2000003a
 8002a84:	2000003c 	.word	0x2000003c
 8002a88:	20000038 	.word	0x20000038
 8002a8c:	20000036 	.word	0x20000036

08002a90 <print_menu_init>:
// ----------------------------------------------------------------------------------------
// Print first 4 items of menu (only first time)
void print_menu_init(void)
{
 8002a90:	b590      	push	{r4, r7, lr}
 8002a92:	b089      	sub	sp, #36	; 0x24
 8002a94:	af00      	add	r7, sp, #0
	MenuItem_t * currentItem_buff = currentItem;		// Create buffer on selected current item pointer.
 8002a96:	4b41      	ldr	r3, [pc, #260]	; (8002b9c <print_menu_init+0x10c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	61fb      	str	r3, [r7, #28]
	print_rectangle_on_head();
 8002a9c:	f7ff fe78 	bl	8002790 <print_rectangle_on_head>

	// Print ">> MAIN MENU <<" on head of OLED
	char str[20] = ">> MAIN MENU <<";
 8002aa0:	4b3f      	ldr	r3, [pc, #252]	; (8002ba0 <print_menu_init+0x110>)
 8002aa2:	1d3c      	adds	r4, r7, #4
 8002aa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002aa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002aaa:	2300      	movs	r3, #0
 8002aac:	617b      	str	r3, [r7, #20]
	ssd1306_SetCursor(10, 3);
 8002aae:	2103      	movs	r1, #3
 8002ab0:	200a      	movs	r0, #10
 8002ab2:	f7fe fd75 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002ab6:	4a3b      	ldr	r2, [pc, #236]	; (8002ba4 <print_menu_init+0x114>)
 8002ab8:	1d38      	adds	r0, r7, #4
 8002aba:	2301      	movs	r3, #1
 8002abc:	ca06      	ldmia	r2, {r1, r2}
 8002abe:	f7fe fd49 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002ac2:	f7fe fc37 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	2214      	movs	r2, #20
 8002aca:	2100      	movs	r1, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f003 ff0f 	bl	80068f0 <memset>

	for(uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002ad2:	4b35      	ldr	r3, [pc, #212]	; (8002ba8 <print_menu_init+0x118>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	76fb      	strb	r3, [r7, #27]
 8002ad8:	e051      	b.n	8002b7e <print_menu_init+0xee>
	{
		if(row == first_menu_row)
 8002ada:	7efb      	ldrb	r3, [r7, #27]
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	4b32      	ldr	r3, [pc, #200]	; (8002ba8 <print_menu_init+0x118>)
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d10d      	bne.n	8002b02 <print_menu_init+0x72>
		{
			// Print pointer on menu (On top)
			char str_pointer[4] = "->";
 8002ae6:	f643 632d 	movw	r3, #15917	; 0x3e2d
 8002aea:	603b      	str	r3, [r7, #0]
			ssd1306_SetCursor(0, row);
 8002aec:	7efb      	ldrb	r3, [r7, #27]
 8002aee:	4619      	mov	r1, r3
 8002af0:	2000      	movs	r0, #0
 8002af2:	f7fe fd55 	bl	80015a0 <ssd1306_SetCursor>
			ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8002af6:	4a2b      	ldr	r2, [pc, #172]	; (8002ba4 <print_menu_init+0x114>)
 8002af8:	4638      	mov	r0, r7
 8002afa:	2301      	movs	r3, #1
 8002afc:	ca06      	ldmia	r2, {r1, r2}
 8002afe:	f7fe fd29 	bl	8001554 <ssd1306_WriteString>
		}
		// Print number of menu item
		itoa(currentItem_buff -> id, str, 10);
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	7c1b      	ldrb	r3, [r3, #16]
 8002b06:	4618      	mov	r0, r3
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	220a      	movs	r2, #10
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	f003 fedf 	bl	80068d0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8002b12:	4b26      	ldr	r3, [pc, #152]	; (8002bac <print_menu_init+0x11c>)
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	7efa      	ldrb	r2, [r7, #27]
 8002b1a:	4611      	mov	r1, r2
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe fd3f 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002b22:	4a20      	ldr	r2, [pc, #128]	; (8002ba4 <print_menu_init+0x114>)
 8002b24:	1d38      	adds	r0, r7, #4
 8002b26:	2301      	movs	r3, #1
 8002b28:	ca06      	ldmia	r2, {r1, r2}
 8002b2a:	f7fe fd13 	bl	8001554 <ssd1306_WriteString>
		memset(str, 0, sizeof(str));
 8002b2e:	1d3b      	adds	r3, r7, #4
 8002b30:	2214      	movs	r2, #20
 8002b32:	2100      	movs	r1, #0
 8002b34:	4618      	mov	r0, r3
 8002b36:	f003 fedb 	bl	80068f0 <memset>

		// Print menu of menu item
		strncpy(str, currentItem_buff -> name, 15);
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	6959      	ldr	r1, [r3, #20]
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	220f      	movs	r2, #15
 8002b42:	4618      	mov	r0, r3
 8002b44:	f003 ffc9 	bl	8006ada <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8002b48:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <print_menu_init+0x120>)
 8002b4a:	881b      	ldrh	r3, [r3, #0]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	7efa      	ldrb	r2, [r7, #27]
 8002b50:	4611      	mov	r1, r2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe fd24 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002b58:	4a12      	ldr	r2, [pc, #72]	; (8002ba4 <print_menu_init+0x114>)
 8002b5a:	1d38      	adds	r0, r7, #4
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	ca06      	ldmia	r2, {r1, r2}
 8002b60:	f7fe fcf8 	bl	8001554 <ssd1306_WriteString>

		ssd1306_UpdateScreen();
 8002b64:	f7fe fbe6 	bl	8001334 <ssd1306_UpdateScreen>

		currentItem_buff = currentItem_buff -> down;
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	61fb      	str	r3, [r7, #28]
		if(currentItem_buff == 0)
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00b      	beq.n	8002b8c <print_menu_init+0xfc>
	for(uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002b74:	4b0f      	ldr	r3, [pc, #60]	; (8002bb4 <print_menu_init+0x124>)
 8002b76:	781a      	ldrb	r2, [r3, #0]
 8002b78:	7efb      	ldrb	r3, [r7, #27]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	76fb      	strb	r3, [r7, #27]
 8002b7e:	7efb      	ldrb	r3, [r7, #27]
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	4b0d      	ldr	r3, [pc, #52]	; (8002bb8 <print_menu_init+0x128>)
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d9a7      	bls.n	8002ada <print_menu_init+0x4a>
 8002b8a:	e000      	b.n	8002b8e <print_menu_init+0xfe>
		{
			break;
 8002b8c:	bf00      	nop
		}
	}
	scroll_bar();
 8002b8e:	f7ff fd8b 	bl	80026a8 <scroll_bar>
}
 8002b92:	bf00      	nop
 8002b94:	3724      	adds	r7, #36	; 0x24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd90      	pop	{r4, r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000028 	.word	0x20000028
 8002ba0:	0800732c 	.word	0x0800732c
 8002ba4:	20000014 	.word	0x20000014
 8002ba8:	20000030 	.word	0x20000030
 8002bac:	2000003a 	.word	0x2000003a
 8002bb0:	2000003c 	.word	0x2000003c
 8002bb4:	20000038 	.word	0x20000038
 8002bb8:	20000036 	.word	0x20000036

08002bbc <print_menu_items>:
// ----------------------------------------------------------------------------------------
// print pointers of menu
void print_menu_items(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b088      	sub	sp, #32
 8002bc0:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	607b      	str	r3, [r7, #4]
 8002bc6:	f107 0308 	add.w	r3, r7, #8
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
	clearn_oled();
 8002bd2:	f7fe faff 	bl	80011d4 <clearn_oled>
	print_rectangle_on_head();
 8002bd6:	f7ff fddb 	bl	8002790 <print_rectangle_on_head>

	//Print selected name of menu on top of OLED (in rectangle)
	MenuItem_t * currentItem_buff_parent = currentItem;
 8002bda:	4b40      	ldr	r3, [pc, #256]	; (8002cdc <print_menu_items+0x120>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	617b      	str	r3, [r7, #20]
	currentItem_buff_parent = currentItem_buff_parent -> parent;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	617b      	str	r3, [r7, #20]

	strncpy(str, currentItem_buff_parent -> name, 15);
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	6959      	ldr	r1, [r3, #20]
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	220f      	movs	r2, #15
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f003 ff73 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 8002bf4:	2103      	movs	r1, #3
 8002bf6:	200a      	movs	r0, #10
 8002bf8:	f7fe fcd2 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002bfc:	4a38      	ldr	r2, [pc, #224]	; (8002ce0 <print_menu_items+0x124>)
 8002bfe:	1d38      	adds	r0, r7, #4
 8002c00:	2301      	movs	r3, #1
 8002c02:	ca06      	ldmia	r2, {r1, r2}
 8002c04:	f7fe fca6 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002c08:	f7fe fb94 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002c0c:	1d3b      	adds	r3, r7, #4
 8002c0e:	2210      	movs	r2, #16
 8002c10:	2100      	movs	r1, #0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f003 fe6c 	bl	80068f0 <memset>

	MenuItem_t * currentItem_buff = currentItem;
 8002c18:	4b30      	ldr	r3, [pc, #192]	; (8002cdc <print_menu_items+0x120>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	61fb      	str	r3, [r7, #28]

	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002c1e:	4b31      	ldr	r3, [pc, #196]	; (8002ce4 <print_menu_items+0x128>)
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	76fb      	strb	r3, [r7, #27]
 8002c24:	e04b      	b.n	8002cbe <print_menu_items+0x102>
	{
		if(row == first_menu_row)
 8002c26:	7efb      	ldrb	r3, [r7, #27]
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	4b2e      	ldr	r3, [pc, #184]	; (8002ce4 <print_menu_items+0x128>)
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d10d      	bne.n	8002c4e <print_menu_items+0x92>
		{
			// Print pointer on menu
			char str_pointer[4] = "->";
 8002c32:	f643 632d 	movw	r3, #15917	; 0x3e2d
 8002c36:	603b      	str	r3, [r7, #0]
			ssd1306_SetCursor(0, row);
 8002c38:	7efb      	ldrb	r3, [r7, #27]
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	f7fe fcaf 	bl	80015a0 <ssd1306_SetCursor>
			ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8002c42:	4a27      	ldr	r2, [pc, #156]	; (8002ce0 <print_menu_items+0x124>)
 8002c44:	4638      	mov	r0, r7
 8002c46:	2301      	movs	r3, #1
 8002c48:	ca06      	ldmia	r2, {r1, r2}
 8002c4a:	f7fe fc83 	bl	8001554 <ssd1306_WriteString>
		}
		// Print number of menu item
		itoa(currentItem_buff -> id, str, 10);
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	7c1b      	ldrb	r3, [r3, #16]
 8002c52:	4618      	mov	r0, r3
 8002c54:	1d3b      	adds	r3, r7, #4
 8002c56:	220a      	movs	r2, #10
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f003 fe39 	bl	80068d0 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8002c5e:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <print_menu_items+0x12c>)
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	7efa      	ldrb	r2, [r7, #27]
 8002c66:	4611      	mov	r1, r2
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fc99 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002c6e:	4a1c      	ldr	r2, [pc, #112]	; (8002ce0 <print_menu_items+0x124>)
 8002c70:	1d38      	adds	r0, r7, #4
 8002c72:	2301      	movs	r3, #1
 8002c74:	ca06      	ldmia	r2, {r1, r2}
 8002c76:	f7fe fc6d 	bl	8001554 <ssd1306_WriteString>

		// Print menu of menu item
		strncpy(str, currentItem_buff -> name, 15);
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	6959      	ldr	r1, [r3, #20]
 8002c7e:	1d3b      	adds	r3, r7, #4
 8002c80:	220f      	movs	r2, #15
 8002c82:	4618      	mov	r0, r3
 8002c84:	f003 ff29 	bl	8006ada <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8002c88:	4b18      	ldr	r3, [pc, #96]	; (8002cec <print_menu_items+0x130>)
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	7efa      	ldrb	r2, [r7, #27]
 8002c90:	4611      	mov	r1, r2
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fc84 	bl	80015a0 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8002c98:	4a11      	ldr	r2, [pc, #68]	; (8002ce0 <print_menu_items+0x124>)
 8002c9a:	1d38      	adds	r0, r7, #4
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	ca06      	ldmia	r2, {r1, r2}
 8002ca0:	f7fe fc58 	bl	8001554 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8002ca4:	f7fe fb46 	bl	8001334 <ssd1306_UpdateScreen>

		currentItem_buff = currentItem_buff -> down;
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	61fb      	str	r3, [r7, #28]
		if(currentItem_buff == 0)
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00b      	beq.n	8002ccc <print_menu_items+0x110>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <print_menu_items+0x134>)
 8002cb6:	781a      	ldrb	r2, [r3, #0]
 8002cb8:	7efb      	ldrb	r3, [r7, #27]
 8002cba:	4413      	add	r3, r2
 8002cbc:	76fb      	strb	r3, [r7, #27]
 8002cbe:	7efb      	ldrb	r3, [r7, #27]
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <print_menu_items+0x138>)
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d9ad      	bls.n	8002c26 <print_menu_items+0x6a>
 8002cca:	e000      	b.n	8002cce <print_menu_items+0x112>
		{
			break;
 8002ccc:	bf00      	nop
		}
	}
	scroll_bar();
 8002cce:	f7ff fceb 	bl	80026a8 <scroll_bar>
}
 8002cd2:	bf00      	nop
 8002cd4:	3720      	adds	r7, #32
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000028 	.word	0x20000028
 8002ce0:	20000014 	.word	0x20000014
 8002ce4:	20000030 	.word	0x20000030
 8002ce8:	2000003a 	.word	0x2000003a
 8002cec:	2000003c 	.word	0x2000003c
 8002cf0:	20000038 	.word	0x20000038
 8002cf4:	20000036 	.word	0x20000036

08002cf8 <return_from_menu>:
// ----------------------------------------------------------------------------------------
void return_from_menu(void)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b087      	sub	sp, #28
 8002cfc:	af00      	add	r7, sp, #0
	currentItem = &items[0];											// Jump to main menu
 8002cfe:	4b0f      	ldr	r3, [pc, #60]	; (8002d3c <return_from_menu+0x44>)
 8002d00:	4a0f      	ldr	r2, [pc, #60]	; (8002d40 <return_from_menu+0x48>)
 8002d02:	601a      	str	r2, [r3, #0]
	clearn_oled();
 8002d04:	f7fe fa66 	bl	80011d4 <clearn_oled>

	// Print "MAIN MENU:"
	char str[20] = ">> MAIN MENU <<";
 8002d08:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <return_from_menu+0x4c>)
 8002d0a:	1d3c      	adds	r4, r7, #4
 8002d0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d12:	2300      	movs	r3, #0
 8002d14:	617b      	str	r3, [r7, #20]
	ssd1306_SetCursor(10, 3);
 8002d16:	2103      	movs	r1, #3
 8002d18:	200a      	movs	r0, #10
 8002d1a:	f7fe fc41 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002d1e:	4a0a      	ldr	r2, [pc, #40]	; (8002d48 <return_from_menu+0x50>)
 8002d20:	1d38      	adds	r0, r7, #4
 8002d22:	2301      	movs	r3, #1
 8002d24:	ca06      	ldmia	r2, {r1, r2}
 8002d26:	f7fe fc15 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002d2a:	f7fe fb03 	bl	8001334 <ssd1306_UpdateScreen>

	print_menu_init();													// Print all start menu
 8002d2e:	f7ff feaf 	bl	8002a90 <print_menu_init>
}
 8002d32:	bf00      	nop
 8002d34:	371c      	adds	r7, #28
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd90      	pop	{r4, r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	20000028 	.word	0x20000028
 8002d40:	2000083c 	.word	0x2000083c
 8002d44:	0800732c 	.word	0x0800732c
 8002d48:	20000014 	.word	0x20000014

08002d4c <lora_rx_mode>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// LORA FUNCTIONS
void lora_rx_mode(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
	clearn_oled();
 8002d52:	f7fe fa3f 	bl	80011d4 <clearn_oled>
	print_rectangle_on_head();
 8002d56:	f7ff fd1b 	bl	8002790 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	603b      	str	r3, [r7, #0]
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002d68:	4b1a      	ldr	r3, [pc, #104]	; (8002dd4 <lora_rx_mode+0x88>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6959      	ldr	r1, [r3, #20]
 8002d6e:	463b      	mov	r3, r7
 8002d70:	220f      	movs	r2, #15
 8002d72:	4618      	mov	r0, r3
 8002d74:	f003 feb1 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 8002d78:	2103      	movs	r1, #3
 8002d7a:	200a      	movs	r0, #10
 8002d7c:	f7fe fc10 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002d80:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <lora_rx_mode+0x8c>)
 8002d82:	4638      	mov	r0, r7
 8002d84:	2301      	movs	r3, #1
 8002d86:	ca06      	ldmia	r2, {r1, r2}
 8002d88:	f7fe fbe4 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002d8c:	f7fe fad2 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002d90:	463b      	mov	r3, r7
 8002d92:	2210      	movs	r2, #16
 8002d94:	2100      	movs	r1, #0
 8002d96:	4618      	mov	r0, r3
 8002d98:	f003 fdaa 	bl	80068f0 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <lora_rx_mode+0x90>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002da2:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <lora_rx_mode+0x94>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_RX(true);
 8002da8:	2001      	movs	r0, #1
 8002daa:	f7fd f9cf 	bl	800014c <LoRa_RX>
	}while (button_status != BUTTON_ENTER);
 8002dae:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <lora_rx_mode+0x90>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d1f8      	bne.n	8002da8 <lora_rx_mode+0x5c>
	LoRa_RX(false);
 8002db6:	2000      	movs	r0, #0
 8002db8:	f7fd f9c8 	bl	800014c <LoRa_RX>

	block_interrupt_form_up_and_down_buttons = false;
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <lora_rx_mode+0x94>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8002dc2:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <lora_rx_mode+0x88>)
 8002dc4:	4a07      	ldr	r2, [pc, #28]	; (8002de4 <lora_rx_mode+0x98>)
 8002dc6:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8002dc8:	f7ff fef8 	bl	8002bbc <print_menu_items>
}
 8002dcc:	bf00      	nop
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20000028 	.word	0x20000028
 8002dd8:	20000014 	.word	0x20000014
 8002ddc:	20000595 	.word	0x20000595
 8002de0:	20000594 	.word	0x20000594
 8002de4:	20000788 	.word	0x20000788

08002de8 <lora_tx_mode>:
// ----------------------------------------------------------------------------------------
void lora_tx_mode(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
	clearn_oled();
 8002dee:	f7fe f9f1 	bl	80011d4 <clearn_oled>
	print_rectangle_on_head();
 8002df2:	f7ff fccd 	bl	8002790 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002df6:	2300      	movs	r3, #0
 8002df8:	603b      	str	r3, [r7, #0]
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	605a      	str	r2, [r3, #4]
 8002e02:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002e04:	4b1a      	ldr	r3, [pc, #104]	; (8002e70 <lora_tx_mode+0x88>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6959      	ldr	r1, [r3, #20]
 8002e0a:	463b      	mov	r3, r7
 8002e0c:	220f      	movs	r2, #15
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f003 fe63 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 8002e14:	2103      	movs	r1, #3
 8002e16:	200a      	movs	r0, #10
 8002e18:	f7fe fbc2 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002e1c:	4a15      	ldr	r2, [pc, #84]	; (8002e74 <lora_tx_mode+0x8c>)
 8002e1e:	4638      	mov	r0, r7
 8002e20:	2301      	movs	r3, #1
 8002e22:	ca06      	ldmia	r2, {r1, r2}
 8002e24:	f7fe fb96 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002e28:	f7fe fa84 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002e2c:	463b      	mov	r3, r7
 8002e2e:	2210      	movs	r2, #16
 8002e30:	2100      	movs	r1, #0
 8002e32:	4618      	mov	r0, r3
 8002e34:	f003 fd5c 	bl	80068f0 <memset>


	button_status = BOTTON_DOESENT_PRESS;
 8002e38:	4b0f      	ldr	r3, [pc, #60]	; (8002e78 <lora_tx_mode+0x90>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002e3e:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <lora_tx_mode+0x94>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_TX(true);
 8002e44:	2001      	movs	r0, #1
 8002e46:	f7fd fa23 	bl	8000290 <LoRa_TX>

	}while (button_status != BUTTON_ENTER);
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <lora_tx_mode+0x90>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d1f8      	bne.n	8002e44 <lora_tx_mode+0x5c>
	LoRa_TX(false);
 8002e52:	2000      	movs	r0, #0
 8002e54:	f7fd fa1c 	bl	8000290 <LoRa_TX>

	block_interrupt_form_up_and_down_buttons = false;
 8002e58:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <lora_tx_mode+0x94>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8002e5e:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <lora_tx_mode+0x88>)
 8002e60:	4a07      	ldr	r2, [pc, #28]	; (8002e80 <lora_tx_mode+0x98>)
 8002e62:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8002e64:	f7ff feaa 	bl	8002bbc <print_menu_items>
}
 8002e68:	bf00      	nop
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20000028 	.word	0x20000028
 8002e74:	20000014 	.word	0x20000014
 8002e78:	20000595 	.word	0x20000595
 8002e7c:	20000594 	.word	0x20000594
 8002e80:	20000788 	.word	0x20000788

08002e84 <nrf_rx_mode>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// NRF FUNCTIONS
void nrf_rx_mode(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
	clearn_oled();
 8002e8a:	f7fe f9a3 	bl	80011d4 <clearn_oled>
	NRF24_init_RX_mode();
 8002e8e:	f7fd fcbd 	bl	800080c <NRF24_init_RX_mode>
	print_rectangle_on_head();
 8002e92:	f7ff fc7d 	bl	8002790 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002e96:	2300      	movs	r3, #0
 8002e98:	603b      	str	r3, [r7, #0]
 8002e9a:	1d3b      	adds	r3, r7, #4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002ea4:	4b1d      	ldr	r3, [pc, #116]	; (8002f1c <nrf_rx_mode+0x98>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6959      	ldr	r1, [r3, #20]
 8002eaa:	463b      	mov	r3, r7
 8002eac:	220f      	movs	r2, #15
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f003 fe13 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 8002eb4:	2103      	movs	r1, #3
 8002eb6:	200a      	movs	r0, #10
 8002eb8:	f7fe fb72 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002ebc:	4a18      	ldr	r2, [pc, #96]	; (8002f20 <nrf_rx_mode+0x9c>)
 8002ebe:	4638      	mov	r0, r7
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	ca06      	ldmia	r2, {r1, r2}
 8002ec4:	f7fe fb46 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002ec8:	f7fe fa34 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002ecc:	463b      	mov	r3, r7
 8002ece:	2210      	movs	r2, #16
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f003 fd0c 	bl	80068f0 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8002ed8:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <nrf_rx_mode+0xa0>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002ede:	4b12      	ldr	r3, [pc, #72]	; (8002f28 <nrf_rx_mode+0xa4>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		NRF24L01_Receive();
 8002ee4:	f7fd fc30 	bl	8000748 <NRF24L01_Receive>
	}while (button_status != BUTTON_ENTER);
 8002ee8:	4b0e      	ldr	r3, [pc, #56]	; (8002f24 <nrf_rx_mode+0xa0>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d1f9      	bne.n	8002ee4 <nrf_rx_mode+0x60>

	NRF24_WriteReg(CONFIG, 0x00); 										// STOP work with nrf module  (Power off)
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f7fd ffda 	bl	8000eac <NRF24_WriteReg>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);				// Turn off GREEN LED
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002efe:	480b      	ldr	r0, [pc, #44]	; (8002f2c <nrf_rx_mode+0xa8>)
 8002f00:	f000 fda9 	bl	8003a56 <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;
 8002f04:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <nrf_rx_mode+0xa4>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	701a      	strb	r2, [r3, #0]
	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 8002f0a:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <nrf_rx_mode+0x98>)
 8002f0c:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <nrf_rx_mode+0xac>)
 8002f0e:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8002f10:	f7ff fe54 	bl	8002bbc <print_menu_items>
}
 8002f14:	bf00      	nop
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	20000028 	.word	0x20000028
 8002f20:	20000014 	.word	0x20000014
 8002f24:	20000595 	.word	0x20000595
 8002f28:	20000594 	.word	0x20000594
 8002f2c:	40011000 	.word	0x40011000
 8002f30:	2000071c 	.word	0x2000071c

08002f34 <nrf_tx_mode>:
// ----------------------------------------------------------------------------------------
void nrf_tx_mode(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
	clearn_oled();
 8002f3a:	f7fe f94b 	bl	80011d4 <clearn_oled>
	NRF24_init_TX_mode();
 8002f3e:	f7fd fd29 	bl	8000994 <NRF24_init_TX_mode>
	print_rectangle_on_head();
 8002f42:	f7ff fc25 	bl	8002790 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8002f46:	2300      	movs	r3, #0
 8002f48:	603b      	str	r3, [r7, #0]
 8002f4a:	1d3b      	adds	r3, r7, #4
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002f54:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <nrf_tx_mode+0x98>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6959      	ldr	r1, [r3, #20]
 8002f5a:	463b      	mov	r3, r7
 8002f5c:	220f      	movs	r2, #15
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f003 fdbb 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 8002f64:	2103      	movs	r1, #3
 8002f66:	200a      	movs	r0, #10
 8002f68:	f7fe fb1a 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8002f6c:	4a18      	ldr	r2, [pc, #96]	; (8002fd0 <nrf_tx_mode+0x9c>)
 8002f6e:	4638      	mov	r0, r7
 8002f70:	2301      	movs	r3, #1
 8002f72:	ca06      	ldmia	r2, {r1, r2}
 8002f74:	f7fe faee 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002f78:	f7fe f9dc 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8002f7c:	463b      	mov	r3, r7
 8002f7e:	2210      	movs	r2, #16
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f003 fcb4 	bl	80068f0 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8002f88:	4b12      	ldr	r3, [pc, #72]	; (8002fd4 <nrf_tx_mode+0xa0>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8002f8e:	4b12      	ldr	r3, [pc, #72]	; (8002fd8 <nrf_tx_mode+0xa4>)
 8002f90:	2201      	movs	r2, #1
 8002f92:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		NRF24L01_Transmission();
 8002f94:	f7fd fe0c 	bl	8000bb0 <NRF24L01_Transmission>
	}while (button_status != BUTTON_ENTER);
 8002f98:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <nrf_tx_mode+0xa0>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d1f9      	bne.n	8002f94 <nrf_tx_mode+0x60>

	NRF24_WriteReg(CONFIG, 0x00); 										// STOP work with nrf module  (Power off)
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	f7fd ff82 	bl	8000eac <NRF24_WriteReg>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);				// Turn off GREEN LED
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fae:	480b      	ldr	r0, [pc, #44]	; (8002fdc <nrf_tx_mode+0xa8>)
 8002fb0:	f000 fd51 	bl	8003a56 <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;
 8002fb4:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <nrf_tx_mode+0xa4>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	701a      	strb	r2, [r3, #0]
	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 8002fba:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <nrf_tx_mode+0x98>)
 8002fbc:	4a08      	ldr	r2, [pc, #32]	; (8002fe0 <nrf_tx_mode+0xac>)
 8002fbe:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8002fc0:	f7ff fdfc 	bl	8002bbc <print_menu_items>
}
 8002fc4:	bf00      	nop
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	20000028 	.word	0x20000028
 8002fd0:	20000014 	.word	0x20000014
 8002fd4:	20000595 	.word	0x20000595
 8002fd8:	20000594 	.word	0x20000594
 8002fdc:	40011000 	.word	0x40011000
 8002fe0:	2000071c 	.word	0x2000071c

08002fe4 <items_menu_1_set_par_2>:
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
	print_menu_items();													// Print items on OLED
}
// ----------------------------------------------------------------------------------------
void items_menu_1_set_par_2(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
	clearn_oled();
 8002fea:	f7fe f8f3 	bl	80011d4 <clearn_oled>

	// Print selected name of menu
	char str[16] = {0};
 8002fee:	2300      	movs	r3, #0
 8002ff0:	603b      	str	r3, [r7, #0]
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8002ffc:	4b22      	ldr	r3, [pc, #136]	; (8003088 <items_menu_1_set_par_2+0xa4>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6959      	ldr	r1, [r3, #20]
 8003002:	463b      	mov	r3, r7
 8003004:	220f      	movs	r2, #15
 8003006:	4618      	mov	r0, r3
 8003008:	f003 fd67 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 800300c:	2103      	movs	r1, #3
 800300e:	200a      	movs	r0, #10
 8003010:	f7fe fac6 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003014:	4a1d      	ldr	r2, [pc, #116]	; (800308c <items_menu_1_set_par_2+0xa8>)
 8003016:	4638      	mov	r0, r7
 8003018:	2301      	movs	r3, #1
 800301a:	ca06      	ldmia	r2, {r1, r2}
 800301c:	f7fe fa9a 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003020:	f7fe f988 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8003024:	463b      	mov	r3, r7
 8003026:	2210      	movs	r2, #16
 8003028:	2100      	movs	r1, #0
 800302a:	4618      	mov	r0, r3
 800302c:	f003 fc60 	bl	80068f0 <memset>

	strncpy(str, "Set parametr 2", sizeof(str));
 8003030:	463b      	mov	r3, r7
 8003032:	2210      	movs	r2, #16
 8003034:	4916      	ldr	r1, [pc, #88]	; (8003090 <items_menu_1_set_par_2+0xac>)
 8003036:	4618      	mov	r0, r3
 8003038:	f003 fd4f 	bl	8006ada <strncpy>
	ssd1306_SetCursor(0, first_menu_row);
 800303c:	4b15      	ldr	r3, [pc, #84]	; (8003094 <items_menu_1_set_par_2+0xb0>)
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	b2db      	uxtb	r3, r3
 8003042:	4619      	mov	r1, r3
 8003044:	2000      	movs	r0, #0
 8003046:	f7fe faab 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800304a:	4a10      	ldr	r2, [pc, #64]	; (800308c <items_menu_1_set_par_2+0xa8>)
 800304c:	4638      	mov	r0, r7
 800304e:	2301      	movs	r3, #1
 8003050:	ca06      	ldmia	r2, {r1, r2}
 8003052:	f7fe fa7f 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003056:	f7fe f96d 	bl	8001334 <ssd1306_UpdateScreen>

	button_status = BOTTON_DOESENT_PRESS;
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <items_menu_1_set_par_2+0xb4>)
 800305c:	2200      	movs	r2, #0
 800305e:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8003060:	4b0e      	ldr	r3, [pc, #56]	; (800309c <items_menu_1_set_par_2+0xb8>)
 8003062:	2201      	movs	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
	do{
		// Doing settings <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	}while (button_status != BUTTON_ENTER);
 8003066:	4b0c      	ldr	r3, [pc, #48]	; (8003098 <items_menu_1_set_par_2+0xb4>)
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d1fb      	bne.n	8003066 <items_menu_1_set_par_2+0x82>
	block_interrupt_form_up_and_down_buttons = false;
 800306e:	4b0b      	ldr	r3, [pc, #44]	; (800309c <items_menu_1_set_par_2+0xb8>)
 8003070:	2200      	movs	r2, #0
 8003072:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8003074:	4b04      	ldr	r3, [pc, #16]	; (8003088 <items_menu_1_set_par_2+0xa4>)
 8003076:	4a0a      	ldr	r2, [pc, #40]	; (80030a0 <items_menu_1_set_par_2+0xbc>)
 8003078:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 800307a:	f7ff fd9f 	bl	8002bbc <print_menu_items>
}
 800307e:	bf00      	nop
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000028 	.word	0x20000028
 800308c:	20000014 	.word	0x20000014
 8003090:	08007350 	.word	0x08007350
 8003094:	20000030 	.word	0x20000030
 8003098:	20000595 	.word	0x20000595
 800309c:	20000594 	.word	0x20000594
 80030a0:	20000788 	.word	0x20000788

080030a4 <items_menu_2_set_par_1>:
//	currentItem = &items_menu_2[0];										// Set global pointer on first menu
//	print_menu_items();													// Print items on OLED
//}
// ----------------------------------------------------------------------------------------
void items_menu_2_set_par_1(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
	clearn_oled();
 80030aa:	f7fe f893 	bl	80011d4 <clearn_oled>

	// Print selected name of menu
	char str[16] = {0};
 80030ae:	2300      	movs	r3, #0
 80030b0:	603b      	str	r3, [r7, #0]
 80030b2:	1d3b      	adds	r3, r7, #4
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 80030bc:	4b22      	ldr	r3, [pc, #136]	; (8003148 <items_menu_2_set_par_1+0xa4>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6959      	ldr	r1, [r3, #20]
 80030c2:	463b      	mov	r3, r7
 80030c4:	220f      	movs	r2, #15
 80030c6:	4618      	mov	r0, r3
 80030c8:	f003 fd07 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 80030cc:	2103      	movs	r1, #3
 80030ce:	200a      	movs	r0, #10
 80030d0:	f7fe fa66 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 80030d4:	4a1d      	ldr	r2, [pc, #116]	; (800314c <items_menu_2_set_par_1+0xa8>)
 80030d6:	4638      	mov	r0, r7
 80030d8:	2301      	movs	r3, #1
 80030da:	ca06      	ldmia	r2, {r1, r2}
 80030dc:	f7fe fa3a 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80030e0:	f7fe f928 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 80030e4:	463b      	mov	r3, r7
 80030e6:	2210      	movs	r2, #16
 80030e8:	2100      	movs	r1, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	f003 fc00 	bl	80068f0 <memset>

	strncpy(str, "Set parametr 1", sizeof(str));
 80030f0:	463b      	mov	r3, r7
 80030f2:	2210      	movs	r2, #16
 80030f4:	4916      	ldr	r1, [pc, #88]	; (8003150 <items_menu_2_set_par_1+0xac>)
 80030f6:	4618      	mov	r0, r3
 80030f8:	f003 fcef 	bl	8006ada <strncpy>
	ssd1306_SetCursor(0, first_menu_row);
 80030fc:	4b15      	ldr	r3, [pc, #84]	; (8003154 <items_menu_2_set_par_1+0xb0>)
 80030fe:	881b      	ldrh	r3, [r3, #0]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	4619      	mov	r1, r3
 8003104:	2000      	movs	r0, #0
 8003106:	f7fe fa4b 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800310a:	4a10      	ldr	r2, [pc, #64]	; (800314c <items_menu_2_set_par_1+0xa8>)
 800310c:	4638      	mov	r0, r7
 800310e:	2301      	movs	r3, #1
 8003110:	ca06      	ldmia	r2, {r1, r2}
 8003112:	f7fe fa1f 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003116:	f7fe f90d 	bl	8001334 <ssd1306_UpdateScreen>

	button_status = BOTTON_DOESENT_PRESS;
 800311a:	4b0f      	ldr	r3, [pc, #60]	; (8003158 <items_menu_2_set_par_1+0xb4>)
 800311c:	2200      	movs	r2, #0
 800311e:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8003120:	4b0e      	ldr	r3, [pc, #56]	; (800315c <items_menu_2_set_par_1+0xb8>)
 8003122:	2201      	movs	r2, #1
 8003124:	701a      	strb	r2, [r3, #0]
	do{
		// Doing settings <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	}while (button_status != BUTTON_ENTER);
 8003126:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <items_menu_2_set_par_1+0xb4>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d1fb      	bne.n	8003126 <items_menu_2_set_par_1+0x82>
	block_interrupt_form_up_and_down_buttons = false;
 800312e:	4b0b      	ldr	r3, [pc, #44]	; (800315c <items_menu_2_set_par_1+0xb8>)
 8003130:	2200      	movs	r2, #0
 8003132:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 8003134:	4b04      	ldr	r3, [pc, #16]	; (8003148 <items_menu_2_set_par_1+0xa4>)
 8003136:	4a0a      	ldr	r2, [pc, #40]	; (8003160 <items_menu_2_set_par_1+0xbc>)
 8003138:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 800313a:	f7ff fd3f 	bl	8002bbc <print_menu_items>
}
 800313e:	bf00      	nop
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000028 	.word	0x20000028
 800314c:	20000014 	.word	0x20000014
 8003150:	08007340 	.word	0x08007340
 8003154:	20000030 	.word	0x20000030
 8003158:	20000595 	.word	0x20000595
 800315c:	20000594 	.word	0x20000594
 8003160:	2000071c 	.word	0x2000071c

08003164 <do_it_function_menu_3>:
// ----------------------------------------------------------------------------------------
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
void do_it_function_menu_3(void)        // Print T and H
{
 8003164:	b590      	push	{r4, r7, lr}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
	clearn_oled();
 800316a:	f7fe f833 	bl	80011d4 <clearn_oled>

	// Print selected name of menu
	char str[16] = {0};
 800316e:	2300      	movs	r3, #0
 8003170:	603b      	str	r3, [r7, #0]
 8003172:	1d3b      	adds	r3, r7, #4
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 800317c:	4b2b      	ldr	r3, [pc, #172]	; (800322c <do_it_function_menu_3+0xc8>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6959      	ldr	r1, [r3, #20]
 8003182:	463b      	mov	r3, r7
 8003184:	220f      	movs	r2, #15
 8003186:	4618      	mov	r0, r3
 8003188:	f003 fca7 	bl	8006ada <strncpy>
	ssd1306_SetCursor(10, 3);
 800318c:	2103      	movs	r1, #3
 800318e:	200a      	movs	r0, #10
 8003190:	f7fe fa06 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003194:	4a26      	ldr	r2, [pc, #152]	; (8003230 <do_it_function_menu_3+0xcc>)
 8003196:	4638      	mov	r0, r7
 8003198:	2301      	movs	r3, #1
 800319a:	ca06      	ldmia	r2, {r1, r2}
 800319c:	f7fe f9da 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80031a0:	f7fe f8c8 	bl	8001334 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 80031a4:	463b      	mov	r3, r7
 80031a6:	2210      	movs	r2, #16
 80031a8:	2100      	movs	r1, #0
 80031aa:	4618      	mov	r0, r3
 80031ac:	f003 fba0 	bl	80068f0 <memset>

	strncpy(str, "Doing something 3", sizeof(str));
 80031b0:	4b20      	ldr	r3, [pc, #128]	; (8003234 <do_it_function_menu_3+0xd0>)
 80031b2:	463c      	mov	r4, r7
 80031b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ssd1306_SetCursor(0, first_menu_row);
 80031ba:	4b1f      	ldr	r3, [pc, #124]	; (8003238 <do_it_function_menu_3+0xd4>)
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	4619      	mov	r1, r3
 80031c2:	2000      	movs	r0, #0
 80031c4:	f7fe f9ec 	bl	80015a0 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 80031c8:	4a19      	ldr	r2, [pc, #100]	; (8003230 <do_it_function_menu_3+0xcc>)
 80031ca:	4638      	mov	r0, r7
 80031cc:	2301      	movs	r3, #1
 80031ce:	ca06      	ldmia	r2, {r1, r2}
 80031d0:	f7fe f9c0 	bl	8001554 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80031d4:	f7fe f8ae 	bl	8001334 <ssd1306_UpdateScreen>

	button_status = BOTTON_DOESENT_PRESS;
 80031d8:	4b18      	ldr	r3, [pc, #96]	; (800323c <do_it_function_menu_3+0xd8>)
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 80031de:	4b18      	ldr	r3, [pc, #96]	; (8003240 <do_it_function_menu_3+0xdc>)
 80031e0:	2201      	movs	r2, #1
 80031e2:	701a      	strb	r2, [r3, #0]
	do{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80031e4:	2200      	movs	r2, #0
 80031e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031ea:	4816      	ldr	r0, [pc, #88]	; (8003244 <do_it_function_menu_3+0xe0>)
 80031ec:	f000 fc33 	bl	8003a56 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 80031f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80031f4:	f000 f8b2 	bl	800335c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80031f8:	2201      	movs	r2, #1
 80031fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031fe:	4811      	ldr	r0, [pc, #68]	; (8003244 <do_it_function_menu_3+0xe0>)
 8003200:	f000 fc29 	bl	8003a56 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003204:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003208:	f000 f8a8 	bl	800335c <HAL_Delay>

	}while (button_status != BUTTON_ENTER);
 800320c:	4b0b      	ldr	r3, [pc, #44]	; (800323c <do_it_function_menu_3+0xd8>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	2b02      	cmp	r3, #2
 8003212:	d1e7      	bne.n	80031e4 <do_it_function_menu_3+0x80>
	block_interrupt_form_up_and_down_buttons = false;
 8003214:	4b0a      	ldr	r3, [pc, #40]	; (8003240 <do_it_function_menu_3+0xdc>)
 8003216:	2200      	movs	r2, #0
 8003218:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_3[0];										// Set global pointer on first menu
 800321a:	4b04      	ldr	r3, [pc, #16]	; (800322c <do_it_function_menu_3+0xc8>)
 800321c:	4a0a      	ldr	r2, [pc, #40]	; (8003248 <do_it_function_menu_3+0xe4>)
 800321e:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8003220:	f7ff fccc 	bl	8002bbc <print_menu_items>
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	bd90      	pop	{r4, r7, pc}
 800322c:	20000028 	.word	0x20000028
 8003230:	20000014 	.word	0x20000014
 8003234:	08007360 	.word	0x08007360
 8003238:	20000030 	.word	0x20000030
 800323c:	20000595 	.word	0x20000595
 8003240:	20000594 	.word	0x20000594
 8003244:	40011000 	.word	0x40011000
 8003248:	200007f4 	.word	0x200007f4

0800324c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800324c:	480c      	ldr	r0, [pc, #48]	; (8003280 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800324e:	490d      	ldr	r1, [pc, #52]	; (8003284 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003250:	4a0d      	ldr	r2, [pc, #52]	; (8003288 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003254:	e002      	b.n	800325c <LoopCopyDataInit>

08003256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800325a:	3304      	adds	r3, #4

0800325c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800325c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800325e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003260:	d3f9      	bcc.n	8003256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003262:	4a0a      	ldr	r2, [pc, #40]	; (800328c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003264:	4c0a      	ldr	r4, [pc, #40]	; (8003290 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003268:	e001      	b.n	800326e <LoopFillZerobss>

0800326a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800326a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800326c:	3204      	adds	r2, #4

0800326e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800326e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003270:	d3fb      	bcc.n	800326a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003272:	f7fe fffd 	bl	8002270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003276:	f003 faef 	bl	8006858 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800327a:	f7fe fa83 	bl	8001784 <main>
  bx lr
 800327e:	4770      	bx	lr
  ldr r0, =_sdata
 8003280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003284:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8003288:	08007b68 	.word	0x08007b68
  ldr r2, =_sbss
 800328c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8003290:	200008bc 	.word	0x200008bc

08003294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003294:	e7fe      	b.n	8003294 <ADC1_2_IRQHandler>
	...

08003298 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800329c:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <HAL_Init+0x28>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a07      	ldr	r2, [pc, #28]	; (80032c0 <HAL_Init+0x28>)
 80032a2:	f043 0310 	orr.w	r3, r3, #16
 80032a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a8:	2003      	movs	r0, #3
 80032aa:	f000 f947 	bl	800353c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032ae:	2000      	movs	r0, #0
 80032b0:	f000 f808 	bl	80032c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032b4:	f7fe fd0e 	bl	8001cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40022000 	.word	0x40022000

080032c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032cc:	4b12      	ldr	r3, [pc, #72]	; (8003318 <HAL_InitTick+0x54>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	4b12      	ldr	r3, [pc, #72]	; (800331c <HAL_InitTick+0x58>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	4619      	mov	r1, r3
 80032d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032da:	fbb3 f3f1 	udiv	r3, r3, r1
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 f95f 	bl	80035a6 <HAL_SYSTICK_Config>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e00e      	b.n	8003310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b0f      	cmp	r3, #15
 80032f6:	d80a      	bhi.n	800330e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f8:	2200      	movs	r2, #0
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003300:	f000 f927 	bl	8003552 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003304:	4a06      	ldr	r2, [pc, #24]	; (8003320 <HAL_InitTick+0x5c>)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	e000      	b.n	8003310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
}
 8003310:	4618      	mov	r0, r3
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	20000024 	.word	0x20000024
 800331c:	20000044 	.word	0x20000044
 8003320:	20000040 	.word	0x20000040

08003324 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <HAL_IncTick+0x1c>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	461a      	mov	r2, r3
 800332e:	4b05      	ldr	r3, [pc, #20]	; (8003344 <HAL_IncTick+0x20>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4413      	add	r3, r2
 8003334:	4a03      	ldr	r2, [pc, #12]	; (8003344 <HAL_IncTick+0x20>)
 8003336:	6013      	str	r3, [r2, #0]
}
 8003338:	bf00      	nop
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr
 8003340:	20000044 	.word	0x20000044
 8003344:	200008a8 	.word	0x200008a8

08003348 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return uwTick;
 800334c:	4b02      	ldr	r3, [pc, #8]	; (8003358 <HAL_GetTick+0x10>)
 800334e:	681b      	ldr	r3, [r3, #0]
}
 8003350:	4618      	mov	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	200008a8 	.word	0x200008a8

0800335c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7ff fff0 	bl	8003348 <HAL_GetTick>
 8003368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003374:	d005      	beq.n	8003382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003376:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <HAL_Delay+0x44>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4413      	add	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003382:	bf00      	nop
 8003384:	f7ff ffe0 	bl	8003348 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	429a      	cmp	r2, r3
 8003392:	d8f7      	bhi.n	8003384 <HAL_Delay+0x28>
  {
  }
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000044 	.word	0x20000044

080033a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033c0:	4013      	ands	r3, r2
 80033c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033d6:	4a04      	ldr	r2, [pc, #16]	; (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	60d3      	str	r3, [r2, #12]
}
 80033dc:	bf00      	nop
 80033de:	3714      	adds	r7, #20
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000ed00 	.word	0xe000ed00

080033ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f0:	4b04      	ldr	r3, [pc, #16]	; (8003404 <__NVIC_GetPriorityGrouping+0x18>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	0a1b      	lsrs	r3, r3, #8
 80033f6:	f003 0307 	and.w	r3, r3, #7
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc80      	pop	{r7}
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	2b00      	cmp	r3, #0
 8003418:	db0b      	blt.n	8003432 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	f003 021f 	and.w	r2, r3, #31
 8003420:	4906      	ldr	r1, [pc, #24]	; (800343c <__NVIC_EnableIRQ+0x34>)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	095b      	lsrs	r3, r3, #5
 8003428:	2001      	movs	r0, #1
 800342a:	fa00 f202 	lsl.w	r2, r0, r2
 800342e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	bc80      	pop	{r7}
 800343a:	4770      	bx	lr
 800343c:	e000e100 	.word	0xe000e100

08003440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	6039      	str	r1, [r7, #0]
 800344a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800344c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003450:	2b00      	cmp	r3, #0
 8003452:	db0a      	blt.n	800346a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	b2da      	uxtb	r2, r3
 8003458:	490c      	ldr	r1, [pc, #48]	; (800348c <__NVIC_SetPriority+0x4c>)
 800345a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345e:	0112      	lsls	r2, r2, #4
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	440b      	add	r3, r1
 8003464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003468:	e00a      	b.n	8003480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	4908      	ldr	r1, [pc, #32]	; (8003490 <__NVIC_SetPriority+0x50>)
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	3b04      	subs	r3, #4
 8003478:	0112      	lsls	r2, r2, #4
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	440b      	add	r3, r1
 800347e:	761a      	strb	r2, [r3, #24]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	e000e100 	.word	0xe000e100
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	; 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f1c3 0307 	rsb	r3, r3, #7
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	bf28      	it	cs
 80034b2:	2304      	movcs	r3, #4
 80034b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3304      	adds	r3, #4
 80034ba:	2b06      	cmp	r3, #6
 80034bc:	d902      	bls.n	80034c4 <NVIC_EncodePriority+0x30>
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3b03      	subs	r3, #3
 80034c2:	e000      	b.n	80034c6 <NVIC_EncodePriority+0x32>
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43da      	mvns	r2, r3
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	401a      	ands	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43d9      	mvns	r1, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ec:	4313      	orrs	r3, r2
         );
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3724      	adds	r7, #36	; 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3b01      	subs	r3, #1
 8003504:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003508:	d301      	bcc.n	800350e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800350a:	2301      	movs	r3, #1
 800350c:	e00f      	b.n	800352e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800350e:	4a0a      	ldr	r2, [pc, #40]	; (8003538 <SysTick_Config+0x40>)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003516:	210f      	movs	r1, #15
 8003518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800351c:	f7ff ff90 	bl	8003440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <SysTick_Config+0x40>)
 8003522:	2200      	movs	r2, #0
 8003524:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003526:	4b04      	ldr	r3, [pc, #16]	; (8003538 <SysTick_Config+0x40>)
 8003528:	2207      	movs	r2, #7
 800352a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	e000e010 	.word	0xe000e010

0800353c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff2d 	bl	80033a4 <__NVIC_SetPriorityGrouping>
}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003552:	b580      	push	{r7, lr}
 8003554:	b086      	sub	sp, #24
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	607a      	str	r2, [r7, #4]
 800355e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003564:	f7ff ff42 	bl	80033ec <__NVIC_GetPriorityGrouping>
 8003568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	6978      	ldr	r0, [r7, #20]
 8003570:	f7ff ff90 	bl	8003494 <NVIC_EncodePriority>
 8003574:	4602      	mov	r2, r0
 8003576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff5f 	bl	8003440 <__NVIC_SetPriority>
}
 8003582:	bf00      	nop
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	4603      	mov	r3, r0
 8003592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff ff35 	bl	8003408 <__NVIC_EnableIRQ>
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b082      	sub	sp, #8
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7ff ffa2 	bl	80034f8 <SysTick_Config>
 80035b4:	4603      	mov	r3, r0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035be:	b480      	push	{r7}
 80035c0:	b085      	sub	sp, #20
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d008      	beq.n	80035e6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2204      	movs	r2, #4
 80035d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e020      	b.n	8003628 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 020e 	bic.w	r2, r2, #14
 80035f4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 0201 	bic.w	r2, r2, #1
 8003604:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360e:	2101      	movs	r1, #1
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003626:	7bfb      	ldrb	r3, [r7, #15]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
	...

08003634 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003646:	2b02      	cmp	r3, #2
 8003648:	d005      	beq.n	8003656 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2204      	movs	r2, #4
 800364e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
 8003654:	e051      	b.n	80036fa <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 020e 	bic.w	r2, r2, #14
 8003664:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0201 	bic.w	r2, r2, #1
 8003674:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a22      	ldr	r2, [pc, #136]	; (8003704 <HAL_DMA_Abort_IT+0xd0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d029      	beq.n	80036d4 <HAL_DMA_Abort_IT+0xa0>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a20      	ldr	r2, [pc, #128]	; (8003708 <HAL_DMA_Abort_IT+0xd4>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d022      	beq.n	80036d0 <HAL_DMA_Abort_IT+0x9c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a1f      	ldr	r2, [pc, #124]	; (800370c <HAL_DMA_Abort_IT+0xd8>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d01a      	beq.n	80036ca <HAL_DMA_Abort_IT+0x96>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a1d      	ldr	r2, [pc, #116]	; (8003710 <HAL_DMA_Abort_IT+0xdc>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d012      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x90>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a1c      	ldr	r2, [pc, #112]	; (8003714 <HAL_DMA_Abort_IT+0xe0>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d00a      	beq.n	80036be <HAL_DMA_Abort_IT+0x8a>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a1a      	ldr	r2, [pc, #104]	; (8003718 <HAL_DMA_Abort_IT+0xe4>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d102      	bne.n	80036b8 <HAL_DMA_Abort_IT+0x84>
 80036b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80036b6:	e00e      	b.n	80036d6 <HAL_DMA_Abort_IT+0xa2>
 80036b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036bc:	e00b      	b.n	80036d6 <HAL_DMA_Abort_IT+0xa2>
 80036be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036c2:	e008      	b.n	80036d6 <HAL_DMA_Abort_IT+0xa2>
 80036c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036c8:	e005      	b.n	80036d6 <HAL_DMA_Abort_IT+0xa2>
 80036ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036ce:	e002      	b.n	80036d6 <HAL_DMA_Abort_IT+0xa2>
 80036d0:	2310      	movs	r3, #16
 80036d2:	e000      	b.n	80036d6 <HAL_DMA_Abort_IT+0xa2>
 80036d4:	2301      	movs	r3, #1
 80036d6:	4a11      	ldr	r2, [pc, #68]	; (800371c <HAL_DMA_Abort_IT+0xe8>)
 80036d8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	4798      	blx	r3
    } 
  }
  return status;
 80036fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40020008 	.word	0x40020008
 8003708:	4002001c 	.word	0x4002001c
 800370c:	40020030 	.word	0x40020030
 8003710:	40020044 	.word	0x40020044
 8003714:	40020058 	.word	0x40020058
 8003718:	4002006c 	.word	0x4002006c
 800371c:	40020000 	.word	0x40020000

08003720 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003720:	b480      	push	{r7}
 8003722:	b08b      	sub	sp, #44	; 0x2c
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800372a:	2300      	movs	r3, #0
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800372e:	2300      	movs	r3, #0
 8003730:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003732:	e169      	b.n	8003a08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003734:	2201      	movs	r2, #1
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	4013      	ands	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	429a      	cmp	r2, r3
 800374e:	f040 8158 	bne.w	8003a02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4a9a      	ldr	r2, [pc, #616]	; (80039c0 <HAL_GPIO_Init+0x2a0>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d05e      	beq.n	800381a <HAL_GPIO_Init+0xfa>
 800375c:	4a98      	ldr	r2, [pc, #608]	; (80039c0 <HAL_GPIO_Init+0x2a0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d875      	bhi.n	800384e <HAL_GPIO_Init+0x12e>
 8003762:	4a98      	ldr	r2, [pc, #608]	; (80039c4 <HAL_GPIO_Init+0x2a4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d058      	beq.n	800381a <HAL_GPIO_Init+0xfa>
 8003768:	4a96      	ldr	r2, [pc, #600]	; (80039c4 <HAL_GPIO_Init+0x2a4>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d86f      	bhi.n	800384e <HAL_GPIO_Init+0x12e>
 800376e:	4a96      	ldr	r2, [pc, #600]	; (80039c8 <HAL_GPIO_Init+0x2a8>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d052      	beq.n	800381a <HAL_GPIO_Init+0xfa>
 8003774:	4a94      	ldr	r2, [pc, #592]	; (80039c8 <HAL_GPIO_Init+0x2a8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d869      	bhi.n	800384e <HAL_GPIO_Init+0x12e>
 800377a:	4a94      	ldr	r2, [pc, #592]	; (80039cc <HAL_GPIO_Init+0x2ac>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d04c      	beq.n	800381a <HAL_GPIO_Init+0xfa>
 8003780:	4a92      	ldr	r2, [pc, #584]	; (80039cc <HAL_GPIO_Init+0x2ac>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d863      	bhi.n	800384e <HAL_GPIO_Init+0x12e>
 8003786:	4a92      	ldr	r2, [pc, #584]	; (80039d0 <HAL_GPIO_Init+0x2b0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d046      	beq.n	800381a <HAL_GPIO_Init+0xfa>
 800378c:	4a90      	ldr	r2, [pc, #576]	; (80039d0 <HAL_GPIO_Init+0x2b0>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d85d      	bhi.n	800384e <HAL_GPIO_Init+0x12e>
 8003792:	2b12      	cmp	r3, #18
 8003794:	d82a      	bhi.n	80037ec <HAL_GPIO_Init+0xcc>
 8003796:	2b12      	cmp	r3, #18
 8003798:	d859      	bhi.n	800384e <HAL_GPIO_Init+0x12e>
 800379a:	a201      	add	r2, pc, #4	; (adr r2, 80037a0 <HAL_GPIO_Init+0x80>)
 800379c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037a0:	0800381b 	.word	0x0800381b
 80037a4:	080037f5 	.word	0x080037f5
 80037a8:	08003807 	.word	0x08003807
 80037ac:	08003849 	.word	0x08003849
 80037b0:	0800384f 	.word	0x0800384f
 80037b4:	0800384f 	.word	0x0800384f
 80037b8:	0800384f 	.word	0x0800384f
 80037bc:	0800384f 	.word	0x0800384f
 80037c0:	0800384f 	.word	0x0800384f
 80037c4:	0800384f 	.word	0x0800384f
 80037c8:	0800384f 	.word	0x0800384f
 80037cc:	0800384f 	.word	0x0800384f
 80037d0:	0800384f 	.word	0x0800384f
 80037d4:	0800384f 	.word	0x0800384f
 80037d8:	0800384f 	.word	0x0800384f
 80037dc:	0800384f 	.word	0x0800384f
 80037e0:	0800384f 	.word	0x0800384f
 80037e4:	080037fd 	.word	0x080037fd
 80037e8:	08003811 	.word	0x08003811
 80037ec:	4a79      	ldr	r2, [pc, #484]	; (80039d4 <HAL_GPIO_Init+0x2b4>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d013      	beq.n	800381a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80037f2:	e02c      	b.n	800384e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	623b      	str	r3, [r7, #32]
          break;
 80037fa:	e029      	b.n	8003850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	3304      	adds	r3, #4
 8003802:	623b      	str	r3, [r7, #32]
          break;
 8003804:	e024      	b.n	8003850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	3308      	adds	r3, #8
 800380c:	623b      	str	r3, [r7, #32]
          break;
 800380e:	e01f      	b.n	8003850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	330c      	adds	r3, #12
 8003816:	623b      	str	r3, [r7, #32]
          break;
 8003818:	e01a      	b.n	8003850 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d102      	bne.n	8003828 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003822:	2304      	movs	r3, #4
 8003824:	623b      	str	r3, [r7, #32]
          break;
 8003826:	e013      	b.n	8003850 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d105      	bne.n	800383c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003830:	2308      	movs	r3, #8
 8003832:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	611a      	str	r2, [r3, #16]
          break;
 800383a:	e009      	b.n	8003850 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800383c:	2308      	movs	r3, #8
 800383e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	615a      	str	r2, [r3, #20]
          break;
 8003846:	e003      	b.n	8003850 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003848:	2300      	movs	r3, #0
 800384a:	623b      	str	r3, [r7, #32]
          break;
 800384c:	e000      	b.n	8003850 <HAL_GPIO_Init+0x130>
          break;
 800384e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	2bff      	cmp	r3, #255	; 0xff
 8003854:	d801      	bhi.n	800385a <HAL_GPIO_Init+0x13a>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	e001      	b.n	800385e <HAL_GPIO_Init+0x13e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	3304      	adds	r3, #4
 800385e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2bff      	cmp	r3, #255	; 0xff
 8003864:	d802      	bhi.n	800386c <HAL_GPIO_Init+0x14c>
 8003866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	e002      	b.n	8003872 <HAL_GPIO_Init+0x152>
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	3b08      	subs	r3, #8
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	210f      	movs	r1, #15
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	fa01 f303 	lsl.w	r3, r1, r3
 8003880:	43db      	mvns	r3, r3
 8003882:	401a      	ands	r2, r3
 8003884:	6a39      	ldr	r1, [r7, #32]
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	fa01 f303 	lsl.w	r3, r1, r3
 800388c:	431a      	orrs	r2, r3
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 80b1 	beq.w	8003a02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80038a0:	4b4d      	ldr	r3, [pc, #308]	; (80039d8 <HAL_GPIO_Init+0x2b8>)
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	4a4c      	ldr	r2, [pc, #304]	; (80039d8 <HAL_GPIO_Init+0x2b8>)
 80038a6:	f043 0301 	orr.w	r3, r3, #1
 80038aa:	6193      	str	r3, [r2, #24]
 80038ac:	4b4a      	ldr	r3, [pc, #296]	; (80039d8 <HAL_GPIO_Init+0x2b8>)
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	60bb      	str	r3, [r7, #8]
 80038b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80038b8:	4a48      	ldr	r2, [pc, #288]	; (80039dc <HAL_GPIO_Init+0x2bc>)
 80038ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3302      	adds	r3, #2
 80038c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c8:	f003 0303 	and.w	r3, r3, #3
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	220f      	movs	r2, #15
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4013      	ands	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a40      	ldr	r2, [pc, #256]	; (80039e0 <HAL_GPIO_Init+0x2c0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d013      	beq.n	800390c <HAL_GPIO_Init+0x1ec>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a3f      	ldr	r2, [pc, #252]	; (80039e4 <HAL_GPIO_Init+0x2c4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d00d      	beq.n	8003908 <HAL_GPIO_Init+0x1e8>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a3e      	ldr	r2, [pc, #248]	; (80039e8 <HAL_GPIO_Init+0x2c8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d007      	beq.n	8003904 <HAL_GPIO_Init+0x1e4>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a3d      	ldr	r2, [pc, #244]	; (80039ec <HAL_GPIO_Init+0x2cc>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d101      	bne.n	8003900 <HAL_GPIO_Init+0x1e0>
 80038fc:	2303      	movs	r3, #3
 80038fe:	e006      	b.n	800390e <HAL_GPIO_Init+0x1ee>
 8003900:	2304      	movs	r3, #4
 8003902:	e004      	b.n	800390e <HAL_GPIO_Init+0x1ee>
 8003904:	2302      	movs	r3, #2
 8003906:	e002      	b.n	800390e <HAL_GPIO_Init+0x1ee>
 8003908:	2301      	movs	r3, #1
 800390a:	e000      	b.n	800390e <HAL_GPIO_Init+0x1ee>
 800390c:	2300      	movs	r3, #0
 800390e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003910:	f002 0203 	and.w	r2, r2, #3
 8003914:	0092      	lsls	r2, r2, #2
 8003916:	4093      	lsls	r3, r2
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800391e:	492f      	ldr	r1, [pc, #188]	; (80039dc <HAL_GPIO_Init+0x2bc>)
 8003920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003922:	089b      	lsrs	r3, r3, #2
 8003924:	3302      	adds	r3, #2
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d006      	beq.n	8003946 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003938:	4b2d      	ldr	r3, [pc, #180]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	492c      	ldr	r1, [pc, #176]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	600b      	str	r3, [r1, #0]
 8003944:	e006      	b.n	8003954 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003946:	4b2a      	ldr	r3, [pc, #168]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	43db      	mvns	r3, r3
 800394e:	4928      	ldr	r1, [pc, #160]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003950:	4013      	ands	r3, r2
 8003952:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d006      	beq.n	800396e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003960:	4b23      	ldr	r3, [pc, #140]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003962:	685a      	ldr	r2, [r3, #4]
 8003964:	4922      	ldr	r1, [pc, #136]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	4313      	orrs	r3, r2
 800396a:	604b      	str	r3, [r1, #4]
 800396c:	e006      	b.n	800397c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800396e:	4b20      	ldr	r3, [pc, #128]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	43db      	mvns	r3, r3
 8003976:	491e      	ldr	r1, [pc, #120]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003978:	4013      	ands	r3, r2
 800397a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d006      	beq.n	8003996 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003988:	4b19      	ldr	r3, [pc, #100]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	4918      	ldr	r1, [pc, #96]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	4313      	orrs	r3, r2
 8003992:	608b      	str	r3, [r1, #8]
 8003994:	e006      	b.n	80039a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003996:	4b16      	ldr	r3, [pc, #88]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 8003998:	689a      	ldr	r2, [r3, #8]
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	43db      	mvns	r3, r3
 800399e:	4914      	ldr	r1, [pc, #80]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d021      	beq.n	80039f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039b0:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	490e      	ldr	r1, [pc, #56]	; (80039f0 <HAL_GPIO_Init+0x2d0>)
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60cb      	str	r3, [r1, #12]
 80039bc:	e021      	b.n	8003a02 <HAL_GPIO_Init+0x2e2>
 80039be:	bf00      	nop
 80039c0:	10320000 	.word	0x10320000
 80039c4:	10310000 	.word	0x10310000
 80039c8:	10220000 	.word	0x10220000
 80039cc:	10210000 	.word	0x10210000
 80039d0:	10120000 	.word	0x10120000
 80039d4:	10110000 	.word	0x10110000
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40010000 	.word	0x40010000
 80039e0:	40010800 	.word	0x40010800
 80039e4:	40010c00 	.word	0x40010c00
 80039e8:	40011000 	.word	0x40011000
 80039ec:	40011400 	.word	0x40011400
 80039f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039f4:	4b0b      	ldr	r3, [pc, #44]	; (8003a24 <HAL_GPIO_Init+0x304>)
 80039f6:	68da      	ldr	r2, [r3, #12]
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	43db      	mvns	r3, r3
 80039fc:	4909      	ldr	r1, [pc, #36]	; (8003a24 <HAL_GPIO_Init+0x304>)
 80039fe:	4013      	ands	r3, r2
 8003a00:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	3301      	adds	r3, #1
 8003a06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f47f ae8e 	bne.w	8003734 <HAL_GPIO_Init+0x14>
  }
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	372c      	adds	r7, #44	; 0x2c
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr
 8003a24:	40010400 	.word	0x40010400

08003a28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	887b      	ldrh	r3, [r7, #2]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d002      	beq.n	8003a46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a40:	2301      	movs	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
 8003a44:	e001      	b.n	8003a4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a46:	2300      	movs	r3, #0
 8003a48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr

08003a56 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	807b      	strh	r3, [r7, #2]
 8003a62:	4613      	mov	r3, r2
 8003a64:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a66:	787b      	ldrb	r3, [r7, #1]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a6c:	887a      	ldrh	r2, [r7, #2]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a72:	e003      	b.n	8003a7c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a74:	887b      	ldrh	r3, [r7, #2]
 8003a76:	041a      	lsls	r2, r3, #16
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	611a      	str	r2, [r3, #16]
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr

08003a86 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b085      	sub	sp, #20
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	460b      	mov	r3, r1
 8003a90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a98:	887a      	ldrh	r2, [r7, #2]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	041a      	lsls	r2, r3, #16
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	43d9      	mvns	r1, r3
 8003aa4:	887b      	ldrh	r3, [r7, #2]
 8003aa6:	400b      	ands	r3, r1
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	611a      	str	r2, [r3, #16]
}
 8003aae:	bf00      	nop
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ac2:	4b08      	ldr	r3, [pc, #32]	; (8003ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ac4:	695a      	ldr	r2, [r3, #20]
 8003ac6:	88fb      	ldrh	r3, [r7, #6]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d006      	beq.n	8003adc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ace:	4a05      	ldr	r2, [pc, #20]	; (8003ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ad0:	88fb      	ldrh	r3, [r7, #6]
 8003ad2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ad4:	88fb      	ldrh	r3, [r7, #6]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe f8a2 	bl	8001c20 <HAL_GPIO_EXTI_Callback>
  }
}
 8003adc:	bf00      	nop
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40010400 	.word	0x40010400

08003ae8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e12b      	b.n	8003d52 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d106      	bne.n	8003b14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7fe f912 	bl	8001d38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2224      	movs	r2, #36	; 0x24
 8003b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b4c:	f000 fffa 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
 8003b50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4a81      	ldr	r2, [pc, #516]	; (8003d5c <HAL_I2C_Init+0x274>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d807      	bhi.n	8003b6c <HAL_I2C_Init+0x84>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4a80      	ldr	r2, [pc, #512]	; (8003d60 <HAL_I2C_Init+0x278>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	bf94      	ite	ls
 8003b64:	2301      	movls	r3, #1
 8003b66:	2300      	movhi	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e006      	b.n	8003b7a <HAL_I2C_Init+0x92>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4a7d      	ldr	r2, [pc, #500]	; (8003d64 <HAL_I2C_Init+0x27c>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	bf94      	ite	ls
 8003b74:	2301      	movls	r3, #1
 8003b76:	2300      	movhi	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e0e7      	b.n	8003d52 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4a78      	ldr	r2, [pc, #480]	; (8003d68 <HAL_I2C_Init+0x280>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	0c9b      	lsrs	r3, r3, #18
 8003b8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4a6a      	ldr	r2, [pc, #424]	; (8003d5c <HAL_I2C_Init+0x274>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d802      	bhi.n	8003bbc <HAL_I2C_Init+0xd4>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	e009      	b.n	8003bd0 <HAL_I2C_Init+0xe8>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bc2:	fb02 f303 	mul.w	r3, r2, r3
 8003bc6:	4a69      	ldr	r2, [pc, #420]	; (8003d6c <HAL_I2C_Init+0x284>)
 8003bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bcc:	099b      	lsrs	r3, r3, #6
 8003bce:	3301      	adds	r3, #1
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	430b      	orrs	r3, r1
 8003bd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003be2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	495c      	ldr	r1, [pc, #368]	; (8003d5c <HAL_I2C_Init+0x274>)
 8003bec:	428b      	cmp	r3, r1
 8003bee:	d819      	bhi.n	8003c24 <HAL_I2C_Init+0x13c>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1e59      	subs	r1, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bfe:	1c59      	adds	r1, r3, #1
 8003c00:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003c04:	400b      	ands	r3, r1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00a      	beq.n	8003c20 <HAL_I2C_Init+0x138>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	1e59      	subs	r1, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	005b      	lsls	r3, r3, #1
 8003c14:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c18:	3301      	adds	r3, #1
 8003c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c1e:	e051      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003c20:	2304      	movs	r3, #4
 8003c22:	e04f      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d111      	bne.n	8003c50 <HAL_I2C_Init+0x168>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	1e58      	subs	r0, r3, #1
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6859      	ldr	r1, [r3, #4]
 8003c34:	460b      	mov	r3, r1
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	440b      	add	r3, r1
 8003c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	bf0c      	ite	eq
 8003c48:	2301      	moveq	r3, #1
 8003c4a:	2300      	movne	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	e012      	b.n	8003c76 <HAL_I2C_Init+0x18e>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1e58      	subs	r0, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6859      	ldr	r1, [r3, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	0099      	lsls	r1, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <HAL_I2C_Init+0x196>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e022      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10e      	bne.n	8003ca4 <HAL_I2C_Init+0x1bc>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	1e58      	subs	r0, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6859      	ldr	r1, [r3, #4]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	440b      	add	r3, r1
 8003c94:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c98:	3301      	adds	r3, #1
 8003c9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ca2:	e00f      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	1e58      	subs	r0, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6859      	ldr	r1, [r3, #4]
 8003cac:	460b      	mov	r3, r1
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	0099      	lsls	r1, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cba:	3301      	adds	r3, #1
 8003cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	6809      	ldr	r1, [r1, #0]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69da      	ldr	r2, [r3, #28]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cf2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6911      	ldr	r1, [r2, #16]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	68d2      	ldr	r2, [r2, #12]
 8003cfe:	4311      	orrs	r1, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	430b      	orrs	r3, r1
 8003d06:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695a      	ldr	r2, [r3, #20]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0201 	orr.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	000186a0 	.word	0x000186a0
 8003d60:	001e847f 	.word	0x001e847f
 8003d64:	003d08ff 	.word	0x003d08ff
 8003d68:	431bde83 	.word	0x431bde83
 8003d6c:	10624dd3 	.word	0x10624dd3

08003d70 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	4608      	mov	r0, r1
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	4603      	mov	r3, r0
 8003d80:	817b      	strh	r3, [r7, #10]
 8003d82:	460b      	mov	r3, r1
 8003d84:	813b      	strh	r3, [r7, #8]
 8003d86:	4613      	mov	r3, r2
 8003d88:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d8a:	f7ff fadd 	bl	8003348 <HAL_GetTick>
 8003d8e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b20      	cmp	r3, #32
 8003d9a:	f040 80d9 	bne.w	8003f50 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	2319      	movs	r3, #25
 8003da4:	2201      	movs	r2, #1
 8003da6:	496d      	ldr	r1, [pc, #436]	; (8003f5c <HAL_I2C_Mem_Write+0x1ec>)
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f971 	bl	8004090 <I2C_WaitOnFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003db4:	2302      	movs	r3, #2
 8003db6:	e0cc      	b.n	8003f52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d101      	bne.n	8003dc6 <HAL_I2C_Mem_Write+0x56>
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	e0c5      	b.n	8003f52 <HAL_I2C_Mem_Write+0x1e2>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d007      	beq.n	8003dec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dfa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2221      	movs	r2, #33	; 0x21
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2240      	movs	r2, #64	; 0x40
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a3a      	ldr	r2, [r7, #32]
 8003e16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4a4d      	ldr	r2, [pc, #308]	; (8003f60 <HAL_I2C_Mem_Write+0x1f0>)
 8003e2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e2e:	88f8      	ldrh	r0, [r7, #6]
 8003e30:	893a      	ldrh	r2, [r7, #8]
 8003e32:	8979      	ldrh	r1, [r7, #10]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	9301      	str	r3, [sp, #4]
 8003e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 f890 	bl	8003f64 <I2C_RequestMemoryWrite>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d052      	beq.n	8003ef0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e081      	b.n	8003f52 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f000 f9f2 	bl	800423c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00d      	beq.n	8003e7a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d107      	bne.n	8003e76 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e06b      	b.n	8003f52 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7e:	781a      	ldrb	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8a:	1c5a      	adds	r2, r3, #1
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d11b      	bne.n	8003ef0 <HAL_I2C_Mem_Write+0x180>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d017      	beq.n	8003ef0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	781a      	ldrb	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eda:	3b01      	subs	r3, #1
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1aa      	bne.n	8003e4e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f9de 	bl	80042be <I2C_WaitOnBTFFlagUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00d      	beq.n	8003f24 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	2b04      	cmp	r3, #4
 8003f0e:	d107      	bne.n	8003f20 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e016      	b.n	8003f52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	e000      	b.n	8003f52 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f50:	2302      	movs	r3, #2
  }
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	00100002 	.word	0x00100002
 8003f60:	ffff0000 	.word	0xffff0000

08003f64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af02      	add	r7, sp, #8
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	4608      	mov	r0, r1
 8003f6e:	4611      	mov	r1, r2
 8003f70:	461a      	mov	r2, r3
 8003f72:	4603      	mov	r3, r0
 8003f74:	817b      	strh	r3, [r7, #10]
 8003f76:	460b      	mov	r3, r1
 8003f78:	813b      	strh	r3, [r7, #8]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 f878 	bl	8004090 <I2C_WaitOnFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00d      	beq.n	8003fc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fb4:	d103      	bne.n	8003fbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fbc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e05f      	b.n	8004082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fc2:	897b      	ldrh	r3, [r7, #10]
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003fd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	492d      	ldr	r1, [pc, #180]	; (800408c <I2C_RequestMemoryWrite+0x128>)
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 f8b0 	bl	800413e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e04c      	b.n	8004082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe8:	2300      	movs	r3, #0
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004000:	6a39      	ldr	r1, [r7, #32]
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 f91a 	bl	800423c <I2C_WaitOnTXEFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00d      	beq.n	800402a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	2b04      	cmp	r3, #4
 8004014:	d107      	bne.n	8004026 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004024:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e02b      	b.n	8004082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d105      	bne.n	800403c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004030:	893b      	ldrh	r3, [r7, #8]
 8004032:	b2da      	uxtb	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	611a      	str	r2, [r3, #16]
 800403a:	e021      	b.n	8004080 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800403c:	893b      	ldrh	r3, [r7, #8]
 800403e:	0a1b      	lsrs	r3, r3, #8
 8004040:	b29b      	uxth	r3, r3
 8004042:	b2da      	uxtb	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800404a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800404c:	6a39      	ldr	r1, [r7, #32]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 f8f4 	bl	800423c <I2C_WaitOnTXEFlagUntilTimeout>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00d      	beq.n	8004076 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	2b04      	cmp	r3, #4
 8004060:	d107      	bne.n	8004072 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004070:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e005      	b.n	8004082 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004076:	893b      	ldrh	r3, [r7, #8]
 8004078:	b2da      	uxtb	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	00010002 	.word	0x00010002

08004090 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040a0:	e025      	b.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040a8:	d021      	beq.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040aa:	f7ff f94d 	bl	8003348 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d302      	bcc.n	80040c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d116      	bne.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2220      	movs	r2, #32
 80040ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f043 0220 	orr.w	r2, r3, #32
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e023      	b.n	8004136 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	0c1b      	lsrs	r3, r3, #16
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d10d      	bne.n	8004114 <I2C_WaitOnFlagUntilTimeout+0x84>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	43da      	mvns	r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4013      	ands	r3, r2
 8004104:	b29b      	uxth	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	bf0c      	ite	eq
 800410a:	2301      	moveq	r3, #1
 800410c:	2300      	movne	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	461a      	mov	r2, r3
 8004112:	e00c      	b.n	800412e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	43da      	mvns	r2, r3
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	4013      	ands	r3, r2
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	bf0c      	ite	eq
 8004126:	2301      	moveq	r3, #1
 8004128:	2300      	movne	r3, #0
 800412a:	b2db      	uxtb	r3, r3
 800412c:	461a      	mov	r2, r3
 800412e:	79fb      	ldrb	r3, [r7, #7]
 8004130:	429a      	cmp	r2, r3
 8004132:	d0b6      	beq.n	80040a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	60f8      	str	r0, [r7, #12]
 8004146:	60b9      	str	r1, [r7, #8]
 8004148:	607a      	str	r2, [r7, #4]
 800414a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800414c:	e051      	b.n	80041f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004158:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800415c:	d123      	bne.n	80041a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800416c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004176:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2220      	movs	r2, #32
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f043 0204 	orr.w	r2, r3, #4
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e046      	b.n	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041ac:	d021      	beq.n	80041f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ae:	f7ff f8cb 	bl	8003348 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d302      	bcc.n	80041c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d116      	bne.n	80041f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	f043 0220 	orr.w	r2, r3, #32
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e020      	b.n	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	0c1b      	lsrs	r3, r3, #16
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d10c      	bne.n	8004216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	43da      	mvns	r2, r3
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4013      	ands	r3, r2
 8004208:	b29b      	uxth	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	bf14      	ite	ne
 800420e:	2301      	movne	r3, #1
 8004210:	2300      	moveq	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	e00b      	b.n	800422e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	43da      	mvns	r2, r3
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	4013      	ands	r3, r2
 8004222:	b29b      	uxth	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	bf14      	ite	ne
 8004228:	2301      	movne	r3, #1
 800422a:	2300      	moveq	r3, #0
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d18d      	bne.n	800414e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004248:	e02d      	b.n	80042a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f878 	bl	8004340 <I2C_IsAcknowledgeFailed>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e02d      	b.n	80042b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004260:	d021      	beq.n	80042a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004262:	f7ff f871 	bl	8003348 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	429a      	cmp	r2, r3
 8004270:	d302      	bcc.n	8004278 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d116      	bne.n	80042a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2220      	movs	r2, #32
 8004282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f043 0220 	orr.w	r2, r3, #32
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e007      	b.n	80042b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b0:	2b80      	cmp	r3, #128	; 0x80
 80042b2:	d1ca      	bne.n	800424a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b084      	sub	sp, #16
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	60f8      	str	r0, [r7, #12]
 80042c6:	60b9      	str	r1, [r7, #8]
 80042c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042ca:	e02d      	b.n	8004328 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 f837 	bl	8004340 <I2C_IsAcknowledgeFailed>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e02d      	b.n	8004338 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042e2:	d021      	beq.n	8004328 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e4:	f7ff f830 	bl	8003348 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d302      	bcc.n	80042fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d116      	bne.n	8004328 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2220      	movs	r2, #32
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004314:	f043 0220 	orr.w	r2, r3, #32
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e007      	b.n	8004338 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	f003 0304 	and.w	r3, r3, #4
 8004332:	2b04      	cmp	r3, #4
 8004334:	d1ca      	bne.n	80042cc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004352:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004356:	d11b      	bne.n	8004390 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004360:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2220      	movs	r2, #32
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	f043 0204 	orr.w	r2, r3, #4
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e000      	b.n	8004392 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e26c      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 8087 	beq.w	80044ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043bc:	4b92      	ldr	r3, [pc, #584]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f003 030c 	and.w	r3, r3, #12
 80043c4:	2b04      	cmp	r3, #4
 80043c6:	d00c      	beq.n	80043e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043c8:	4b8f      	ldr	r3, [pc, #572]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f003 030c 	and.w	r3, r3, #12
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d112      	bne.n	80043fa <HAL_RCC_OscConfig+0x5e>
 80043d4:	4b8c      	ldr	r3, [pc, #560]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043e0:	d10b      	bne.n	80043fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e2:	4b89      	ldr	r3, [pc, #548]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d06c      	beq.n	80044c8 <HAL_RCC_OscConfig+0x12c>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d168      	bne.n	80044c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e246      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004402:	d106      	bne.n	8004412 <HAL_RCC_OscConfig+0x76>
 8004404:	4b80      	ldr	r3, [pc, #512]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a7f      	ldr	r2, [pc, #508]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800440a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800440e:	6013      	str	r3, [r2, #0]
 8004410:	e02e      	b.n	8004470 <HAL_RCC_OscConfig+0xd4>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10c      	bne.n	8004434 <HAL_RCC_OscConfig+0x98>
 800441a:	4b7b      	ldr	r3, [pc, #492]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a7a      	ldr	r2, [pc, #488]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004420:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	4b78      	ldr	r3, [pc, #480]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a77      	ldr	r2, [pc, #476]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800442c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	e01d      	b.n	8004470 <HAL_RCC_OscConfig+0xd4>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800443c:	d10c      	bne.n	8004458 <HAL_RCC_OscConfig+0xbc>
 800443e:	4b72      	ldr	r3, [pc, #456]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a71      	ldr	r2, [pc, #452]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004444:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	4b6f      	ldr	r3, [pc, #444]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a6e      	ldr	r2, [pc, #440]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004454:	6013      	str	r3, [r2, #0]
 8004456:	e00b      	b.n	8004470 <HAL_RCC_OscConfig+0xd4>
 8004458:	4b6b      	ldr	r3, [pc, #428]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a6a      	ldr	r2, [pc, #424]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800445e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	4b68      	ldr	r3, [pc, #416]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a67      	ldr	r2, [pc, #412]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800446a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800446e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d013      	beq.n	80044a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004478:	f7fe ff66 	bl	8003348 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004480:	f7fe ff62 	bl	8003348 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b64      	cmp	r3, #100	; 0x64
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e1fa      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004492:	4b5d      	ldr	r3, [pc, #372]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0f0      	beq.n	8004480 <HAL_RCC_OscConfig+0xe4>
 800449e:	e014      	b.n	80044ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a0:	f7fe ff52 	bl	8003348 <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044a8:	f7fe ff4e 	bl	8003348 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b64      	cmp	r3, #100	; 0x64
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e1e6      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ba:	4b53      	ldr	r3, [pc, #332]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1f0      	bne.n	80044a8 <HAL_RCC_OscConfig+0x10c>
 80044c6:	e000      	b.n	80044ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d063      	beq.n	800459e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044d6:	4b4c      	ldr	r3, [pc, #304]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f003 030c 	and.w	r3, r3, #12
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00b      	beq.n	80044fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044e2:	4b49      	ldr	r3, [pc, #292]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d11c      	bne.n	8004528 <HAL_RCC_OscConfig+0x18c>
 80044ee:	4b46      	ldr	r3, [pc, #280]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d116      	bne.n	8004528 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044fa:	4b43      	ldr	r3, [pc, #268]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d005      	beq.n	8004512 <HAL_RCC_OscConfig+0x176>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d001      	beq.n	8004512 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e1ba      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004512:	4b3d      	ldr	r3, [pc, #244]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4939      	ldr	r1, [pc, #228]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004526:	e03a      	b.n	800459e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d020      	beq.n	8004572 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004530:	4b36      	ldr	r3, [pc, #216]	; (800460c <HAL_RCC_OscConfig+0x270>)
 8004532:	2201      	movs	r2, #1
 8004534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004536:	f7fe ff07 	bl	8003348 <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800453c:	e008      	b.n	8004550 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800453e:	f7fe ff03 	bl	8003348 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e19b      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004550:	4b2d      	ldr	r3, [pc, #180]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d0f0      	beq.n	800453e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800455c:	4b2a      	ldr	r3, [pc, #168]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	695b      	ldr	r3, [r3, #20]
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4927      	ldr	r1, [pc, #156]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 800456c:	4313      	orrs	r3, r2
 800456e:	600b      	str	r3, [r1, #0]
 8004570:	e015      	b.n	800459e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004572:	4b26      	ldr	r3, [pc, #152]	; (800460c <HAL_RCC_OscConfig+0x270>)
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004578:	f7fe fee6 	bl	8003348 <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800457e:	e008      	b.n	8004592 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004580:	f7fe fee2 	bl	8003348 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e17a      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004592:	4b1d      	ldr	r3, [pc, #116]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1f0      	bne.n	8004580 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d03a      	beq.n	8004620 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d019      	beq.n	80045e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b2:	4b17      	ldr	r3, [pc, #92]	; (8004610 <HAL_RCC_OscConfig+0x274>)
 80045b4:	2201      	movs	r2, #1
 80045b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b8:	f7fe fec6 	bl	8003348 <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045be:	e008      	b.n	80045d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c0:	f7fe fec2 	bl	8003348 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e15a      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d2:	4b0d      	ldr	r3, [pc, #52]	; (8004608 <HAL_RCC_OscConfig+0x26c>)
 80045d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d0f0      	beq.n	80045c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045de:	2001      	movs	r0, #1
 80045e0:	f000 fad8 	bl	8004b94 <RCC_Delay>
 80045e4:	e01c      	b.n	8004620 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e6:	4b0a      	ldr	r3, [pc, #40]	; (8004610 <HAL_RCC_OscConfig+0x274>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ec:	f7fe feac 	bl	8003348 <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f2:	e00f      	b.n	8004614 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f4:	f7fe fea8 	bl	8003348 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d908      	bls.n	8004614 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e140      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
 8004606:	bf00      	nop
 8004608:	40021000 	.word	0x40021000
 800460c:	42420000 	.word	0x42420000
 8004610:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004614:	4b9e      	ldr	r3, [pc, #632]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1e9      	bne.n	80045f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 80a6 	beq.w	800477a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800462e:	2300      	movs	r3, #0
 8004630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004632:	4b97      	ldr	r3, [pc, #604]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004634:	69db      	ldr	r3, [r3, #28]
 8004636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10d      	bne.n	800465a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	4b94      	ldr	r3, [pc, #592]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	4a93      	ldr	r2, [pc, #588]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004648:	61d3      	str	r3, [r2, #28]
 800464a:	4b91      	ldr	r3, [pc, #580]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004652:	60bb      	str	r3, [r7, #8]
 8004654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004656:	2301      	movs	r3, #1
 8004658:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465a:	4b8e      	ldr	r3, [pc, #568]	; (8004894 <HAL_RCC_OscConfig+0x4f8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004662:	2b00      	cmp	r3, #0
 8004664:	d118      	bne.n	8004698 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004666:	4b8b      	ldr	r3, [pc, #556]	; (8004894 <HAL_RCC_OscConfig+0x4f8>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a8a      	ldr	r2, [pc, #552]	; (8004894 <HAL_RCC_OscConfig+0x4f8>)
 800466c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004672:	f7fe fe69 	bl	8003348 <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004678:	e008      	b.n	800468c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467a:	f7fe fe65 	bl	8003348 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b64      	cmp	r3, #100	; 0x64
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e0fd      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468c:	4b81      	ldr	r3, [pc, #516]	; (8004894 <HAL_RCC_OscConfig+0x4f8>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0f0      	beq.n	800467a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d106      	bne.n	80046ae <HAL_RCC_OscConfig+0x312>
 80046a0:	4b7b      	ldr	r3, [pc, #492]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	4a7a      	ldr	r2, [pc, #488]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6213      	str	r3, [r2, #32]
 80046ac:	e02d      	b.n	800470a <HAL_RCC_OscConfig+0x36e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10c      	bne.n	80046d0 <HAL_RCC_OscConfig+0x334>
 80046b6:	4b76      	ldr	r3, [pc, #472]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	4a75      	ldr	r2, [pc, #468]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046bc:	f023 0301 	bic.w	r3, r3, #1
 80046c0:	6213      	str	r3, [r2, #32]
 80046c2:	4b73      	ldr	r3, [pc, #460]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	4a72      	ldr	r2, [pc, #456]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046c8:	f023 0304 	bic.w	r3, r3, #4
 80046cc:	6213      	str	r3, [r2, #32]
 80046ce:	e01c      	b.n	800470a <HAL_RCC_OscConfig+0x36e>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	2b05      	cmp	r3, #5
 80046d6:	d10c      	bne.n	80046f2 <HAL_RCC_OscConfig+0x356>
 80046d8:	4b6d      	ldr	r3, [pc, #436]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	4a6c      	ldr	r2, [pc, #432]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046de:	f043 0304 	orr.w	r3, r3, #4
 80046e2:	6213      	str	r3, [r2, #32]
 80046e4:	4b6a      	ldr	r3, [pc, #424]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	4a69      	ldr	r2, [pc, #420]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046ea:	f043 0301 	orr.w	r3, r3, #1
 80046ee:	6213      	str	r3, [r2, #32]
 80046f0:	e00b      	b.n	800470a <HAL_RCC_OscConfig+0x36e>
 80046f2:	4b67      	ldr	r3, [pc, #412]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	4a66      	ldr	r2, [pc, #408]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80046f8:	f023 0301 	bic.w	r3, r3, #1
 80046fc:	6213      	str	r3, [r2, #32]
 80046fe:	4b64      	ldr	r3, [pc, #400]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	4a63      	ldr	r2, [pc, #396]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004704:	f023 0304 	bic.w	r3, r3, #4
 8004708:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d015      	beq.n	800473e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004712:	f7fe fe19 	bl	8003348 <HAL_GetTick>
 8004716:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004718:	e00a      	b.n	8004730 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800471a:	f7fe fe15 	bl	8003348 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	f241 3288 	movw	r2, #5000	; 0x1388
 8004728:	4293      	cmp	r3, r2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e0ab      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004730:	4b57      	ldr	r3, [pc, #348]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0ee      	beq.n	800471a <HAL_RCC_OscConfig+0x37e>
 800473c:	e014      	b.n	8004768 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800473e:	f7fe fe03 	bl	8003348 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004744:	e00a      	b.n	800475c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004746:	f7fe fdff 	bl	8003348 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	f241 3288 	movw	r2, #5000	; 0x1388
 8004754:	4293      	cmp	r3, r2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e095      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800475c:	4b4c      	ldr	r3, [pc, #304]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 800475e:	6a1b      	ldr	r3, [r3, #32]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1ee      	bne.n	8004746 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004768:	7dfb      	ldrb	r3, [r7, #23]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d105      	bne.n	800477a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800476e:	4b48      	ldr	r3, [pc, #288]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	4a47      	ldr	r2, [pc, #284]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004774:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004778:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 8081 	beq.w	8004886 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004784:	4b42      	ldr	r3, [pc, #264]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f003 030c 	and.w	r3, r3, #12
 800478c:	2b08      	cmp	r3, #8
 800478e:	d061      	beq.n	8004854 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	2b02      	cmp	r3, #2
 8004796:	d146      	bne.n	8004826 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004798:	4b3f      	ldr	r3, [pc, #252]	; (8004898 <HAL_RCC_OscConfig+0x4fc>)
 800479a:	2200      	movs	r2, #0
 800479c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479e:	f7fe fdd3 	bl	8003348 <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a6:	f7fe fdcf 	bl	8003348 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e067      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047b8:	4b35      	ldr	r3, [pc, #212]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1f0      	bne.n	80047a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047cc:	d108      	bne.n	80047e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047ce:	4b30      	ldr	r3, [pc, #192]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	492d      	ldr	r1, [pc, #180]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047e0:	4b2b      	ldr	r3, [pc, #172]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a19      	ldr	r1, [r3, #32]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	430b      	orrs	r3, r1
 80047f2:	4927      	ldr	r1, [pc, #156]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047f8:	4b27      	ldr	r3, [pc, #156]	; (8004898 <HAL_RCC_OscConfig+0x4fc>)
 80047fa:	2201      	movs	r2, #1
 80047fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fe:	f7fe fda3 	bl	8003348 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004804:	e008      	b.n	8004818 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004806:	f7fe fd9f 	bl	8003348 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b02      	cmp	r3, #2
 8004812:	d901      	bls.n	8004818 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e037      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004818:	4b1d      	ldr	r3, [pc, #116]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0f0      	beq.n	8004806 <HAL_RCC_OscConfig+0x46a>
 8004824:	e02f      	b.n	8004886 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004826:	4b1c      	ldr	r3, [pc, #112]	; (8004898 <HAL_RCC_OscConfig+0x4fc>)
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482c:	f7fe fd8c 	bl	8003348 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004834:	f7fe fd88 	bl	8003348 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e020      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004846:	4b12      	ldr	r3, [pc, #72]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1f0      	bne.n	8004834 <HAL_RCC_OscConfig+0x498>
 8004852:	e018      	b.n	8004886 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	69db      	ldr	r3, [r3, #28]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e013      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004860:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <HAL_RCC_OscConfig+0x4f4>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	429a      	cmp	r2, r3
 8004872:	d106      	bne.n	8004882 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487e:	429a      	cmp	r2, r3
 8004880:	d001      	beq.n	8004886 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e000      	b.n	8004888 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40021000 	.word	0x40021000
 8004894:	40007000 	.word	0x40007000
 8004898:	42420060 	.word	0x42420060

0800489c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d101      	bne.n	80048b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0d0      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048b0:	4b6a      	ldr	r3, [pc, #424]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d910      	bls.n	80048e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048be:	4b67      	ldr	r3, [pc, #412]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f023 0207 	bic.w	r2, r3, #7
 80048c6:	4965      	ldr	r1, [pc, #404]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ce:	4b63      	ldr	r3, [pc, #396]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e0b8      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d020      	beq.n	800492e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d005      	beq.n	8004904 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048f8:	4b59      	ldr	r3, [pc, #356]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	4a58      	ldr	r2, [pc, #352]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 80048fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004902:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	2b00      	cmp	r3, #0
 800490e:	d005      	beq.n	800491c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004910:	4b53      	ldr	r3, [pc, #332]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4a52      	ldr	r2, [pc, #328]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004916:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800491a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800491c:	4b50      	ldr	r3, [pc, #320]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	494d      	ldr	r1, [pc, #308]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 800492a:	4313      	orrs	r3, r2
 800492c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b00      	cmp	r3, #0
 8004938:	d040      	beq.n	80049bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d107      	bne.n	8004952 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004942:	4b47      	ldr	r3, [pc, #284]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d115      	bne.n	800497a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e07f      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	2b02      	cmp	r3, #2
 8004958:	d107      	bne.n	800496a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800495a:	4b41      	ldr	r3, [pc, #260]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d109      	bne.n	800497a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e073      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800496a:	4b3d      	ldr	r3, [pc, #244]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d101      	bne.n	800497a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e06b      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800497a:	4b39      	ldr	r3, [pc, #228]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f023 0203 	bic.w	r2, r3, #3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	4936      	ldr	r1, [pc, #216]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800498c:	f7fe fcdc 	bl	8003348 <HAL_GetTick>
 8004990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004992:	e00a      	b.n	80049aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004994:	f7fe fcd8 	bl	8003348 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e053      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049aa:	4b2d      	ldr	r3, [pc, #180]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f003 020c 	and.w	r2, r3, #12
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d1eb      	bne.n	8004994 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049bc:	4b27      	ldr	r3, [pc, #156]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d210      	bcs.n	80049ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ca:	4b24      	ldr	r3, [pc, #144]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f023 0207 	bic.w	r2, r3, #7
 80049d2:	4922      	ldr	r1, [pc, #136]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049da:	4b20      	ldr	r3, [pc, #128]	; (8004a5c <HAL_RCC_ClockConfig+0x1c0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0307 	and.w	r3, r3, #7
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d001      	beq.n	80049ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e032      	b.n	8004a52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049f8:	4b19      	ldr	r3, [pc, #100]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	4916      	ldr	r1, [pc, #88]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d009      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a16:	4b12      	ldr	r3, [pc, #72]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	490e      	ldr	r1, [pc, #56]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a2a:	f000 f821 	bl	8004a70 <HAL_RCC_GetSysClockFreq>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	4b0b      	ldr	r3, [pc, #44]	; (8004a60 <HAL_RCC_ClockConfig+0x1c4>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	091b      	lsrs	r3, r3, #4
 8004a36:	f003 030f 	and.w	r3, r3, #15
 8004a3a:	490a      	ldr	r1, [pc, #40]	; (8004a64 <HAL_RCC_ClockConfig+0x1c8>)
 8004a3c:	5ccb      	ldrb	r3, [r1, r3]
 8004a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a42:	4a09      	ldr	r2, [pc, #36]	; (8004a68 <HAL_RCC_ClockConfig+0x1cc>)
 8004a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a46:	4b09      	ldr	r3, [pc, #36]	; (8004a6c <HAL_RCC_ClockConfig+0x1d0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7fe fc3a 	bl	80032c4 <HAL_InitTick>

  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	40022000 	.word	0x40022000
 8004a60:	40021000 	.word	0x40021000
 8004a64:	08007af0 	.word	0x08007af0
 8004a68:	20000024 	.word	0x20000024
 8004a6c:	20000040 	.word	0x20000040

08004a70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a70:	b490      	push	{r4, r7}
 8004a72:	b08a      	sub	sp, #40	; 0x28
 8004a74:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a76:	4b2a      	ldr	r3, [pc, #168]	; (8004b20 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004a78:	1d3c      	adds	r4, r7, #4
 8004a7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a80:	f240 2301 	movw	r3, #513	; 0x201
 8004a84:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	61fb      	str	r3, [r7, #28]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	627b      	str	r3, [r7, #36]	; 0x24
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a9a:	4b22      	ldr	r3, [pc, #136]	; (8004b24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	f003 030c 	and.w	r3, r3, #12
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d002      	beq.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x40>
 8004aaa:	2b08      	cmp	r3, #8
 8004aac:	d003      	beq.n	8004ab6 <HAL_RCC_GetSysClockFreq+0x46>
 8004aae:	e02d      	b.n	8004b0c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ab0:	4b1d      	ldr	r3, [pc, #116]	; (8004b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ab2:	623b      	str	r3, [r7, #32]
      break;
 8004ab4:	e02d      	b.n	8004b12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	0c9b      	lsrs	r3, r3, #18
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ac2:	4413      	add	r3, r2
 8004ac4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004ac8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d013      	beq.n	8004afc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ad4:	4b13      	ldr	r3, [pc, #76]	; (8004b24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	0c5b      	lsrs	r3, r3, #17
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ae8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	4a0e      	ldr	r2, [pc, #56]	; (8004b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004aee:	fb02 f203 	mul.w	r2, r2, r3
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af8:	627b      	str	r3, [r7, #36]	; 0x24
 8004afa:	e004      	b.n	8004b06 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	4a0b      	ldr	r2, [pc, #44]	; (8004b2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b00:	fb02 f303 	mul.w	r3, r2, r3
 8004b04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	623b      	str	r3, [r7, #32]
      break;
 8004b0a:	e002      	b.n	8004b12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b0c:	4b06      	ldr	r3, [pc, #24]	; (8004b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b0e:	623b      	str	r3, [r7, #32]
      break;
 8004b10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b12:	6a3b      	ldr	r3, [r7, #32]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3728      	adds	r7, #40	; 0x28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc90      	pop	{r4, r7}
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	08007374 	.word	0x08007374
 8004b24:	40021000 	.word	0x40021000
 8004b28:	007a1200 	.word	0x007a1200
 8004b2c:	003d0900 	.word	0x003d0900

08004b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b34:	4b02      	ldr	r3, [pc, #8]	; (8004b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b36:	681b      	ldr	r3, [r3, #0]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr
 8004b40:	20000024 	.word	0x20000024

08004b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b48:	f7ff fff2 	bl	8004b30 <HAL_RCC_GetHCLKFreq>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	0a1b      	lsrs	r3, r3, #8
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	4903      	ldr	r1, [pc, #12]	; (8004b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b5a:	5ccb      	ldrb	r3, [r1, r3]
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40021000 	.word	0x40021000
 8004b68:	08007b00 	.word	0x08007b00

08004b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b70:	f7ff ffde 	bl	8004b30 <HAL_RCC_GetHCLKFreq>
 8004b74:	4602      	mov	r2, r0
 8004b76:	4b05      	ldr	r3, [pc, #20]	; (8004b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	0adb      	lsrs	r3, r3, #11
 8004b7c:	f003 0307 	and.w	r3, r3, #7
 8004b80:	4903      	ldr	r1, [pc, #12]	; (8004b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b82:	5ccb      	ldrb	r3, [r1, r3]
 8004b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	08007b00 	.word	0x08007b00

08004b94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b9c:	4b0a      	ldr	r3, [pc, #40]	; (8004bc8 <RCC_Delay+0x34>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a0a      	ldr	r2, [pc, #40]	; (8004bcc <RCC_Delay+0x38>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	0a5b      	lsrs	r3, r3, #9
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	fb02 f303 	mul.w	r3, r2, r3
 8004bae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004bb0:	bf00      	nop
  }
  while (Delay --);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	1e5a      	subs	r2, r3, #1
 8004bb6:	60fa      	str	r2, [r7, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1f9      	bne.n	8004bb0 <RCC_Delay+0x1c>
}
 8004bbc:	bf00      	nop
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr
 8004bc8:	20000024 	.word	0x20000024
 8004bcc:	10624dd3 	.word	0x10624dd3

08004bd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e076      	b.n	8004cd0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d108      	bne.n	8004bfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bf2:	d009      	beq.n	8004c08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	61da      	str	r2, [r3, #28]
 8004bfa:	e005      	b.n	8004c08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fd f8c6 	bl	8001db4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c50:	431a      	orrs	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	431a      	orrs	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c8c:	ea42 0103 	orr.w	r1, r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	0c1a      	lsrs	r2, r3, #16
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f002 0204 	and.w	r2, r2, #4
 8004cae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69da      	ldr	r2, [r3, #28]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cbe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3708      	adds	r7, #8
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b088      	sub	sp, #32
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	603b      	str	r3, [r7, #0]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d101      	bne.n	8004cfa <HAL_SPI_Transmit+0x22>
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e126      	b.n	8004f48 <HAL_SPI_Transmit+0x270>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d02:	f7fe fb21 	bl	8003348 <HAL_GetTick>
 8004d06:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004d08:	88fb      	ldrh	r3, [r7, #6]
 8004d0a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d002      	beq.n	8004d1e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004d18:	2302      	movs	r3, #2
 8004d1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d1c:	e10b      	b.n	8004f36 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d002      	beq.n	8004d2a <HAL_SPI_Transmit+0x52>
 8004d24:	88fb      	ldrh	r3, [r7, #6]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d102      	bne.n	8004d30 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d2e:	e102      	b.n	8004f36 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2203      	movs	r2, #3
 8004d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	68ba      	ldr	r2, [r7, #8]
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	88fa      	ldrh	r2, [r7, #6]
 8004d48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	88fa      	ldrh	r2, [r7, #6]
 8004d4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d76:	d10f      	bne.n	8004d98 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da2:	2b40      	cmp	r3, #64	; 0x40
 8004da4:	d007      	beq.n	8004db6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dbe:	d14b      	bne.n	8004e58 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d002      	beq.n	8004dce <HAL_SPI_Transmit+0xf6>
 8004dc8:	8afb      	ldrh	r3, [r7, #22]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d13e      	bne.n	8004e4c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	881a      	ldrh	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	1c9a      	adds	r2, r3, #2
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	3b01      	subs	r3, #1
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004df2:	e02b      	b.n	8004e4c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d112      	bne.n	8004e28 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e06:	881a      	ldrh	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e12:	1c9a      	adds	r2, r3, #2
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e26:	e011      	b.n	8004e4c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e28:	f7fe fa8e 	bl	8003348 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	683a      	ldr	r2, [r7, #0]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d803      	bhi.n	8004e40 <HAL_SPI_Transmit+0x168>
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e3e:	d102      	bne.n	8004e46 <HAL_SPI_Transmit+0x16e>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d102      	bne.n	8004e4c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e4a:	e074      	b.n	8004f36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1ce      	bne.n	8004df4 <HAL_SPI_Transmit+0x11c>
 8004e56:	e04c      	b.n	8004ef2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d002      	beq.n	8004e66 <HAL_SPI_Transmit+0x18e>
 8004e60:	8afb      	ldrh	r3, [r7, #22]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d140      	bne.n	8004ee8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	330c      	adds	r3, #12
 8004e70:	7812      	ldrb	r2, [r2, #0]
 8004e72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e8c:	e02c      	b.n	8004ee8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d113      	bne.n	8004ec4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	330c      	adds	r3, #12
 8004ea6:	7812      	ldrb	r2, [r2, #0]
 8004ea8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ec2:	e011      	b.n	8004ee8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ec4:	f7fe fa40 	bl	8003348 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d803      	bhi.n	8004edc <HAL_SPI_Transmit+0x204>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004eda:	d102      	bne.n	8004ee2 <HAL_SPI_Transmit+0x20a>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d102      	bne.n	8004ee8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ee6:	e026      	b.n	8004f36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1cd      	bne.n	8004e8e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	6839      	ldr	r1, [r7, #0]
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 fbb8 	bl	800566c <SPI_EndRxTxTransaction>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d002      	beq.n	8004f08 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2220      	movs	r2, #32
 8004f06:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10a      	bne.n	8004f26 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f10:	2300      	movs	r3, #0
 8004f12:	613b      	str	r3, [r7, #16]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	613b      	str	r3, [r7, #16]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	613b      	str	r3, [r7, #16]
 8004f24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d002      	beq.n	8004f34 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	77fb      	strb	r3, [r7, #31]
 8004f32:	e000      	b.n	8004f36 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004f34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f46:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3720      	adds	r7, #32
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af02      	add	r7, sp, #8
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	603b      	str	r3, [r7, #0]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f60:	2300      	movs	r3, #0
 8004f62:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f6c:	d112      	bne.n	8004f94 <HAL_SPI_Receive+0x44>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10e      	bne.n	8004f94 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2204      	movs	r2, #4
 8004f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004f7e:	88fa      	ldrh	r2, [r7, #6]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	68b9      	ldr	r1, [r7, #8]
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f000 f8f1 	bl	8005172 <HAL_SPI_TransmitReceive>
 8004f90:	4603      	mov	r3, r0
 8004f92:	e0ea      	b.n	800516a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d101      	bne.n	8004fa2 <HAL_SPI_Receive+0x52>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	e0e3      	b.n	800516a <HAL_SPI_Receive+0x21a>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004faa:	f7fe f9cd 	bl	8003348 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d002      	beq.n	8004fc2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004fc0:	e0ca      	b.n	8005158 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <HAL_SPI_Receive+0x7e>
 8004fc8:	88fb      	ldrh	r3, [r7, #6]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d102      	bne.n	8004fd4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004fd2:	e0c1      	b.n	8005158 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2204      	movs	r2, #4
 8004fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	88fa      	ldrh	r2, [r7, #6]
 8004fec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	88fa      	ldrh	r2, [r7, #6]
 8004ff2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800501a:	d10f      	bne.n	800503c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800502a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800503a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005046:	2b40      	cmp	r3, #64	; 0x40
 8005048:	d007      	beq.n	800505a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005058:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d162      	bne.n	8005128 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005062:	e02e      	b.n	80050c2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b01      	cmp	r3, #1
 8005070:	d115      	bne.n	800509e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f103 020c 	add.w	r2, r3, #12
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507e:	7812      	ldrb	r2, [r2, #0]
 8005080:	b2d2      	uxtb	r2, r2
 8005082:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800509c:	e011      	b.n	80050c2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800509e:	f7fe f953 	bl	8003348 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d803      	bhi.n	80050b6 <HAL_SPI_Receive+0x166>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050b4:	d102      	bne.n	80050bc <HAL_SPI_Receive+0x16c>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d102      	bne.n	80050c2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80050c0:	e04a      	b.n	8005158 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1cb      	bne.n	8005064 <HAL_SPI_Receive+0x114>
 80050cc:	e031      	b.n	8005132 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d113      	bne.n	8005104 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68da      	ldr	r2, [r3, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e6:	b292      	uxth	r2, r2
 80050e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ee:	1c9a      	adds	r2, r3, #2
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005102:	e011      	b.n	8005128 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005104:	f7fe f920 	bl	8003348 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	429a      	cmp	r2, r3
 8005112:	d803      	bhi.n	800511c <HAL_SPI_Receive+0x1cc>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800511a:	d102      	bne.n	8005122 <HAL_SPI_Receive+0x1d2>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d102      	bne.n	8005128 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005126:	e017      	b.n	8005158 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800512c:	b29b      	uxth	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1cd      	bne.n	80050ce <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	6839      	ldr	r1, [r7, #0]
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f000 fa46 	bl	80055c8 <SPI_EndRxTransaction>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d002      	beq.n	8005148 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2220      	movs	r2, #32
 8005146:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	75fb      	strb	r3, [r7, #23]
 8005154:	e000      	b.n	8005158 <HAL_SPI_Receive+0x208>
  }

error :
 8005156:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005168:	7dfb      	ldrb	r3, [r7, #23]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3718      	adds	r7, #24
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b08c      	sub	sp, #48	; 0x30
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	60b9      	str	r1, [r7, #8]
 800517c:	607a      	str	r2, [r7, #4]
 800517e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005180:	2301      	movs	r3, #1
 8005182:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005184:	2300      	movs	r3, #0
 8005186:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005190:	2b01      	cmp	r3, #1
 8005192:	d101      	bne.n	8005198 <HAL_SPI_TransmitReceive+0x26>
 8005194:	2302      	movs	r3, #2
 8005196:	e18a      	b.n	80054ae <HAL_SPI_TransmitReceive+0x33c>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051a0:	f7fe f8d2 	bl	8003348 <HAL_GetTick>
 80051a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80051b6:	887b      	ldrh	r3, [r7, #2]
 80051b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80051ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d00f      	beq.n	80051e2 <HAL_SPI_TransmitReceive+0x70>
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051c8:	d107      	bne.n	80051da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d103      	bne.n	80051da <HAL_SPI_TransmitReceive+0x68>
 80051d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d003      	beq.n	80051e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80051da:	2302      	movs	r3, #2
 80051dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051e0:	e15b      	b.n	800549a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <HAL_SPI_TransmitReceive+0x82>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d002      	beq.n	80051f4 <HAL_SPI_TransmitReceive+0x82>
 80051ee:	887b      	ldrh	r3, [r7, #2]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d103      	bne.n	80051fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051fa:	e14e      	b.n	800549a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005202:	b2db      	uxtb	r3, r3
 8005204:	2b04      	cmp	r3, #4
 8005206:	d003      	beq.n	8005210 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2205      	movs	r2, #5
 800520c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	887a      	ldrh	r2, [r7, #2]
 8005220:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	887a      	ldrh	r2, [r7, #2]
 8005226:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	887a      	ldrh	r2, [r7, #2]
 8005232:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	887a      	ldrh	r2, [r7, #2]
 8005238:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005250:	2b40      	cmp	r3, #64	; 0x40
 8005252:	d007      	beq.n	8005264 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005262:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800526c:	d178      	bne.n	8005360 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d002      	beq.n	800527c <HAL_SPI_TransmitReceive+0x10a>
 8005276:	8b7b      	ldrh	r3, [r7, #26]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d166      	bne.n	800534a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005280:	881a      	ldrh	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528c:	1c9a      	adds	r2, r3, #2
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a0:	e053      	b.n	800534a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b02      	cmp	r3, #2
 80052ae:	d11b      	bne.n	80052e8 <HAL_SPI_TransmitReceive+0x176>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d016      	beq.n	80052e8 <HAL_SPI_TransmitReceive+0x176>
 80052ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d113      	bne.n	80052e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c4:	881a      	ldrh	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d0:	1c9a      	adds	r2, r3, #2
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052e4:	2300      	movs	r3, #0
 80052e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d119      	bne.n	800532a <HAL_SPI_TransmitReceive+0x1b8>
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d014      	beq.n	800532a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530a:	b292      	uxth	r2, r2
 800530c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005312:	1c9a      	adds	r2, r3, #2
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800531c:	b29b      	uxth	r3, r3
 800531e:	3b01      	subs	r3, #1
 8005320:	b29a      	uxth	r2, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005326:	2301      	movs	r3, #1
 8005328:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800532a:	f7fe f80d 	bl	8003348 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005336:	429a      	cmp	r2, r3
 8005338:	d807      	bhi.n	800534a <HAL_SPI_TransmitReceive+0x1d8>
 800533a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800533c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005340:	d003      	beq.n	800534a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005348:	e0a7      	b.n	800549a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1a6      	bne.n	80052a2 <HAL_SPI_TransmitReceive+0x130>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005358:	b29b      	uxth	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1a1      	bne.n	80052a2 <HAL_SPI_TransmitReceive+0x130>
 800535e:	e07c      	b.n	800545a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d002      	beq.n	800536e <HAL_SPI_TransmitReceive+0x1fc>
 8005368:	8b7b      	ldrh	r3, [r7, #26]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d16b      	bne.n	8005446 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	330c      	adds	r3, #12
 8005378:	7812      	ldrb	r2, [r2, #0]
 800537a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005380:	1c5a      	adds	r2, r3, #1
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800538a:	b29b      	uxth	r3, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005394:	e057      	b.n	8005446 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d11c      	bne.n	80053de <HAL_SPI_TransmitReceive+0x26c>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d017      	beq.n	80053de <HAL_SPI_TransmitReceive+0x26c>
 80053ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d114      	bne.n	80053de <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	330c      	adds	r3, #12
 80053be:	7812      	ldrb	r2, [r2, #0]
 80053c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	3b01      	subs	r3, #1
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053da:	2300      	movs	r3, #0
 80053dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d119      	bne.n	8005420 <HAL_SPI_TransmitReceive+0x2ae>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d014      	beq.n	8005420 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68da      	ldr	r2, [r3, #12]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005400:	b2d2      	uxtb	r2, r2
 8005402:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005408:	1c5a      	adds	r2, r3, #1
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005412:	b29b      	uxth	r3, r3
 8005414:	3b01      	subs	r3, #1
 8005416:	b29a      	uxth	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800541c:	2301      	movs	r3, #1
 800541e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005420:	f7fd ff92 	bl	8003348 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800542c:	429a      	cmp	r2, r3
 800542e:	d803      	bhi.n	8005438 <HAL_SPI_TransmitReceive+0x2c6>
 8005430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005432:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005436:	d102      	bne.n	800543e <HAL_SPI_TransmitReceive+0x2cc>
 8005438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800543a:	2b00      	cmp	r3, #0
 800543c:	d103      	bne.n	8005446 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005444:	e029      	b.n	800549a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800544a:	b29b      	uxth	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1a2      	bne.n	8005396 <HAL_SPI_TransmitReceive+0x224>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d19d      	bne.n	8005396 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800545a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800545c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f000 f904 	bl	800566c <SPI_EndRxTxTransaction>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d006      	beq.n	8005478 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2220      	movs	r2, #32
 8005474:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005476:	e010      	b.n	800549a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10b      	bne.n	8005498 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005480:	2300      	movs	r3, #0
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	e000      	b.n	800549a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005498:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3730      	adds	r7, #48	; 0x30
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b088      	sub	sp, #32
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	603b      	str	r3, [r7, #0]
 80054c4:	4613      	mov	r3, r2
 80054c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80054c8:	f7fd ff3e 	bl	8003348 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d0:	1a9b      	subs	r3, r3, r2
 80054d2:	683a      	ldr	r2, [r7, #0]
 80054d4:	4413      	add	r3, r2
 80054d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80054d8:	f7fd ff36 	bl	8003348 <HAL_GetTick>
 80054dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054de:	4b39      	ldr	r3, [pc, #228]	; (80055c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	015b      	lsls	r3, r3, #5
 80054e4:	0d1b      	lsrs	r3, r3, #20
 80054e6:	69fa      	ldr	r2, [r7, #28]
 80054e8:	fb02 f303 	mul.w	r3, r2, r3
 80054ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054ee:	e054      	b.n	800559a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054f6:	d050      	beq.n	800559a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054f8:	f7fd ff26 	bl	8003348 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	69fa      	ldr	r2, [r7, #28]
 8005504:	429a      	cmp	r2, r3
 8005506:	d902      	bls.n	800550e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d13d      	bne.n	800558a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800551c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005526:	d111      	bne.n	800554c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005530:	d004      	beq.n	800553c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800553a:	d107      	bne.n	800554c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800554a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005550:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005554:	d10f      	bne.n	8005576 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005564:	601a      	str	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005574:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e017      	b.n	80055ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005590:	2300      	movs	r3, #0
 8005592:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	3b01      	subs	r3, #1
 8005598:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4013      	ands	r3, r2
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	bf0c      	ite	eq
 80055aa:	2301      	moveq	r3, #1
 80055ac:	2300      	movne	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	461a      	mov	r2, r3
 80055b2:	79fb      	ldrb	r3, [r7, #7]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d19b      	bne.n	80054f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3720      	adds	r7, #32
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	20000024 	.word	0x20000024

080055c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af02      	add	r7, sp, #8
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055dc:	d111      	bne.n	8005602 <SPI_EndRxTransaction+0x3a>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055e6:	d004      	beq.n	80055f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055f0:	d107      	bne.n	8005602 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005600:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800560a:	d117      	bne.n	800563c <SPI_EndRxTransaction+0x74>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005614:	d112      	bne.n	800563c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	2200      	movs	r2, #0
 800561e:	2101      	movs	r1, #1
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f7ff ff49 	bl	80054b8 <SPI_WaitFlagStateUntilTimeout>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01a      	beq.n	8005662 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005630:	f043 0220 	orr.w	r2, r3, #32
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e013      	b.n	8005664 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2200      	movs	r2, #0
 8005644:	2180      	movs	r1, #128	; 0x80
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f7ff ff36 	bl	80054b8 <SPI_WaitFlagStateUntilTimeout>
 800564c:	4603      	mov	r3, r0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005656:	f043 0220 	orr.w	r2, r3, #32
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e000      	b.n	8005664 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af02      	add	r7, sp, #8
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2200      	movs	r2, #0
 8005680:	2180      	movs	r1, #128	; 0x80
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f7ff ff18 	bl	80054b8 <SPI_WaitFlagStateUntilTimeout>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d007      	beq.n	800569e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005692:	f043 0220 	orr.w	r2, r3, #32
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e000      	b.n	80056a0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e041      	b.n	800573e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d106      	bne.n	80056d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7fc fbba 	bl	8001e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3304      	adds	r3, #4
 80056e4:	4619      	mov	r1, r3
 80056e6:	4610      	mov	r0, r2
 80056e8:	f000 faa8 	bl	8005c3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b01      	cmp	r3, #1
 800575a:	d001      	beq.n	8005760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e03a      	b.n	80057d6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f042 0201 	orr.w	r2, r2, #1
 8005776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a18      	ldr	r2, [pc, #96]	; (80057e0 <HAL_TIM_Base_Start_IT+0x98>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00e      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x58>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578a:	d009      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x58>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a14      	ldr	r2, [pc, #80]	; (80057e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d004      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x58>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a13      	ldr	r2, [pc, #76]	; (80057e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d111      	bne.n	80057c4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f003 0307 	and.w	r3, r3, #7
 80057aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2b06      	cmp	r3, #6
 80057b0:	d010      	beq.n	80057d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f042 0201 	orr.w	r2, r2, #1
 80057c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c2:	e007      	b.n	80057d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	bc80      	pop	{r7}
 80057de:	4770      	bx	lr
 80057e0:	40012c00 	.word	0x40012c00
 80057e4:	40000400 	.word	0x40000400
 80057e8:	40000800 	.word	0x40000800

080057ec <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0201 	bic.w	r2, r2, #1
 8005802:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6a1a      	ldr	r2, [r3, #32]
 800580a:	f241 1311 	movw	r3, #4369	; 0x1111
 800580e:	4013      	ands	r3, r2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10f      	bne.n	8005834 <HAL_TIM_Base_Stop_IT+0x48>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6a1a      	ldr	r2, [r3, #32]
 800581a:	f240 4344 	movw	r3, #1092	; 0x444
 800581e:	4013      	ands	r3, r2
 8005820:	2b00      	cmp	r3, #0
 8005822:	d107      	bne.n	8005834 <HAL_TIM_Base_Stop_IT+0x48>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0201 	bic.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b02      	cmp	r3, #2
 800585c:	d122      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b02      	cmp	r3, #2
 800586a:	d11b      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f06f 0202 	mvn.w	r2, #2
 8005874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	699b      	ldr	r3, [r3, #24]
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f9ba 	bl	8005c04 <HAL_TIM_IC_CaptureCallback>
 8005890:	e005      	b.n	800589e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f9ad 	bl	8005bf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f9bc 	bl	8005c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	f003 0304 	and.w	r3, r3, #4
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	d122      	bne.n	80058f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b04      	cmp	r3, #4
 80058be:	d11b      	bne.n	80058f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0204 	mvn.w	r2, #4
 80058c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2202      	movs	r2, #2
 80058ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f990 	bl	8005c04 <HAL_TIM_IC_CaptureCallback>
 80058e4:	e005      	b.n	80058f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f983 	bl	8005bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f992 	bl	8005c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	f003 0308 	and.w	r3, r3, #8
 8005902:	2b08      	cmp	r3, #8
 8005904:	d122      	bne.n	800594c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b08      	cmp	r3, #8
 8005912:	d11b      	bne.n	800594c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f06f 0208 	mvn.w	r2, #8
 800591c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2204      	movs	r2, #4
 8005922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	f003 0303 	and.w	r3, r3, #3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d003      	beq.n	800593a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f966 	bl	8005c04 <HAL_TIM_IC_CaptureCallback>
 8005938:	e005      	b.n	8005946 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f959 	bl	8005bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 f968 	bl	8005c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f003 0310 	and.w	r3, r3, #16
 8005956:	2b10      	cmp	r3, #16
 8005958:	d122      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	f003 0310 	and.w	r3, r3, #16
 8005964:	2b10      	cmp	r3, #16
 8005966:	d11b      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0210 	mvn.w	r2, #16
 8005970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2208      	movs	r2, #8
 8005976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f93c 	bl	8005c04 <HAL_TIM_IC_CaptureCallback>
 800598c:	e005      	b.n	800599a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f92f 	bl	8005bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 f93e 	bl	8005c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d10e      	bne.n	80059cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d107      	bne.n	80059cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f06f 0201 	mvn.w	r2, #1
 80059c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f90a 	bl	8005be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d6:	2b80      	cmp	r3, #128	; 0x80
 80059d8:	d10e      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e4:	2b80      	cmp	r3, #128	; 0x80
 80059e6:	d107      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 fa81 	bl	8005efa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a02:	2b40      	cmp	r3, #64	; 0x40
 8005a04:	d10e      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a10:	2b40      	cmp	r3, #64	; 0x40
 8005a12:	d107      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f902 	bl	8005c28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	f003 0320 	and.w	r3, r3, #32
 8005a2e:	2b20      	cmp	r3, #32
 8005a30:	d10e      	bne.n	8005a50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	f003 0320 	and.w	r3, r3, #32
 8005a3c:	2b20      	cmp	r3, #32
 8005a3e:	d107      	bne.n	8005a50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f06f 0220 	mvn.w	r2, #32
 8005a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 fa4c 	bl	8005ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a50:	bf00      	nop
 8005a52:	3708      	adds	r7, #8
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <HAL_TIM_ConfigClockSource+0x18>
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	e0b3      	b.n	8005bd8 <HAL_TIM_ConfigClockSource+0x180>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a96:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aa8:	d03e      	beq.n	8005b28 <HAL_TIM_ConfigClockSource+0xd0>
 8005aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aae:	f200 8087 	bhi.w	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab6:	f000 8085 	beq.w	8005bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005abe:	d87f      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ac0:	2b70      	cmp	r3, #112	; 0x70
 8005ac2:	d01a      	beq.n	8005afa <HAL_TIM_ConfigClockSource+0xa2>
 8005ac4:	2b70      	cmp	r3, #112	; 0x70
 8005ac6:	d87b      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ac8:	2b60      	cmp	r3, #96	; 0x60
 8005aca:	d050      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x116>
 8005acc:	2b60      	cmp	r3, #96	; 0x60
 8005ace:	d877      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ad0:	2b50      	cmp	r3, #80	; 0x50
 8005ad2:	d03c      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0xf6>
 8005ad4:	2b50      	cmp	r3, #80	; 0x50
 8005ad6:	d873      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ad8:	2b40      	cmp	r3, #64	; 0x40
 8005ada:	d058      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x136>
 8005adc:	2b40      	cmp	r3, #64	; 0x40
 8005ade:	d86f      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ae0:	2b30      	cmp	r3, #48	; 0x30
 8005ae2:	d064      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x156>
 8005ae4:	2b30      	cmp	r3, #48	; 0x30
 8005ae6:	d86b      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005ae8:	2b20      	cmp	r3, #32
 8005aea:	d060      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x156>
 8005aec:	2b20      	cmp	r3, #32
 8005aee:	d867      	bhi.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d05c      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x156>
 8005af4:	2b10      	cmp	r3, #16
 8005af6:	d05a      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005af8:	e062      	b.n	8005bc0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6818      	ldr	r0, [r3, #0]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	6899      	ldr	r1, [r3, #8]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	f000 f970 	bl	8005dee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b1c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	609a      	str	r2, [r3, #8]
      break;
 8005b26:	e04e      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	6899      	ldr	r1, [r3, #8]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f000 f959 	bl	8005dee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b4a:	609a      	str	r2, [r3, #8]
      break;
 8005b4c:	e03b      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6859      	ldr	r1, [r3, #4]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f000 f8d0 	bl	8005d00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2150      	movs	r1, #80	; 0x50
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 f927 	bl	8005dba <TIM_ITRx_SetConfig>
      break;
 8005b6c:	e02b      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6818      	ldr	r0, [r3, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	6859      	ldr	r1, [r3, #4]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f000 f8ee 	bl	8005d5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2160      	movs	r1, #96	; 0x60
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 f917 	bl	8005dba <TIM_ITRx_SetConfig>
      break;
 8005b8c:	e01b      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6818      	ldr	r0, [r3, #0]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	6859      	ldr	r1, [r3, #4]
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	f000 f8b0 	bl	8005d00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2140      	movs	r1, #64	; 0x40
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f000 f907 	bl	8005dba <TIM_ITRx_SetConfig>
      break;
 8005bac:	e00b      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	4610      	mov	r0, r2
 8005bba:	f000 f8fe 	bl	8005dba <TIM_ITRx_SetConfig>
        break;
 8005bbe:	e002      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005bc0:	bf00      	nop
 8005bc2:	e000      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005bc4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bc80      	pop	{r7}
 8005bf0:	4770      	bx	lr

08005bf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bfa:	bf00      	nop
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bc80      	pop	{r7}
 8005c02:	4770      	bx	lr

08005c04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c0c:	bf00      	nop
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bc80      	pop	{r7}
 8005c14:	4770      	bx	lr

08005c16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b083      	sub	sp, #12
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr

08005c28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bc80      	pop	{r7}
 8005c38:	4770      	bx	lr
	...

08005c3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a29      	ldr	r2, [pc, #164]	; (8005cf4 <TIM_Base_SetConfig+0xb8>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d00b      	beq.n	8005c6c <TIM_Base_SetConfig+0x30>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5a:	d007      	beq.n	8005c6c <TIM_Base_SetConfig+0x30>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a26      	ldr	r2, [pc, #152]	; (8005cf8 <TIM_Base_SetConfig+0xbc>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d003      	beq.n	8005c6c <TIM_Base_SetConfig+0x30>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a25      	ldr	r2, [pc, #148]	; (8005cfc <TIM_Base_SetConfig+0xc0>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d108      	bne.n	8005c7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	68fa      	ldr	r2, [r7, #12]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a1c      	ldr	r2, [pc, #112]	; (8005cf4 <TIM_Base_SetConfig+0xb8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d00b      	beq.n	8005c9e <TIM_Base_SetConfig+0x62>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c8c:	d007      	beq.n	8005c9e <TIM_Base_SetConfig+0x62>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a19      	ldr	r2, [pc, #100]	; (8005cf8 <TIM_Base_SetConfig+0xbc>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d003      	beq.n	8005c9e <TIM_Base_SetConfig+0x62>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a18      	ldr	r2, [pc, #96]	; (8005cfc <TIM_Base_SetConfig+0xc0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d108      	bne.n	8005cb0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a07      	ldr	r2, [pc, #28]	; (8005cf4 <TIM_Base_SetConfig+0xb8>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d103      	bne.n	8005ce4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	691a      	ldr	r2, [r3, #16]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	615a      	str	r2, [r3, #20]
}
 8005cea:	bf00      	nop
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bc80      	pop	{r7}
 8005cf2:	4770      	bx	lr
 8005cf4:	40012c00 	.word	0x40012c00
 8005cf8:	40000400 	.word	0x40000400
 8005cfc:	40000800 	.word	0x40000800

08005d00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	f023 0201 	bic.w	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	011b      	lsls	r3, r3, #4
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f023 030a 	bic.w	r3, r3, #10
 8005d3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	621a      	str	r2, [r3, #32]
}
 8005d52:	bf00      	nop
 8005d54:	371c      	adds	r7, #28
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bc80      	pop	{r7}
 8005d5a:	4770      	bx	lr

08005d5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	f023 0210 	bic.w	r2, r3, #16
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	031b      	lsls	r3, r3, #12
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	621a      	str	r2, [r3, #32]
}
 8005db0:	bf00      	nop
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bc80      	pop	{r7}
 8005db8:	4770      	bx	lr

08005dba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b085      	sub	sp, #20
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
 8005dc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f043 0307 	orr.w	r3, r3, #7
 8005ddc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	609a      	str	r2, [r3, #8]
}
 8005de4:	bf00      	nop
 8005de6:	3714      	adds	r7, #20
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bc80      	pop	{r7}
 8005dec:	4770      	bx	lr

08005dee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b087      	sub	sp, #28
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	60f8      	str	r0, [r7, #12]
 8005df6:	60b9      	str	r1, [r7, #8]
 8005df8:	607a      	str	r2, [r7, #4]
 8005dfa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	021a      	lsls	r2, r3, #8
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	431a      	orrs	r2, r3
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	609a      	str	r2, [r3, #8]
}
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bc80      	pop	{r7}
 8005e2a:	4770      	bx	lr

08005e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d101      	bne.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e40:	2302      	movs	r3, #2
 8005e42:	e046      	b.n	8005ed2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a16      	ldr	r2, [pc, #88]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00e      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e90:	d009      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a12      	ldr	r2, [pc, #72]	; (8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d004      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a10      	ldr	r2, [pc, #64]	; (8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d10c      	bne.n	8005ec0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr
 8005edc:	40012c00 	.word	0x40012c00
 8005ee0:	40000400 	.word	0x40000400
 8005ee4:	40000800 	.word	0x40000800

08005ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bc80      	pop	{r7}
 8005ef8:	4770      	bx	lr

08005efa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f02:	bf00      	nop
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bc80      	pop	{r7}
 8005f0a:	4770      	bx	lr

08005f0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d101      	bne.n	8005f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e03f      	b.n	8005f9e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d106      	bne.n	8005f38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7fb ffae 	bl	8001e94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2224      	movs	r2, #36	; 0x24
 8005f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68da      	ldr	r2, [r3, #12]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 fbed 	bl	8006730 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	695a      	ldr	r2, [r3, #20]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2220      	movs	r2, #32
 8005f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3708      	adds	r7, #8
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b085      	sub	sp, #20
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	60f8      	str	r0, [r7, #12]
 8005fae:	60b9      	str	r1, [r7, #8]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d130      	bne.n	8006022 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d002      	beq.n	8005fcc <HAL_UART_Transmit_IT+0x26>
 8005fc6:	88fb      	ldrh	r3, [r7, #6]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e029      	b.n	8006024 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d101      	bne.n	8005fde <HAL_UART_Transmit_IT+0x38>
 8005fda:	2302      	movs	r3, #2
 8005fdc:	e022      	b.n	8006024 <HAL_UART_Transmit_IT+0x7e>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	88fa      	ldrh	r2, [r7, #6]
 8005ff0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	88fa      	ldrh	r2, [r7, #6]
 8005ff6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2221      	movs	r2, #33	; 0x21
 8006002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800601c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	e000      	b.n	8006024 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006022:	2302      	movs	r3, #2
  }
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	bc80      	pop	{r7}
 800602c:	4770      	bx	lr

0800602e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b084      	sub	sp, #16
 8006032:	af00      	add	r7, sp, #0
 8006034:	60f8      	str	r0, [r7, #12]
 8006036:	60b9      	str	r1, [r7, #8]
 8006038:	4613      	mov	r3, r2
 800603a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006042:	b2db      	uxtb	r3, r3
 8006044:	2b20      	cmp	r3, #32
 8006046:	d11d      	bne.n	8006084 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d002      	beq.n	8006054 <HAL_UART_Receive_IT+0x26>
 800604e:	88fb      	ldrh	r3, [r7, #6]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d101      	bne.n	8006058 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e016      	b.n	8006086 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800605e:	2b01      	cmp	r3, #1
 8006060:	d101      	bne.n	8006066 <HAL_UART_Receive_IT+0x38>
 8006062:	2302      	movs	r3, #2
 8006064:	e00f      	b.n	8006086 <HAL_UART_Receive_IT+0x58>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006074:	88fb      	ldrh	r3, [r7, #6]
 8006076:	461a      	mov	r2, r3
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f000 f9cf 	bl	800641e <UART_Start_Receive_IT>
 8006080:	4603      	mov	r3, r0
 8006082:	e000      	b.n	8006086 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006084:	2302      	movs	r3, #2
  }
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
	...

08006090 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b08a      	sub	sp, #40	; 0x28
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ba:	f003 030f 	and.w	r3, r3, #15
 80060be:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10d      	bne.n	80060e2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c8:	f003 0320 	and.w	r3, r3, #32
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d008      	beq.n	80060e2 <HAL_UART_IRQHandler+0x52>
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	f003 0320 	and.w	r3, r3, #32
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 fa7f 	bl	80065de <UART_Receive_IT>
      return;
 80060e0:	e17b      	b.n	80063da <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 80b1 	beq.w	800624c <HAL_UART_IRQHandler+0x1bc>
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	f003 0301 	and.w	r3, r3, #1
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d105      	bne.n	8006100 <HAL_UART_IRQHandler+0x70>
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f000 80a6 	beq.w	800624c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00a      	beq.n	8006120 <HAL_UART_IRQHandler+0x90>
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006110:	2b00      	cmp	r3, #0
 8006112:	d005      	beq.n	8006120 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006118:	f043 0201 	orr.w	r2, r3, #1
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00a      	beq.n	8006140 <HAL_UART_IRQHandler+0xb0>
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006138:	f043 0202 	orr.w	r2, r3, #2
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <HAL_UART_IRQHandler+0xd0>
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	f003 0301 	and.w	r3, r3, #1
 8006150:	2b00      	cmp	r3, #0
 8006152:	d005      	beq.n	8006160 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006158:	f043 0204 	orr.w	r2, r3, #4
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	f003 0308 	and.w	r3, r3, #8
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00f      	beq.n	800618a <HAL_UART_IRQHandler+0xfa>
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d104      	bne.n	800617e <HAL_UART_IRQHandler+0xee>
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d005      	beq.n	800618a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006182:	f043 0208 	orr.w	r2, r3, #8
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618e:	2b00      	cmp	r3, #0
 8006190:	f000 811e 	beq.w	80063d0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b00      	cmp	r3, #0
 800619c:	d007      	beq.n	80061ae <HAL_UART_IRQHandler+0x11e>
 800619e:	6a3b      	ldr	r3, [r7, #32]
 80061a0:	f003 0320 	and.w	r3, r3, #32
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 fa18 	bl	80065de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	bf14      	ite	ne
 80061bc:	2301      	movne	r3, #1
 80061be:	2300      	moveq	r3, #0
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c8:	f003 0308 	and.w	r3, r3, #8
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d102      	bne.n	80061d6 <HAL_UART_IRQHandler+0x146>
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d031      	beq.n	800623a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f95a 	bl	8006490 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d023      	beq.n	8006232 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695a      	ldr	r2, [r3, #20]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061f8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d013      	beq.n	800622a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006206:	4a76      	ldr	r2, [pc, #472]	; (80063e0 <HAL_UART_IRQHandler+0x350>)
 8006208:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620e:	4618      	mov	r0, r3
 8006210:	f7fd fa10 	bl	8003634 <HAL_DMA_Abort_IT>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d016      	beq.n	8006248 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006224:	4610      	mov	r0, r2
 8006226:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006228:	e00e      	b.n	8006248 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f8e3 	bl	80063f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006230:	e00a      	b.n	8006248 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f8df 	bl	80063f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	e006      	b.n	8006248 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f8db 	bl	80063f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006246:	e0c3      	b.n	80063d0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006248:	bf00      	nop
    return;
 800624a:	e0c1      	b.n	80063d0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006250:	2b01      	cmp	r3, #1
 8006252:	f040 80a1 	bne.w	8006398 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006258:	f003 0310 	and.w	r3, r3, #16
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 809b 	beq.w	8006398 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006262:	6a3b      	ldr	r3, [r7, #32]
 8006264:	f003 0310 	and.w	r3, r3, #16
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 8095 	beq.w	8006398 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	60fb      	str	r3, [r7, #12]
 8006282:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	d04e      	beq.n	8006330 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800629c:	8a3b      	ldrh	r3, [r7, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 8098 	beq.w	80063d4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062a8:	8a3a      	ldrh	r2, [r7, #16]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	f080 8092 	bcs.w	80063d4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	8a3a      	ldrh	r2, [r7, #16]
 80062b4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	2b20      	cmp	r3, #32
 80062be:	d02b      	beq.n	8006318 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68da      	ldr	r2, [r3, #12]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062ce:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	695a      	ldr	r2, [r3, #20]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 0201 	bic.w	r2, r2, #1
 80062de:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	695a      	ldr	r2, [r3, #20]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062ee:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2220      	movs	r2, #32
 80062f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68da      	ldr	r2, [r3, #12]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0210 	bic.w	r2, r2, #16
 800630c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006312:	4618      	mov	r0, r3
 8006314:	f7fd f953 	bl	80035be <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006320:	b29b      	uxth	r3, r3
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	b29b      	uxth	r3, r3
 8006326:	4619      	mov	r1, r3
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 f86d 	bl	8006408 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800632e:	e051      	b.n	80063d4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006338:	b29b      	uxth	r3, r3
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d047      	beq.n	80063d8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006348:	8a7b      	ldrh	r3, [r7, #18]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d044      	beq.n	80063d8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68da      	ldr	r2, [r3, #12]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800635c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695a      	ldr	r2, [r3, #20]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 0201 	bic.w	r2, r2, #1
 800636c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2220      	movs	r2, #32
 8006372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f022 0210 	bic.w	r2, r2, #16
 800638a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800638c:	8a7b      	ldrh	r3, [r7, #18]
 800638e:	4619      	mov	r1, r3
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f839 	bl	8006408 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006396:	e01f      	b.n	80063d8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d008      	beq.n	80063b4 <HAL_UART_IRQHandler+0x324>
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d003      	beq.n	80063b4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 f8af 	bl	8006510 <UART_Transmit_IT>
    return;
 80063b2:	e012      	b.n	80063da <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00d      	beq.n	80063da <HAL_UART_IRQHandler+0x34a>
 80063be:	6a3b      	ldr	r3, [r7, #32]
 80063c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f8f0 	bl	80065ae <UART_EndTransmit_IT>
    return;
 80063ce:	e004      	b.n	80063da <HAL_UART_IRQHandler+0x34a>
    return;
 80063d0:	bf00      	nop
 80063d2:	e002      	b.n	80063da <HAL_UART_IRQHandler+0x34a>
      return;
 80063d4:	bf00      	nop
 80063d6:	e000      	b.n	80063da <HAL_UART_IRQHandler+0x34a>
      return;
 80063d8:	bf00      	nop
  }
}
 80063da:	3728      	adds	r7, #40	; 0x28
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	080064e9 	.word	0x080064e9

080063e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bc80      	pop	{r7}
 80063f4:	4770      	bx	lr

080063f6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063f6:	b480      	push	{r7}
 80063f8:	b083      	sub	sp, #12
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063fe:	bf00      	nop
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	bc80      	pop	{r7}
 8006406:	4770      	bx	lr

08006408 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	460b      	mov	r3, r1
 8006412:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr

0800641e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800641e:	b480      	push	{r7}
 8006420:	b085      	sub	sp, #20
 8006422:	af00      	add	r7, sp, #0
 8006424:	60f8      	str	r0, [r7, #12]
 8006426:	60b9      	str	r1, [r7, #8]
 8006428:	4613      	mov	r3, r2
 800642a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	88fa      	ldrh	r2, [r7, #6]
 8006436:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	88fa      	ldrh	r2, [r7, #6]
 800643c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2222      	movs	r2, #34	; 0x22
 8006448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006462:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	695a      	ldr	r2, [r3, #20]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0201 	orr.w	r2, r2, #1
 8006472:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0220 	orr.w	r2, r2, #32
 8006482:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3714      	adds	r7, #20
 800648a:	46bd      	mov	sp, r7
 800648c:	bc80      	pop	{r7}
 800648e:	4770      	bx	lr

08006490 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68da      	ldr	r2, [r3, #12]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064a6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	695a      	ldr	r2, [r3, #20]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 0201 	bic.w	r2, r2, #1
 80064b6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d107      	bne.n	80064d0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68da      	ldr	r2, [r3, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f022 0210 	bic.w	r2, r2, #16
 80064ce:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2220      	movs	r2, #32
 80064d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064de:	bf00      	nop
 80064e0:	370c      	adds	r7, #12
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bc80      	pop	{r7}
 80064e6:	4770      	bx	lr

080064e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f7ff ff77 	bl	80063f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006508:	bf00      	nop
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006510:	b480      	push	{r7}
 8006512:	b085      	sub	sp, #20
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b21      	cmp	r3, #33	; 0x21
 8006522:	d13e      	bne.n	80065a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800652c:	d114      	bne.n	8006558 <UART_Transmit_IT+0x48>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d110      	bne.n	8006558 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	881b      	ldrh	r3, [r3, #0]
 8006540:	461a      	mov	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800654a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a1b      	ldr	r3, [r3, #32]
 8006550:	1c9a      	adds	r2, r3, #2
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	621a      	str	r2, [r3, #32]
 8006556:	e008      	b.n	800656a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	1c59      	adds	r1, r3, #1
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	6211      	str	r1, [r2, #32]
 8006562:	781a      	ldrb	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800656e:	b29b      	uxth	r3, r3
 8006570:	3b01      	subs	r3, #1
 8006572:	b29b      	uxth	r3, r3
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	4619      	mov	r1, r3
 8006578:	84d1      	strh	r1, [r2, #38]	; 0x26
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10f      	bne.n	800659e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68da      	ldr	r2, [r3, #12]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800658c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68da      	ldr	r2, [r3, #12]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800659c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800659e:	2300      	movs	r3, #0
 80065a0:	e000      	b.n	80065a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065a2:	2302      	movs	r3, #2
  }
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3714      	adds	r7, #20
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bc80      	pop	{r7}
 80065ac:	4770      	bx	lr

080065ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b082      	sub	sp, #8
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68da      	ldr	r2, [r3, #12]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f7ff ff08 	bl	80063e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3708      	adds	r7, #8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065de:	b580      	push	{r7, lr}
 80065e0:	b086      	sub	sp, #24
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b22      	cmp	r3, #34	; 0x22
 80065f0:	f040 8099 	bne.w	8006726 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065fc:	d117      	bne.n	800662e <UART_Receive_IT+0x50>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d113      	bne.n	800662e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006606:	2300      	movs	r3, #0
 8006608:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	b29b      	uxth	r3, r3
 8006618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800661c:	b29a      	uxth	r2, r3
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006626:	1c9a      	adds	r2, r3, #2
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	629a      	str	r2, [r3, #40]	; 0x28
 800662c:	e026      	b.n	800667c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006632:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006634:	2300      	movs	r3, #0
 8006636:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006640:	d007      	beq.n	8006652 <UART_Receive_IT+0x74>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10a      	bne.n	8006660 <UART_Receive_IT+0x82>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d106      	bne.n	8006660 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	b2da      	uxtb	r2, r3
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	701a      	strb	r2, [r3, #0]
 800665e:	e008      	b.n	8006672 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	b2db      	uxtb	r3, r3
 8006668:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800666c:	b2da      	uxtb	r2, r3
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006680:	b29b      	uxth	r3, r3
 8006682:	3b01      	subs	r3, #1
 8006684:	b29b      	uxth	r3, r3
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	4619      	mov	r1, r3
 800668a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800668c:	2b00      	cmp	r3, #0
 800668e:	d148      	bne.n	8006722 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68da      	ldr	r2, [r3, #12]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f022 0220 	bic.w	r2, r2, #32
 800669e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68da      	ldr	r2, [r3, #12]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695a      	ldr	r2, [r3, #20]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0201 	bic.w	r2, r2, #1
 80066be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2220      	movs	r2, #32
 80066c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d123      	bne.n	8006718 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68da      	ldr	r2, [r3, #12]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f022 0210 	bic.w	r2, r2, #16
 80066e4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0310 	and.w	r3, r3, #16
 80066f0:	2b10      	cmp	r3, #16
 80066f2:	d10a      	bne.n	800670a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066f4:	2300      	movs	r3, #0
 80066f6:	60fb      	str	r3, [r7, #12]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	60fb      	str	r3, [r7, #12]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	60fb      	str	r3, [r7, #12]
 8006708:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800670e:	4619      	mov	r1, r3
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff fe79 	bl	8006408 <HAL_UARTEx_RxEventCallback>
 8006716:	e002      	b.n	800671e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f7fb fa9b 	bl	8001c54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800671e:	2300      	movs	r3, #0
 8006720:	e002      	b.n	8006728 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	e000      	b.n	8006728 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006726:	2302      	movs	r3, #2
  }
}
 8006728:	4618      	mov	r0, r3
 800672a:	3718      	adds	r7, #24
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68da      	ldr	r2, [r3, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689a      	ldr	r2, [r3, #8]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	695b      	ldr	r3, [r3, #20]
 800675c:	4313      	orrs	r3, r2
 800675e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800676a:	f023 030c 	bic.w	r3, r3, #12
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	6812      	ldr	r2, [r2, #0]
 8006772:	68b9      	ldr	r1, [r7, #8]
 8006774:	430b      	orrs	r3, r1
 8006776:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	699a      	ldr	r2, [r3, #24]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a2c      	ldr	r2, [pc, #176]	; (8006844 <UART_SetConfig+0x114>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d103      	bne.n	80067a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006798:	f7fe f9e8 	bl	8004b6c <HAL_RCC_GetPCLK2Freq>
 800679c:	60f8      	str	r0, [r7, #12]
 800679e:	e002      	b.n	80067a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067a0:	f7fe f9d0 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
 80067a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	4613      	mov	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	009a      	lsls	r2, r3, #2
 80067b0:	441a      	add	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067bc:	4a22      	ldr	r2, [pc, #136]	; (8006848 <UART_SetConfig+0x118>)
 80067be:	fba2 2303 	umull	r2, r3, r2, r3
 80067c2:	095b      	lsrs	r3, r3, #5
 80067c4:	0119      	lsls	r1, r3, #4
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	4613      	mov	r3, r2
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	4413      	add	r3, r2
 80067ce:	009a      	lsls	r2, r3, #2
 80067d0:	441a      	add	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80067dc:	4b1a      	ldr	r3, [pc, #104]	; (8006848 <UART_SetConfig+0x118>)
 80067de:	fba3 0302 	umull	r0, r3, r3, r2
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	2064      	movs	r0, #100	; 0x64
 80067e6:	fb00 f303 	mul.w	r3, r0, r3
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	011b      	lsls	r3, r3, #4
 80067ee:	3332      	adds	r3, #50	; 0x32
 80067f0:	4a15      	ldr	r2, [pc, #84]	; (8006848 <UART_SetConfig+0x118>)
 80067f2:	fba2 2303 	umull	r2, r3, r2, r3
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067fc:	4419      	add	r1, r3
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	4613      	mov	r3, r2
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	4413      	add	r3, r2
 8006806:	009a      	lsls	r2, r3, #2
 8006808:	441a      	add	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	fbb2 f2f3 	udiv	r2, r2, r3
 8006814:	4b0c      	ldr	r3, [pc, #48]	; (8006848 <UART_SetConfig+0x118>)
 8006816:	fba3 0302 	umull	r0, r3, r3, r2
 800681a:	095b      	lsrs	r3, r3, #5
 800681c:	2064      	movs	r0, #100	; 0x64
 800681e:	fb00 f303 	mul.w	r3, r0, r3
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	011b      	lsls	r3, r3, #4
 8006826:	3332      	adds	r3, #50	; 0x32
 8006828:	4a07      	ldr	r2, [pc, #28]	; (8006848 <UART_SetConfig+0x118>)
 800682a:	fba2 2303 	umull	r2, r3, r2, r3
 800682e:	095b      	lsrs	r3, r3, #5
 8006830:	f003 020f 	and.w	r2, r3, #15
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	440a      	add	r2, r1
 800683a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800683c:	bf00      	nop
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	40013800 	.word	0x40013800
 8006848:	51eb851f 	.word	0x51eb851f

0800684c <__errno>:
 800684c:	4b01      	ldr	r3, [pc, #4]	; (8006854 <__errno+0x8>)
 800684e:	6818      	ldr	r0, [r3, #0]
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	20000048 	.word	0x20000048

08006858 <__libc_init_array>:
 8006858:	b570      	push	{r4, r5, r6, lr}
 800685a:	2600      	movs	r6, #0
 800685c:	4d0c      	ldr	r5, [pc, #48]	; (8006890 <__libc_init_array+0x38>)
 800685e:	4c0d      	ldr	r4, [pc, #52]	; (8006894 <__libc_init_array+0x3c>)
 8006860:	1b64      	subs	r4, r4, r5
 8006862:	10a4      	asrs	r4, r4, #2
 8006864:	42a6      	cmp	r6, r4
 8006866:	d109      	bne.n	800687c <__libc_init_array+0x24>
 8006868:	f000 fce2 	bl	8007230 <_init>
 800686c:	2600      	movs	r6, #0
 800686e:	4d0a      	ldr	r5, [pc, #40]	; (8006898 <__libc_init_array+0x40>)
 8006870:	4c0a      	ldr	r4, [pc, #40]	; (800689c <__libc_init_array+0x44>)
 8006872:	1b64      	subs	r4, r4, r5
 8006874:	10a4      	asrs	r4, r4, #2
 8006876:	42a6      	cmp	r6, r4
 8006878:	d105      	bne.n	8006886 <__libc_init_array+0x2e>
 800687a:	bd70      	pop	{r4, r5, r6, pc}
 800687c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006880:	4798      	blx	r3
 8006882:	3601      	adds	r6, #1
 8006884:	e7ee      	b.n	8006864 <__libc_init_array+0xc>
 8006886:	f855 3b04 	ldr.w	r3, [r5], #4
 800688a:	4798      	blx	r3
 800688c:	3601      	adds	r6, #1
 800688e:	e7f2      	b.n	8006876 <__libc_init_array+0x1e>
 8006890:	08007b60 	.word	0x08007b60
 8006894:	08007b60 	.word	0x08007b60
 8006898:	08007b60 	.word	0x08007b60
 800689c:	08007b64 	.word	0x08007b64

080068a0 <__itoa>:
 80068a0:	1e93      	subs	r3, r2, #2
 80068a2:	2b22      	cmp	r3, #34	; 0x22
 80068a4:	b510      	push	{r4, lr}
 80068a6:	460c      	mov	r4, r1
 80068a8:	d904      	bls.n	80068b4 <__itoa+0x14>
 80068aa:	2300      	movs	r3, #0
 80068ac:	461c      	mov	r4, r3
 80068ae:	700b      	strb	r3, [r1, #0]
 80068b0:	4620      	mov	r0, r4
 80068b2:	bd10      	pop	{r4, pc}
 80068b4:	2a0a      	cmp	r2, #10
 80068b6:	d109      	bne.n	80068cc <__itoa+0x2c>
 80068b8:	2800      	cmp	r0, #0
 80068ba:	da07      	bge.n	80068cc <__itoa+0x2c>
 80068bc:	232d      	movs	r3, #45	; 0x2d
 80068be:	700b      	strb	r3, [r1, #0]
 80068c0:	2101      	movs	r1, #1
 80068c2:	4240      	negs	r0, r0
 80068c4:	4421      	add	r1, r4
 80068c6:	f000 f91b 	bl	8006b00 <__utoa>
 80068ca:	e7f1      	b.n	80068b0 <__itoa+0x10>
 80068cc:	2100      	movs	r1, #0
 80068ce:	e7f9      	b.n	80068c4 <__itoa+0x24>

080068d0 <itoa>:
 80068d0:	f7ff bfe6 	b.w	80068a0 <__itoa>

080068d4 <memcpy>:
 80068d4:	440a      	add	r2, r1
 80068d6:	4291      	cmp	r1, r2
 80068d8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80068dc:	d100      	bne.n	80068e0 <memcpy+0xc>
 80068de:	4770      	bx	lr
 80068e0:	b510      	push	{r4, lr}
 80068e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068e6:	4291      	cmp	r1, r2
 80068e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068ec:	d1f9      	bne.n	80068e2 <memcpy+0xe>
 80068ee:	bd10      	pop	{r4, pc}

080068f0 <memset>:
 80068f0:	4603      	mov	r3, r0
 80068f2:	4402      	add	r2, r0
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d100      	bne.n	80068fa <memset+0xa>
 80068f8:	4770      	bx	lr
 80068fa:	f803 1b01 	strb.w	r1, [r3], #1
 80068fe:	e7f9      	b.n	80068f4 <memset+0x4>

08006900 <_free_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	4605      	mov	r5, r0
 8006904:	2900      	cmp	r1, #0
 8006906:	d043      	beq.n	8006990 <_free_r+0x90>
 8006908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800690c:	1f0c      	subs	r4, r1, #4
 800690e:	2b00      	cmp	r3, #0
 8006910:	bfb8      	it	lt
 8006912:	18e4      	addlt	r4, r4, r3
 8006914:	f000 f936 	bl	8006b84 <__malloc_lock>
 8006918:	4a1e      	ldr	r2, [pc, #120]	; (8006994 <_free_r+0x94>)
 800691a:	6813      	ldr	r3, [r2, #0]
 800691c:	4610      	mov	r0, r2
 800691e:	b933      	cbnz	r3, 800692e <_free_r+0x2e>
 8006920:	6063      	str	r3, [r4, #4]
 8006922:	6014      	str	r4, [r2, #0]
 8006924:	4628      	mov	r0, r5
 8006926:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800692a:	f000 b931 	b.w	8006b90 <__malloc_unlock>
 800692e:	42a3      	cmp	r3, r4
 8006930:	d90a      	bls.n	8006948 <_free_r+0x48>
 8006932:	6821      	ldr	r1, [r4, #0]
 8006934:	1862      	adds	r2, r4, r1
 8006936:	4293      	cmp	r3, r2
 8006938:	bf01      	itttt	eq
 800693a:	681a      	ldreq	r2, [r3, #0]
 800693c:	685b      	ldreq	r3, [r3, #4]
 800693e:	1852      	addeq	r2, r2, r1
 8006940:	6022      	streq	r2, [r4, #0]
 8006942:	6063      	str	r3, [r4, #4]
 8006944:	6004      	str	r4, [r0, #0]
 8006946:	e7ed      	b.n	8006924 <_free_r+0x24>
 8006948:	461a      	mov	r2, r3
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	b10b      	cbz	r3, 8006952 <_free_r+0x52>
 800694e:	42a3      	cmp	r3, r4
 8006950:	d9fa      	bls.n	8006948 <_free_r+0x48>
 8006952:	6811      	ldr	r1, [r2, #0]
 8006954:	1850      	adds	r0, r2, r1
 8006956:	42a0      	cmp	r0, r4
 8006958:	d10b      	bne.n	8006972 <_free_r+0x72>
 800695a:	6820      	ldr	r0, [r4, #0]
 800695c:	4401      	add	r1, r0
 800695e:	1850      	adds	r0, r2, r1
 8006960:	4283      	cmp	r3, r0
 8006962:	6011      	str	r1, [r2, #0]
 8006964:	d1de      	bne.n	8006924 <_free_r+0x24>
 8006966:	6818      	ldr	r0, [r3, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	4401      	add	r1, r0
 800696c:	6011      	str	r1, [r2, #0]
 800696e:	6053      	str	r3, [r2, #4]
 8006970:	e7d8      	b.n	8006924 <_free_r+0x24>
 8006972:	d902      	bls.n	800697a <_free_r+0x7a>
 8006974:	230c      	movs	r3, #12
 8006976:	602b      	str	r3, [r5, #0]
 8006978:	e7d4      	b.n	8006924 <_free_r+0x24>
 800697a:	6820      	ldr	r0, [r4, #0]
 800697c:	1821      	adds	r1, r4, r0
 800697e:	428b      	cmp	r3, r1
 8006980:	bf01      	itttt	eq
 8006982:	6819      	ldreq	r1, [r3, #0]
 8006984:	685b      	ldreq	r3, [r3, #4]
 8006986:	1809      	addeq	r1, r1, r0
 8006988:	6021      	streq	r1, [r4, #0]
 800698a:	6063      	str	r3, [r4, #4]
 800698c:	6054      	str	r4, [r2, #4]
 800698e:	e7c9      	b.n	8006924 <_free_r+0x24>
 8006990:	bd38      	pop	{r3, r4, r5, pc}
 8006992:	bf00      	nop
 8006994:	20000598 	.word	0x20000598

08006998 <_malloc_r>:
 8006998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800699a:	1ccd      	adds	r5, r1, #3
 800699c:	f025 0503 	bic.w	r5, r5, #3
 80069a0:	3508      	adds	r5, #8
 80069a2:	2d0c      	cmp	r5, #12
 80069a4:	bf38      	it	cc
 80069a6:	250c      	movcc	r5, #12
 80069a8:	2d00      	cmp	r5, #0
 80069aa:	4606      	mov	r6, r0
 80069ac:	db01      	blt.n	80069b2 <_malloc_r+0x1a>
 80069ae:	42a9      	cmp	r1, r5
 80069b0:	d903      	bls.n	80069ba <_malloc_r+0x22>
 80069b2:	230c      	movs	r3, #12
 80069b4:	6033      	str	r3, [r6, #0]
 80069b6:	2000      	movs	r0, #0
 80069b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069ba:	f000 f8e3 	bl	8006b84 <__malloc_lock>
 80069be:	4921      	ldr	r1, [pc, #132]	; (8006a44 <_malloc_r+0xac>)
 80069c0:	680a      	ldr	r2, [r1, #0]
 80069c2:	4614      	mov	r4, r2
 80069c4:	b99c      	cbnz	r4, 80069ee <_malloc_r+0x56>
 80069c6:	4f20      	ldr	r7, [pc, #128]	; (8006a48 <_malloc_r+0xb0>)
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	b923      	cbnz	r3, 80069d6 <_malloc_r+0x3e>
 80069cc:	4621      	mov	r1, r4
 80069ce:	4630      	mov	r0, r6
 80069d0:	f000 f83c 	bl	8006a4c <_sbrk_r>
 80069d4:	6038      	str	r0, [r7, #0]
 80069d6:	4629      	mov	r1, r5
 80069d8:	4630      	mov	r0, r6
 80069da:	f000 f837 	bl	8006a4c <_sbrk_r>
 80069de:	1c43      	adds	r3, r0, #1
 80069e0:	d123      	bne.n	8006a2a <_malloc_r+0x92>
 80069e2:	230c      	movs	r3, #12
 80069e4:	4630      	mov	r0, r6
 80069e6:	6033      	str	r3, [r6, #0]
 80069e8:	f000 f8d2 	bl	8006b90 <__malloc_unlock>
 80069ec:	e7e3      	b.n	80069b6 <_malloc_r+0x1e>
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	1b5b      	subs	r3, r3, r5
 80069f2:	d417      	bmi.n	8006a24 <_malloc_r+0x8c>
 80069f4:	2b0b      	cmp	r3, #11
 80069f6:	d903      	bls.n	8006a00 <_malloc_r+0x68>
 80069f8:	6023      	str	r3, [r4, #0]
 80069fa:	441c      	add	r4, r3
 80069fc:	6025      	str	r5, [r4, #0]
 80069fe:	e004      	b.n	8006a0a <_malloc_r+0x72>
 8006a00:	6863      	ldr	r3, [r4, #4]
 8006a02:	42a2      	cmp	r2, r4
 8006a04:	bf0c      	ite	eq
 8006a06:	600b      	streq	r3, [r1, #0]
 8006a08:	6053      	strne	r3, [r2, #4]
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	f000 f8c0 	bl	8006b90 <__malloc_unlock>
 8006a10:	f104 000b 	add.w	r0, r4, #11
 8006a14:	1d23      	adds	r3, r4, #4
 8006a16:	f020 0007 	bic.w	r0, r0, #7
 8006a1a:	1ac2      	subs	r2, r0, r3
 8006a1c:	d0cc      	beq.n	80069b8 <_malloc_r+0x20>
 8006a1e:	1a1b      	subs	r3, r3, r0
 8006a20:	50a3      	str	r3, [r4, r2]
 8006a22:	e7c9      	b.n	80069b8 <_malloc_r+0x20>
 8006a24:	4622      	mov	r2, r4
 8006a26:	6864      	ldr	r4, [r4, #4]
 8006a28:	e7cc      	b.n	80069c4 <_malloc_r+0x2c>
 8006a2a:	1cc4      	adds	r4, r0, #3
 8006a2c:	f024 0403 	bic.w	r4, r4, #3
 8006a30:	42a0      	cmp	r0, r4
 8006a32:	d0e3      	beq.n	80069fc <_malloc_r+0x64>
 8006a34:	1a21      	subs	r1, r4, r0
 8006a36:	4630      	mov	r0, r6
 8006a38:	f000 f808 	bl	8006a4c <_sbrk_r>
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	d1dd      	bne.n	80069fc <_malloc_r+0x64>
 8006a40:	e7cf      	b.n	80069e2 <_malloc_r+0x4a>
 8006a42:	bf00      	nop
 8006a44:	20000598 	.word	0x20000598
 8006a48:	2000059c 	.word	0x2000059c

08006a4c <_sbrk_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	2300      	movs	r3, #0
 8006a50:	4d05      	ldr	r5, [pc, #20]	; (8006a68 <_sbrk_r+0x1c>)
 8006a52:	4604      	mov	r4, r0
 8006a54:	4608      	mov	r0, r1
 8006a56:	602b      	str	r3, [r5, #0]
 8006a58:	f7fb fbd4 	bl	8002204 <_sbrk>
 8006a5c:	1c43      	adds	r3, r0, #1
 8006a5e:	d102      	bne.n	8006a66 <_sbrk_r+0x1a>
 8006a60:	682b      	ldr	r3, [r5, #0]
 8006a62:	b103      	cbz	r3, 8006a66 <_sbrk_r+0x1a>
 8006a64:	6023      	str	r3, [r4, #0]
 8006a66:	bd38      	pop	{r3, r4, r5, pc}
 8006a68:	200008ac 	.word	0x200008ac

08006a6c <siprintf>:
 8006a6c:	b40e      	push	{r1, r2, r3}
 8006a6e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a72:	b500      	push	{lr}
 8006a74:	b09c      	sub	sp, #112	; 0x70
 8006a76:	ab1d      	add	r3, sp, #116	; 0x74
 8006a78:	9002      	str	r0, [sp, #8]
 8006a7a:	9006      	str	r0, [sp, #24]
 8006a7c:	9107      	str	r1, [sp, #28]
 8006a7e:	9104      	str	r1, [sp, #16]
 8006a80:	4808      	ldr	r0, [pc, #32]	; (8006aa4 <siprintf+0x38>)
 8006a82:	4909      	ldr	r1, [pc, #36]	; (8006aa8 <siprintf+0x3c>)
 8006a84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a88:	9105      	str	r1, [sp, #20]
 8006a8a:	6800      	ldr	r0, [r0, #0]
 8006a8c:	a902      	add	r1, sp, #8
 8006a8e:	9301      	str	r3, [sp, #4]
 8006a90:	f000 f8e0 	bl	8006c54 <_svfiprintf_r>
 8006a94:	2200      	movs	r2, #0
 8006a96:	9b02      	ldr	r3, [sp, #8]
 8006a98:	701a      	strb	r2, [r3, #0]
 8006a9a:	b01c      	add	sp, #112	; 0x70
 8006a9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006aa0:	b003      	add	sp, #12
 8006aa2:	4770      	bx	lr
 8006aa4:	20000048 	.word	0x20000048
 8006aa8:	ffff0208 	.word	0xffff0208

08006aac <strcat>:
 8006aac:	4602      	mov	r2, r0
 8006aae:	b510      	push	{r4, lr}
 8006ab0:	7814      	ldrb	r4, [r2, #0]
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	3201      	adds	r2, #1
 8006ab6:	2c00      	cmp	r4, #0
 8006ab8:	d1fa      	bne.n	8006ab0 <strcat+0x4>
 8006aba:	3b01      	subs	r3, #1
 8006abc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ac0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	d1f9      	bne.n	8006abc <strcat+0x10>
 8006ac8:	bd10      	pop	{r4, pc}

08006aca <strcpy>:
 8006aca:	4603      	mov	r3, r0
 8006acc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ad0:	f803 2b01 	strb.w	r2, [r3], #1
 8006ad4:	2a00      	cmp	r2, #0
 8006ad6:	d1f9      	bne.n	8006acc <strcpy+0x2>
 8006ad8:	4770      	bx	lr

08006ada <strncpy>:
 8006ada:	4603      	mov	r3, r0
 8006adc:	b510      	push	{r4, lr}
 8006ade:	3901      	subs	r1, #1
 8006ae0:	b132      	cbz	r2, 8006af0 <strncpy+0x16>
 8006ae2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006ae6:	3a01      	subs	r2, #1
 8006ae8:	f803 4b01 	strb.w	r4, [r3], #1
 8006aec:	2c00      	cmp	r4, #0
 8006aee:	d1f7      	bne.n	8006ae0 <strncpy+0x6>
 8006af0:	2100      	movs	r1, #0
 8006af2:	441a      	add	r2, r3
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d100      	bne.n	8006afa <strncpy+0x20>
 8006af8:	bd10      	pop	{r4, pc}
 8006afa:	f803 1b01 	strb.w	r1, [r3], #1
 8006afe:	e7f9      	b.n	8006af4 <strncpy+0x1a>

08006b00 <__utoa>:
 8006b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b02:	b08b      	sub	sp, #44	; 0x2c
 8006b04:	4605      	mov	r5, r0
 8006b06:	460b      	mov	r3, r1
 8006b08:	466e      	mov	r6, sp
 8006b0a:	4c1d      	ldr	r4, [pc, #116]	; (8006b80 <__utoa+0x80>)
 8006b0c:	f104 0c20 	add.w	ip, r4, #32
 8006b10:	4637      	mov	r7, r6
 8006b12:	6820      	ldr	r0, [r4, #0]
 8006b14:	6861      	ldr	r1, [r4, #4]
 8006b16:	3408      	adds	r4, #8
 8006b18:	c703      	stmia	r7!, {r0, r1}
 8006b1a:	4564      	cmp	r4, ip
 8006b1c:	463e      	mov	r6, r7
 8006b1e:	d1f7      	bne.n	8006b10 <__utoa+0x10>
 8006b20:	7921      	ldrb	r1, [r4, #4]
 8006b22:	6820      	ldr	r0, [r4, #0]
 8006b24:	7139      	strb	r1, [r7, #4]
 8006b26:	1e91      	subs	r1, r2, #2
 8006b28:	2922      	cmp	r1, #34	; 0x22
 8006b2a:	6038      	str	r0, [r7, #0]
 8006b2c:	f04f 0100 	mov.w	r1, #0
 8006b30:	d904      	bls.n	8006b3c <__utoa+0x3c>
 8006b32:	7019      	strb	r1, [r3, #0]
 8006b34:	460b      	mov	r3, r1
 8006b36:	4618      	mov	r0, r3
 8006b38:	b00b      	add	sp, #44	; 0x2c
 8006b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b3c:	1e58      	subs	r0, r3, #1
 8006b3e:	4684      	mov	ip, r0
 8006b40:	fbb5 f7f2 	udiv	r7, r5, r2
 8006b44:	fb02 5617 	mls	r6, r2, r7, r5
 8006b48:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006b4c:	4476      	add	r6, lr
 8006b4e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006b52:	460c      	mov	r4, r1
 8006b54:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006b58:	462e      	mov	r6, r5
 8006b5a:	42b2      	cmp	r2, r6
 8006b5c:	463d      	mov	r5, r7
 8006b5e:	f101 0101 	add.w	r1, r1, #1
 8006b62:	d9ed      	bls.n	8006b40 <__utoa+0x40>
 8006b64:	2200      	movs	r2, #0
 8006b66:	545a      	strb	r2, [r3, r1]
 8006b68:	1919      	adds	r1, r3, r4
 8006b6a:	1aa5      	subs	r5, r4, r2
 8006b6c:	42aa      	cmp	r2, r5
 8006b6e:	dae2      	bge.n	8006b36 <__utoa+0x36>
 8006b70:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006b74:	780e      	ldrb	r6, [r1, #0]
 8006b76:	3201      	adds	r2, #1
 8006b78:	7006      	strb	r6, [r0, #0]
 8006b7a:	f801 5901 	strb.w	r5, [r1], #-1
 8006b7e:	e7f4      	b.n	8006b6a <__utoa+0x6a>
 8006b80:	08007b08 	.word	0x08007b08

08006b84 <__malloc_lock>:
 8006b84:	4801      	ldr	r0, [pc, #4]	; (8006b8c <__malloc_lock+0x8>)
 8006b86:	f000 bafb 	b.w	8007180 <__retarget_lock_acquire_recursive>
 8006b8a:	bf00      	nop
 8006b8c:	200008b4 	.word	0x200008b4

08006b90 <__malloc_unlock>:
 8006b90:	4801      	ldr	r0, [pc, #4]	; (8006b98 <__malloc_unlock+0x8>)
 8006b92:	f000 baf6 	b.w	8007182 <__retarget_lock_release_recursive>
 8006b96:	bf00      	nop
 8006b98:	200008b4 	.word	0x200008b4

08006b9c <__ssputs_r>:
 8006b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba0:	688e      	ldr	r6, [r1, #8]
 8006ba2:	4682      	mov	sl, r0
 8006ba4:	429e      	cmp	r6, r3
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	4690      	mov	r8, r2
 8006baa:	461f      	mov	r7, r3
 8006bac:	d838      	bhi.n	8006c20 <__ssputs_r+0x84>
 8006bae:	898a      	ldrh	r2, [r1, #12]
 8006bb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006bb4:	d032      	beq.n	8006c1c <__ssputs_r+0x80>
 8006bb6:	6825      	ldr	r5, [r4, #0]
 8006bb8:	6909      	ldr	r1, [r1, #16]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	eba5 0901 	sub.w	r9, r5, r1
 8006bc0:	6965      	ldr	r5, [r4, #20]
 8006bc2:	444b      	add	r3, r9
 8006bc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006bc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006bcc:	106d      	asrs	r5, r5, #1
 8006bce:	429d      	cmp	r5, r3
 8006bd0:	bf38      	it	cc
 8006bd2:	461d      	movcc	r5, r3
 8006bd4:	0553      	lsls	r3, r2, #21
 8006bd6:	d531      	bpl.n	8006c3c <__ssputs_r+0xa0>
 8006bd8:	4629      	mov	r1, r5
 8006bda:	f7ff fedd 	bl	8006998 <_malloc_r>
 8006bde:	4606      	mov	r6, r0
 8006be0:	b950      	cbnz	r0, 8006bf8 <__ssputs_r+0x5c>
 8006be2:	230c      	movs	r3, #12
 8006be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006be8:	f8ca 3000 	str.w	r3, [sl]
 8006bec:	89a3      	ldrh	r3, [r4, #12]
 8006bee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bf2:	81a3      	strh	r3, [r4, #12]
 8006bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bf8:	464a      	mov	r2, r9
 8006bfa:	6921      	ldr	r1, [r4, #16]
 8006bfc:	f7ff fe6a 	bl	80068d4 <memcpy>
 8006c00:	89a3      	ldrh	r3, [r4, #12]
 8006c02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c0a:	81a3      	strh	r3, [r4, #12]
 8006c0c:	6126      	str	r6, [r4, #16]
 8006c0e:	444e      	add	r6, r9
 8006c10:	6026      	str	r6, [r4, #0]
 8006c12:	463e      	mov	r6, r7
 8006c14:	6165      	str	r5, [r4, #20]
 8006c16:	eba5 0509 	sub.w	r5, r5, r9
 8006c1a:	60a5      	str	r5, [r4, #8]
 8006c1c:	42be      	cmp	r6, r7
 8006c1e:	d900      	bls.n	8006c22 <__ssputs_r+0x86>
 8006c20:	463e      	mov	r6, r7
 8006c22:	4632      	mov	r2, r6
 8006c24:	4641      	mov	r1, r8
 8006c26:	6820      	ldr	r0, [r4, #0]
 8006c28:	f000 faba 	bl	80071a0 <memmove>
 8006c2c:	68a3      	ldr	r3, [r4, #8]
 8006c2e:	6822      	ldr	r2, [r4, #0]
 8006c30:	1b9b      	subs	r3, r3, r6
 8006c32:	4432      	add	r2, r6
 8006c34:	2000      	movs	r0, #0
 8006c36:	60a3      	str	r3, [r4, #8]
 8006c38:	6022      	str	r2, [r4, #0]
 8006c3a:	e7db      	b.n	8006bf4 <__ssputs_r+0x58>
 8006c3c:	462a      	mov	r2, r5
 8006c3e:	f000 fac9 	bl	80071d4 <_realloc_r>
 8006c42:	4606      	mov	r6, r0
 8006c44:	2800      	cmp	r0, #0
 8006c46:	d1e1      	bne.n	8006c0c <__ssputs_r+0x70>
 8006c48:	4650      	mov	r0, sl
 8006c4a:	6921      	ldr	r1, [r4, #16]
 8006c4c:	f7ff fe58 	bl	8006900 <_free_r>
 8006c50:	e7c7      	b.n	8006be2 <__ssputs_r+0x46>
	...

08006c54 <_svfiprintf_r>:
 8006c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c58:	4698      	mov	r8, r3
 8006c5a:	898b      	ldrh	r3, [r1, #12]
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	061b      	lsls	r3, r3, #24
 8006c60:	460d      	mov	r5, r1
 8006c62:	4614      	mov	r4, r2
 8006c64:	b09d      	sub	sp, #116	; 0x74
 8006c66:	d50e      	bpl.n	8006c86 <_svfiprintf_r+0x32>
 8006c68:	690b      	ldr	r3, [r1, #16]
 8006c6a:	b963      	cbnz	r3, 8006c86 <_svfiprintf_r+0x32>
 8006c6c:	2140      	movs	r1, #64	; 0x40
 8006c6e:	f7ff fe93 	bl	8006998 <_malloc_r>
 8006c72:	6028      	str	r0, [r5, #0]
 8006c74:	6128      	str	r0, [r5, #16]
 8006c76:	b920      	cbnz	r0, 8006c82 <_svfiprintf_r+0x2e>
 8006c78:	230c      	movs	r3, #12
 8006c7a:	603b      	str	r3, [r7, #0]
 8006c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c80:	e0d1      	b.n	8006e26 <_svfiprintf_r+0x1d2>
 8006c82:	2340      	movs	r3, #64	; 0x40
 8006c84:	616b      	str	r3, [r5, #20]
 8006c86:	2300      	movs	r3, #0
 8006c88:	9309      	str	r3, [sp, #36]	; 0x24
 8006c8a:	2320      	movs	r3, #32
 8006c8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c90:	2330      	movs	r3, #48	; 0x30
 8006c92:	f04f 0901 	mov.w	r9, #1
 8006c96:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c9a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006e40 <_svfiprintf_r+0x1ec>
 8006c9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ca2:	4623      	mov	r3, r4
 8006ca4:	469a      	mov	sl, r3
 8006ca6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006caa:	b10a      	cbz	r2, 8006cb0 <_svfiprintf_r+0x5c>
 8006cac:	2a25      	cmp	r2, #37	; 0x25
 8006cae:	d1f9      	bne.n	8006ca4 <_svfiprintf_r+0x50>
 8006cb0:	ebba 0b04 	subs.w	fp, sl, r4
 8006cb4:	d00b      	beq.n	8006cce <_svfiprintf_r+0x7a>
 8006cb6:	465b      	mov	r3, fp
 8006cb8:	4622      	mov	r2, r4
 8006cba:	4629      	mov	r1, r5
 8006cbc:	4638      	mov	r0, r7
 8006cbe:	f7ff ff6d 	bl	8006b9c <__ssputs_r>
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	f000 80aa 	beq.w	8006e1c <_svfiprintf_r+0x1c8>
 8006cc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cca:	445a      	add	r2, fp
 8006ccc:	9209      	str	r2, [sp, #36]	; 0x24
 8006cce:	f89a 3000 	ldrb.w	r3, [sl]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 80a2 	beq.w	8006e1c <_svfiprintf_r+0x1c8>
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006cde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ce2:	f10a 0a01 	add.w	sl, sl, #1
 8006ce6:	9304      	str	r3, [sp, #16]
 8006ce8:	9307      	str	r3, [sp, #28]
 8006cea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cee:	931a      	str	r3, [sp, #104]	; 0x68
 8006cf0:	4654      	mov	r4, sl
 8006cf2:	2205      	movs	r2, #5
 8006cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf8:	4851      	ldr	r0, [pc, #324]	; (8006e40 <_svfiprintf_r+0x1ec>)
 8006cfa:	f000 fa43 	bl	8007184 <memchr>
 8006cfe:	9a04      	ldr	r2, [sp, #16]
 8006d00:	b9d8      	cbnz	r0, 8006d3a <_svfiprintf_r+0xe6>
 8006d02:	06d0      	lsls	r0, r2, #27
 8006d04:	bf44      	itt	mi
 8006d06:	2320      	movmi	r3, #32
 8006d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d0c:	0711      	lsls	r1, r2, #28
 8006d0e:	bf44      	itt	mi
 8006d10:	232b      	movmi	r3, #43	; 0x2b
 8006d12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d16:	f89a 3000 	ldrb.w	r3, [sl]
 8006d1a:	2b2a      	cmp	r3, #42	; 0x2a
 8006d1c:	d015      	beq.n	8006d4a <_svfiprintf_r+0xf6>
 8006d1e:	4654      	mov	r4, sl
 8006d20:	2000      	movs	r0, #0
 8006d22:	f04f 0c0a 	mov.w	ip, #10
 8006d26:	9a07      	ldr	r2, [sp, #28]
 8006d28:	4621      	mov	r1, r4
 8006d2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d2e:	3b30      	subs	r3, #48	; 0x30
 8006d30:	2b09      	cmp	r3, #9
 8006d32:	d94e      	bls.n	8006dd2 <_svfiprintf_r+0x17e>
 8006d34:	b1b0      	cbz	r0, 8006d64 <_svfiprintf_r+0x110>
 8006d36:	9207      	str	r2, [sp, #28]
 8006d38:	e014      	b.n	8006d64 <_svfiprintf_r+0x110>
 8006d3a:	eba0 0308 	sub.w	r3, r0, r8
 8006d3e:	fa09 f303 	lsl.w	r3, r9, r3
 8006d42:	4313      	orrs	r3, r2
 8006d44:	46a2      	mov	sl, r4
 8006d46:	9304      	str	r3, [sp, #16]
 8006d48:	e7d2      	b.n	8006cf0 <_svfiprintf_r+0x9c>
 8006d4a:	9b03      	ldr	r3, [sp, #12]
 8006d4c:	1d19      	adds	r1, r3, #4
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	9103      	str	r1, [sp, #12]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	bfbb      	ittet	lt
 8006d56:	425b      	neglt	r3, r3
 8006d58:	f042 0202 	orrlt.w	r2, r2, #2
 8006d5c:	9307      	strge	r3, [sp, #28]
 8006d5e:	9307      	strlt	r3, [sp, #28]
 8006d60:	bfb8      	it	lt
 8006d62:	9204      	strlt	r2, [sp, #16]
 8006d64:	7823      	ldrb	r3, [r4, #0]
 8006d66:	2b2e      	cmp	r3, #46	; 0x2e
 8006d68:	d10c      	bne.n	8006d84 <_svfiprintf_r+0x130>
 8006d6a:	7863      	ldrb	r3, [r4, #1]
 8006d6c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d6e:	d135      	bne.n	8006ddc <_svfiprintf_r+0x188>
 8006d70:	9b03      	ldr	r3, [sp, #12]
 8006d72:	3402      	adds	r4, #2
 8006d74:	1d1a      	adds	r2, r3, #4
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	9203      	str	r2, [sp, #12]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	bfb8      	it	lt
 8006d7e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006d82:	9305      	str	r3, [sp, #20]
 8006d84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006e50 <_svfiprintf_r+0x1fc>
 8006d88:	2203      	movs	r2, #3
 8006d8a:	4650      	mov	r0, sl
 8006d8c:	7821      	ldrb	r1, [r4, #0]
 8006d8e:	f000 f9f9 	bl	8007184 <memchr>
 8006d92:	b140      	cbz	r0, 8006da6 <_svfiprintf_r+0x152>
 8006d94:	2340      	movs	r3, #64	; 0x40
 8006d96:	eba0 000a 	sub.w	r0, r0, sl
 8006d9a:	fa03 f000 	lsl.w	r0, r3, r0
 8006d9e:	9b04      	ldr	r3, [sp, #16]
 8006da0:	3401      	adds	r4, #1
 8006da2:	4303      	orrs	r3, r0
 8006da4:	9304      	str	r3, [sp, #16]
 8006da6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006daa:	2206      	movs	r2, #6
 8006dac:	4825      	ldr	r0, [pc, #148]	; (8006e44 <_svfiprintf_r+0x1f0>)
 8006dae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006db2:	f000 f9e7 	bl	8007184 <memchr>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d038      	beq.n	8006e2c <_svfiprintf_r+0x1d8>
 8006dba:	4b23      	ldr	r3, [pc, #140]	; (8006e48 <_svfiprintf_r+0x1f4>)
 8006dbc:	bb1b      	cbnz	r3, 8006e06 <_svfiprintf_r+0x1b2>
 8006dbe:	9b03      	ldr	r3, [sp, #12]
 8006dc0:	3307      	adds	r3, #7
 8006dc2:	f023 0307 	bic.w	r3, r3, #7
 8006dc6:	3308      	adds	r3, #8
 8006dc8:	9303      	str	r3, [sp, #12]
 8006dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dcc:	4433      	add	r3, r6
 8006dce:	9309      	str	r3, [sp, #36]	; 0x24
 8006dd0:	e767      	b.n	8006ca2 <_svfiprintf_r+0x4e>
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	2001      	movs	r0, #1
 8006dd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dda:	e7a5      	b.n	8006d28 <_svfiprintf_r+0xd4>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f04f 0c0a 	mov.w	ip, #10
 8006de2:	4619      	mov	r1, r3
 8006de4:	3401      	adds	r4, #1
 8006de6:	9305      	str	r3, [sp, #20]
 8006de8:	4620      	mov	r0, r4
 8006dea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dee:	3a30      	subs	r2, #48	; 0x30
 8006df0:	2a09      	cmp	r2, #9
 8006df2:	d903      	bls.n	8006dfc <_svfiprintf_r+0x1a8>
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d0c5      	beq.n	8006d84 <_svfiprintf_r+0x130>
 8006df8:	9105      	str	r1, [sp, #20]
 8006dfa:	e7c3      	b.n	8006d84 <_svfiprintf_r+0x130>
 8006dfc:	4604      	mov	r4, r0
 8006dfe:	2301      	movs	r3, #1
 8006e00:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e04:	e7f0      	b.n	8006de8 <_svfiprintf_r+0x194>
 8006e06:	ab03      	add	r3, sp, #12
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	462a      	mov	r2, r5
 8006e0c:	4638      	mov	r0, r7
 8006e0e:	4b0f      	ldr	r3, [pc, #60]	; (8006e4c <_svfiprintf_r+0x1f8>)
 8006e10:	a904      	add	r1, sp, #16
 8006e12:	f3af 8000 	nop.w
 8006e16:	1c42      	adds	r2, r0, #1
 8006e18:	4606      	mov	r6, r0
 8006e1a:	d1d6      	bne.n	8006dca <_svfiprintf_r+0x176>
 8006e1c:	89ab      	ldrh	r3, [r5, #12]
 8006e1e:	065b      	lsls	r3, r3, #25
 8006e20:	f53f af2c 	bmi.w	8006c7c <_svfiprintf_r+0x28>
 8006e24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e26:	b01d      	add	sp, #116	; 0x74
 8006e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2c:	ab03      	add	r3, sp, #12
 8006e2e:	9300      	str	r3, [sp, #0]
 8006e30:	462a      	mov	r2, r5
 8006e32:	4638      	mov	r0, r7
 8006e34:	4b05      	ldr	r3, [pc, #20]	; (8006e4c <_svfiprintf_r+0x1f8>)
 8006e36:	a904      	add	r1, sp, #16
 8006e38:	f000 f87c 	bl	8006f34 <_printf_i>
 8006e3c:	e7eb      	b.n	8006e16 <_svfiprintf_r+0x1c2>
 8006e3e:	bf00      	nop
 8006e40:	08007b2d 	.word	0x08007b2d
 8006e44:	08007b37 	.word	0x08007b37
 8006e48:	00000000 	.word	0x00000000
 8006e4c:	08006b9d 	.word	0x08006b9d
 8006e50:	08007b33 	.word	0x08007b33

08006e54 <_printf_common>:
 8006e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e58:	4616      	mov	r6, r2
 8006e5a:	4699      	mov	r9, r3
 8006e5c:	688a      	ldr	r2, [r1, #8]
 8006e5e:	690b      	ldr	r3, [r1, #16]
 8006e60:	4607      	mov	r7, r0
 8006e62:	4293      	cmp	r3, r2
 8006e64:	bfb8      	it	lt
 8006e66:	4613      	movlt	r3, r2
 8006e68:	6033      	str	r3, [r6, #0]
 8006e6a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e6e:	460c      	mov	r4, r1
 8006e70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e74:	b10a      	cbz	r2, 8006e7a <_printf_common+0x26>
 8006e76:	3301      	adds	r3, #1
 8006e78:	6033      	str	r3, [r6, #0]
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	0699      	lsls	r1, r3, #26
 8006e7e:	bf42      	ittt	mi
 8006e80:	6833      	ldrmi	r3, [r6, #0]
 8006e82:	3302      	addmi	r3, #2
 8006e84:	6033      	strmi	r3, [r6, #0]
 8006e86:	6825      	ldr	r5, [r4, #0]
 8006e88:	f015 0506 	ands.w	r5, r5, #6
 8006e8c:	d106      	bne.n	8006e9c <_printf_common+0x48>
 8006e8e:	f104 0a19 	add.w	sl, r4, #25
 8006e92:	68e3      	ldr	r3, [r4, #12]
 8006e94:	6832      	ldr	r2, [r6, #0]
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	42ab      	cmp	r3, r5
 8006e9a:	dc28      	bgt.n	8006eee <_printf_common+0x9a>
 8006e9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ea0:	1e13      	subs	r3, r2, #0
 8006ea2:	6822      	ldr	r2, [r4, #0]
 8006ea4:	bf18      	it	ne
 8006ea6:	2301      	movne	r3, #1
 8006ea8:	0692      	lsls	r2, r2, #26
 8006eaa:	d42d      	bmi.n	8006f08 <_printf_common+0xb4>
 8006eac:	4649      	mov	r1, r9
 8006eae:	4638      	mov	r0, r7
 8006eb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006eb4:	47c0      	blx	r8
 8006eb6:	3001      	adds	r0, #1
 8006eb8:	d020      	beq.n	8006efc <_printf_common+0xa8>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	68e5      	ldr	r5, [r4, #12]
 8006ebe:	f003 0306 	and.w	r3, r3, #6
 8006ec2:	2b04      	cmp	r3, #4
 8006ec4:	bf18      	it	ne
 8006ec6:	2500      	movne	r5, #0
 8006ec8:	6832      	ldr	r2, [r6, #0]
 8006eca:	f04f 0600 	mov.w	r6, #0
 8006ece:	68a3      	ldr	r3, [r4, #8]
 8006ed0:	bf08      	it	eq
 8006ed2:	1aad      	subeq	r5, r5, r2
 8006ed4:	6922      	ldr	r2, [r4, #16]
 8006ed6:	bf08      	it	eq
 8006ed8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006edc:	4293      	cmp	r3, r2
 8006ede:	bfc4      	itt	gt
 8006ee0:	1a9b      	subgt	r3, r3, r2
 8006ee2:	18ed      	addgt	r5, r5, r3
 8006ee4:	341a      	adds	r4, #26
 8006ee6:	42b5      	cmp	r5, r6
 8006ee8:	d11a      	bne.n	8006f20 <_printf_common+0xcc>
 8006eea:	2000      	movs	r0, #0
 8006eec:	e008      	b.n	8006f00 <_printf_common+0xac>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	4652      	mov	r2, sl
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	4638      	mov	r0, r7
 8006ef6:	47c0      	blx	r8
 8006ef8:	3001      	adds	r0, #1
 8006efa:	d103      	bne.n	8006f04 <_printf_common+0xb0>
 8006efc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f04:	3501      	adds	r5, #1
 8006f06:	e7c4      	b.n	8006e92 <_printf_common+0x3e>
 8006f08:	2030      	movs	r0, #48	; 0x30
 8006f0a:	18e1      	adds	r1, r4, r3
 8006f0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f10:	1c5a      	adds	r2, r3, #1
 8006f12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f16:	4422      	add	r2, r4
 8006f18:	3302      	adds	r3, #2
 8006f1a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f1e:	e7c5      	b.n	8006eac <_printf_common+0x58>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4622      	mov	r2, r4
 8006f24:	4649      	mov	r1, r9
 8006f26:	4638      	mov	r0, r7
 8006f28:	47c0      	blx	r8
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d0e6      	beq.n	8006efc <_printf_common+0xa8>
 8006f2e:	3601      	adds	r6, #1
 8006f30:	e7d9      	b.n	8006ee6 <_printf_common+0x92>
	...

08006f34 <_printf_i>:
 8006f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f38:	460c      	mov	r4, r1
 8006f3a:	7e27      	ldrb	r7, [r4, #24]
 8006f3c:	4691      	mov	r9, r2
 8006f3e:	2f78      	cmp	r7, #120	; 0x78
 8006f40:	4680      	mov	r8, r0
 8006f42:	469a      	mov	sl, r3
 8006f44:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006f46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f4a:	d807      	bhi.n	8006f5c <_printf_i+0x28>
 8006f4c:	2f62      	cmp	r7, #98	; 0x62
 8006f4e:	d80a      	bhi.n	8006f66 <_printf_i+0x32>
 8006f50:	2f00      	cmp	r7, #0
 8006f52:	f000 80d9 	beq.w	8007108 <_printf_i+0x1d4>
 8006f56:	2f58      	cmp	r7, #88	; 0x58
 8006f58:	f000 80a4 	beq.w	80070a4 <_printf_i+0x170>
 8006f5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006f60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f64:	e03a      	b.n	8006fdc <_printf_i+0xa8>
 8006f66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f6a:	2b15      	cmp	r3, #21
 8006f6c:	d8f6      	bhi.n	8006f5c <_printf_i+0x28>
 8006f6e:	a001      	add	r0, pc, #4	; (adr r0, 8006f74 <_printf_i+0x40>)
 8006f70:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006f74:	08006fcd 	.word	0x08006fcd
 8006f78:	08006fe1 	.word	0x08006fe1
 8006f7c:	08006f5d 	.word	0x08006f5d
 8006f80:	08006f5d 	.word	0x08006f5d
 8006f84:	08006f5d 	.word	0x08006f5d
 8006f88:	08006f5d 	.word	0x08006f5d
 8006f8c:	08006fe1 	.word	0x08006fe1
 8006f90:	08006f5d 	.word	0x08006f5d
 8006f94:	08006f5d 	.word	0x08006f5d
 8006f98:	08006f5d 	.word	0x08006f5d
 8006f9c:	08006f5d 	.word	0x08006f5d
 8006fa0:	080070ef 	.word	0x080070ef
 8006fa4:	08007011 	.word	0x08007011
 8006fa8:	080070d1 	.word	0x080070d1
 8006fac:	08006f5d 	.word	0x08006f5d
 8006fb0:	08006f5d 	.word	0x08006f5d
 8006fb4:	08007111 	.word	0x08007111
 8006fb8:	08006f5d 	.word	0x08006f5d
 8006fbc:	08007011 	.word	0x08007011
 8006fc0:	08006f5d 	.word	0x08006f5d
 8006fc4:	08006f5d 	.word	0x08006f5d
 8006fc8:	080070d9 	.word	0x080070d9
 8006fcc:	680b      	ldr	r3, [r1, #0]
 8006fce:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006fd2:	1d1a      	adds	r2, r3, #4
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	600a      	str	r2, [r1, #0]
 8006fd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e0a4      	b.n	800712a <_printf_i+0x1f6>
 8006fe0:	6825      	ldr	r5, [r4, #0]
 8006fe2:	6808      	ldr	r0, [r1, #0]
 8006fe4:	062e      	lsls	r6, r5, #24
 8006fe6:	f100 0304 	add.w	r3, r0, #4
 8006fea:	d50a      	bpl.n	8007002 <_printf_i+0xce>
 8006fec:	6805      	ldr	r5, [r0, #0]
 8006fee:	600b      	str	r3, [r1, #0]
 8006ff0:	2d00      	cmp	r5, #0
 8006ff2:	da03      	bge.n	8006ffc <_printf_i+0xc8>
 8006ff4:	232d      	movs	r3, #45	; 0x2d
 8006ff6:	426d      	negs	r5, r5
 8006ff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ffc:	230a      	movs	r3, #10
 8006ffe:	485e      	ldr	r0, [pc, #376]	; (8007178 <_printf_i+0x244>)
 8007000:	e019      	b.n	8007036 <_printf_i+0x102>
 8007002:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007006:	6805      	ldr	r5, [r0, #0]
 8007008:	600b      	str	r3, [r1, #0]
 800700a:	bf18      	it	ne
 800700c:	b22d      	sxthne	r5, r5
 800700e:	e7ef      	b.n	8006ff0 <_printf_i+0xbc>
 8007010:	680b      	ldr	r3, [r1, #0]
 8007012:	6825      	ldr	r5, [r4, #0]
 8007014:	1d18      	adds	r0, r3, #4
 8007016:	6008      	str	r0, [r1, #0]
 8007018:	0628      	lsls	r0, r5, #24
 800701a:	d501      	bpl.n	8007020 <_printf_i+0xec>
 800701c:	681d      	ldr	r5, [r3, #0]
 800701e:	e002      	b.n	8007026 <_printf_i+0xf2>
 8007020:	0669      	lsls	r1, r5, #25
 8007022:	d5fb      	bpl.n	800701c <_printf_i+0xe8>
 8007024:	881d      	ldrh	r5, [r3, #0]
 8007026:	2f6f      	cmp	r7, #111	; 0x6f
 8007028:	bf0c      	ite	eq
 800702a:	2308      	moveq	r3, #8
 800702c:	230a      	movne	r3, #10
 800702e:	4852      	ldr	r0, [pc, #328]	; (8007178 <_printf_i+0x244>)
 8007030:	2100      	movs	r1, #0
 8007032:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007036:	6866      	ldr	r6, [r4, #4]
 8007038:	2e00      	cmp	r6, #0
 800703a:	bfa8      	it	ge
 800703c:	6821      	ldrge	r1, [r4, #0]
 800703e:	60a6      	str	r6, [r4, #8]
 8007040:	bfa4      	itt	ge
 8007042:	f021 0104 	bicge.w	r1, r1, #4
 8007046:	6021      	strge	r1, [r4, #0]
 8007048:	b90d      	cbnz	r5, 800704e <_printf_i+0x11a>
 800704a:	2e00      	cmp	r6, #0
 800704c:	d04d      	beq.n	80070ea <_printf_i+0x1b6>
 800704e:	4616      	mov	r6, r2
 8007050:	fbb5 f1f3 	udiv	r1, r5, r3
 8007054:	fb03 5711 	mls	r7, r3, r1, r5
 8007058:	5dc7      	ldrb	r7, [r0, r7]
 800705a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800705e:	462f      	mov	r7, r5
 8007060:	42bb      	cmp	r3, r7
 8007062:	460d      	mov	r5, r1
 8007064:	d9f4      	bls.n	8007050 <_printf_i+0x11c>
 8007066:	2b08      	cmp	r3, #8
 8007068:	d10b      	bne.n	8007082 <_printf_i+0x14e>
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	07df      	lsls	r7, r3, #31
 800706e:	d508      	bpl.n	8007082 <_printf_i+0x14e>
 8007070:	6923      	ldr	r3, [r4, #16]
 8007072:	6861      	ldr	r1, [r4, #4]
 8007074:	4299      	cmp	r1, r3
 8007076:	bfde      	ittt	le
 8007078:	2330      	movle	r3, #48	; 0x30
 800707a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800707e:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007082:	1b92      	subs	r2, r2, r6
 8007084:	6122      	str	r2, [r4, #16]
 8007086:	464b      	mov	r3, r9
 8007088:	4621      	mov	r1, r4
 800708a:	4640      	mov	r0, r8
 800708c:	f8cd a000 	str.w	sl, [sp]
 8007090:	aa03      	add	r2, sp, #12
 8007092:	f7ff fedf 	bl	8006e54 <_printf_common>
 8007096:	3001      	adds	r0, #1
 8007098:	d14c      	bne.n	8007134 <_printf_i+0x200>
 800709a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800709e:	b004      	add	sp, #16
 80070a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070a4:	4834      	ldr	r0, [pc, #208]	; (8007178 <_printf_i+0x244>)
 80070a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80070aa:	680e      	ldr	r6, [r1, #0]
 80070ac:	6823      	ldr	r3, [r4, #0]
 80070ae:	f856 5b04 	ldr.w	r5, [r6], #4
 80070b2:	061f      	lsls	r7, r3, #24
 80070b4:	600e      	str	r6, [r1, #0]
 80070b6:	d514      	bpl.n	80070e2 <_printf_i+0x1ae>
 80070b8:	07d9      	lsls	r1, r3, #31
 80070ba:	bf44      	itt	mi
 80070bc:	f043 0320 	orrmi.w	r3, r3, #32
 80070c0:	6023      	strmi	r3, [r4, #0]
 80070c2:	b91d      	cbnz	r5, 80070cc <_printf_i+0x198>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	f023 0320 	bic.w	r3, r3, #32
 80070ca:	6023      	str	r3, [r4, #0]
 80070cc:	2310      	movs	r3, #16
 80070ce:	e7af      	b.n	8007030 <_printf_i+0xfc>
 80070d0:	6823      	ldr	r3, [r4, #0]
 80070d2:	f043 0320 	orr.w	r3, r3, #32
 80070d6:	6023      	str	r3, [r4, #0]
 80070d8:	2378      	movs	r3, #120	; 0x78
 80070da:	4828      	ldr	r0, [pc, #160]	; (800717c <_printf_i+0x248>)
 80070dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070e0:	e7e3      	b.n	80070aa <_printf_i+0x176>
 80070e2:	065e      	lsls	r6, r3, #25
 80070e4:	bf48      	it	mi
 80070e6:	b2ad      	uxthmi	r5, r5
 80070e8:	e7e6      	b.n	80070b8 <_printf_i+0x184>
 80070ea:	4616      	mov	r6, r2
 80070ec:	e7bb      	b.n	8007066 <_printf_i+0x132>
 80070ee:	680b      	ldr	r3, [r1, #0]
 80070f0:	6826      	ldr	r6, [r4, #0]
 80070f2:	1d1d      	adds	r5, r3, #4
 80070f4:	6960      	ldr	r0, [r4, #20]
 80070f6:	600d      	str	r5, [r1, #0]
 80070f8:	0635      	lsls	r5, r6, #24
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	d501      	bpl.n	8007102 <_printf_i+0x1ce>
 80070fe:	6018      	str	r0, [r3, #0]
 8007100:	e002      	b.n	8007108 <_printf_i+0x1d4>
 8007102:	0671      	lsls	r1, r6, #25
 8007104:	d5fb      	bpl.n	80070fe <_printf_i+0x1ca>
 8007106:	8018      	strh	r0, [r3, #0]
 8007108:	2300      	movs	r3, #0
 800710a:	4616      	mov	r6, r2
 800710c:	6123      	str	r3, [r4, #16]
 800710e:	e7ba      	b.n	8007086 <_printf_i+0x152>
 8007110:	680b      	ldr	r3, [r1, #0]
 8007112:	1d1a      	adds	r2, r3, #4
 8007114:	600a      	str	r2, [r1, #0]
 8007116:	681e      	ldr	r6, [r3, #0]
 8007118:	2100      	movs	r1, #0
 800711a:	4630      	mov	r0, r6
 800711c:	6862      	ldr	r2, [r4, #4]
 800711e:	f000 f831 	bl	8007184 <memchr>
 8007122:	b108      	cbz	r0, 8007128 <_printf_i+0x1f4>
 8007124:	1b80      	subs	r0, r0, r6
 8007126:	6060      	str	r0, [r4, #4]
 8007128:	6863      	ldr	r3, [r4, #4]
 800712a:	6123      	str	r3, [r4, #16]
 800712c:	2300      	movs	r3, #0
 800712e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007132:	e7a8      	b.n	8007086 <_printf_i+0x152>
 8007134:	4632      	mov	r2, r6
 8007136:	4649      	mov	r1, r9
 8007138:	4640      	mov	r0, r8
 800713a:	6923      	ldr	r3, [r4, #16]
 800713c:	47d0      	blx	sl
 800713e:	3001      	adds	r0, #1
 8007140:	d0ab      	beq.n	800709a <_printf_i+0x166>
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	079b      	lsls	r3, r3, #30
 8007146:	d413      	bmi.n	8007170 <_printf_i+0x23c>
 8007148:	68e0      	ldr	r0, [r4, #12]
 800714a:	9b03      	ldr	r3, [sp, #12]
 800714c:	4298      	cmp	r0, r3
 800714e:	bfb8      	it	lt
 8007150:	4618      	movlt	r0, r3
 8007152:	e7a4      	b.n	800709e <_printf_i+0x16a>
 8007154:	2301      	movs	r3, #1
 8007156:	4632      	mov	r2, r6
 8007158:	4649      	mov	r1, r9
 800715a:	4640      	mov	r0, r8
 800715c:	47d0      	blx	sl
 800715e:	3001      	adds	r0, #1
 8007160:	d09b      	beq.n	800709a <_printf_i+0x166>
 8007162:	3501      	adds	r5, #1
 8007164:	68e3      	ldr	r3, [r4, #12]
 8007166:	9903      	ldr	r1, [sp, #12]
 8007168:	1a5b      	subs	r3, r3, r1
 800716a:	42ab      	cmp	r3, r5
 800716c:	dcf2      	bgt.n	8007154 <_printf_i+0x220>
 800716e:	e7eb      	b.n	8007148 <_printf_i+0x214>
 8007170:	2500      	movs	r5, #0
 8007172:	f104 0619 	add.w	r6, r4, #25
 8007176:	e7f5      	b.n	8007164 <_printf_i+0x230>
 8007178:	08007b3e 	.word	0x08007b3e
 800717c:	08007b4f 	.word	0x08007b4f

08007180 <__retarget_lock_acquire_recursive>:
 8007180:	4770      	bx	lr

08007182 <__retarget_lock_release_recursive>:
 8007182:	4770      	bx	lr

08007184 <memchr>:
 8007184:	4603      	mov	r3, r0
 8007186:	b510      	push	{r4, lr}
 8007188:	b2c9      	uxtb	r1, r1
 800718a:	4402      	add	r2, r0
 800718c:	4293      	cmp	r3, r2
 800718e:	4618      	mov	r0, r3
 8007190:	d101      	bne.n	8007196 <memchr+0x12>
 8007192:	2000      	movs	r0, #0
 8007194:	e003      	b.n	800719e <memchr+0x1a>
 8007196:	7804      	ldrb	r4, [r0, #0]
 8007198:	3301      	adds	r3, #1
 800719a:	428c      	cmp	r4, r1
 800719c:	d1f6      	bne.n	800718c <memchr+0x8>
 800719e:	bd10      	pop	{r4, pc}

080071a0 <memmove>:
 80071a0:	4288      	cmp	r0, r1
 80071a2:	b510      	push	{r4, lr}
 80071a4:	eb01 0402 	add.w	r4, r1, r2
 80071a8:	d902      	bls.n	80071b0 <memmove+0x10>
 80071aa:	4284      	cmp	r4, r0
 80071ac:	4623      	mov	r3, r4
 80071ae:	d807      	bhi.n	80071c0 <memmove+0x20>
 80071b0:	1e43      	subs	r3, r0, #1
 80071b2:	42a1      	cmp	r1, r4
 80071b4:	d008      	beq.n	80071c8 <memmove+0x28>
 80071b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071be:	e7f8      	b.n	80071b2 <memmove+0x12>
 80071c0:	4601      	mov	r1, r0
 80071c2:	4402      	add	r2, r0
 80071c4:	428a      	cmp	r2, r1
 80071c6:	d100      	bne.n	80071ca <memmove+0x2a>
 80071c8:	bd10      	pop	{r4, pc}
 80071ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071d2:	e7f7      	b.n	80071c4 <memmove+0x24>

080071d4 <_realloc_r>:
 80071d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d6:	4607      	mov	r7, r0
 80071d8:	4614      	mov	r4, r2
 80071da:	460e      	mov	r6, r1
 80071dc:	b921      	cbnz	r1, 80071e8 <_realloc_r+0x14>
 80071de:	4611      	mov	r1, r2
 80071e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80071e4:	f7ff bbd8 	b.w	8006998 <_malloc_r>
 80071e8:	b922      	cbnz	r2, 80071f4 <_realloc_r+0x20>
 80071ea:	f7ff fb89 	bl	8006900 <_free_r>
 80071ee:	4625      	mov	r5, r4
 80071f0:	4628      	mov	r0, r5
 80071f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071f4:	f000 f814 	bl	8007220 <_malloc_usable_size_r>
 80071f8:	42a0      	cmp	r0, r4
 80071fa:	d20f      	bcs.n	800721c <_realloc_r+0x48>
 80071fc:	4621      	mov	r1, r4
 80071fe:	4638      	mov	r0, r7
 8007200:	f7ff fbca 	bl	8006998 <_malloc_r>
 8007204:	4605      	mov	r5, r0
 8007206:	2800      	cmp	r0, #0
 8007208:	d0f2      	beq.n	80071f0 <_realloc_r+0x1c>
 800720a:	4631      	mov	r1, r6
 800720c:	4622      	mov	r2, r4
 800720e:	f7ff fb61 	bl	80068d4 <memcpy>
 8007212:	4631      	mov	r1, r6
 8007214:	4638      	mov	r0, r7
 8007216:	f7ff fb73 	bl	8006900 <_free_r>
 800721a:	e7e9      	b.n	80071f0 <_realloc_r+0x1c>
 800721c:	4635      	mov	r5, r6
 800721e:	e7e7      	b.n	80071f0 <_realloc_r+0x1c>

08007220 <_malloc_usable_size_r>:
 8007220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007224:	1f18      	subs	r0, r3, #4
 8007226:	2b00      	cmp	r3, #0
 8007228:	bfbc      	itt	lt
 800722a:	580b      	ldrlt	r3, [r1, r0]
 800722c:	18c0      	addlt	r0, r0, r3
 800722e:	4770      	bx	lr

08007230 <_init>:
 8007230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007232:	bf00      	nop
 8007234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007236:	bc08      	pop	{r3}
 8007238:	469e      	mov	lr, r3
 800723a:	4770      	bx	lr

0800723c <_fini>:
 800723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723e:	bf00      	nop
 8007240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007242:	bc08      	pop	{r3}
 8007244:	469e      	mov	lr, r3
 8007246:	4770      	bx	lr
