{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543581886596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543581886606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:44:46 2018 " "Processing started: Fri Nov 30 20:44:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543581886606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543581886606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequencer_test -c sequencer_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequencer_test -c sequencer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543581886606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543581887256 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 sequencer_test.v(226) " "Verilog HDL Expression warning at sequencer_test.v(226): truncated literal to match 6 bits" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543581896136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 sequencer_test.v(230) " "Verilog HDL Expression warning at sequencer_test.v(230): truncated literal to match 6 bits" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543581896136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 sequencer_test.v(234) " "Verilog HDL Expression warning at sequencer_test.v(234): truncated literal to match 6 bits" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543581896136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 sequencer_test.v(238) " "Verilog HDL Expression warning at sequencer_test.v(238): truncated literal to match 6 bits" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543581896136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 sequencer_test.v(242) " "Verilog HDL Expression warning at sequencer_test.v(242): truncated literal to match 6 bits" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543581896136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 sequencer_test.v(246) " "Verilog HDL Expression warning at sequencer_test.v(246): truncated literal to match 6 bits" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543581896136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer_test.v 7 7 " "Found 7 design units, including 7 entities, in source file sequencer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_test " "Found entity 1: sequencer_test" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequencer_eng " "Found entity 2: sequencer_eng" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""} { "Info" "ISGN_ENTITY_NAME" "3 sequencer_num " "Found entity 3: sequencer_num" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""} { "Info" "ISGN_ENTITY_NAME" "4 sequencer_chi " "Found entity 4: sequencer_chi" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""} { "Info" "ISGN_ENTITY_NAME" "5 decode_seg " "Found entity 5: decode_seg" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode_lattice " "Found entity 6: decode_lattice" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""} { "Info" "ISGN_ENTITY_NAME" "7 frequency_divider " "Found entity 7: frequency_divider" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543581896146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit_seg sequencer_test.v(88) " "Verilog HDL Implicit Net warning at sequencer_test.v(88): created implicit net for \"digit_seg\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequencer_test " "Elaborating entity \"sequencer_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543581896176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "digit_scan sequencer_test.v(7) " "Output port \"digit_scan\" at sequencer_test.v(7) has no driver" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1543581896176 "|sequencer_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "sequencer_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896186 "|sequencer_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_5\"" {  } { { "sequencer_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896196 "|sequencer_test|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_4\"" {  } { { "sequencer_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896206 "|sequencer_test|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_3\"" {  } { { "sequencer_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896216 "|sequencer_test|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "sequencer_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896226 "|sequencer_test|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_1\"" {  } { { "sequencer_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896236 "|sequencer_test|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_0\"" {  } { { "sequencer_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(341) " "Verilog HDL assignment warning at sequencer_test.v(341): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896236 "|sequencer_test|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"sequencer_chi:u_sequencer_chi\"" {  } { { "sequencer_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequencer_test.v(165) " "Verilog HDL assignment warning at sequencer_test.v(165): truncated value with size 32 to match size of target (4)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896246 "|sequencer_test|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"sequencer_eng:u_sequencer_eng\"" {  } { { "sequencer_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequencer_test.v(115) " "Verilog HDL assignment warning at sequencer_test.v(115): truncated value with size 32 to match size of target (4)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896256 "|sequencer_test|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"sequencer_num:u_sequencer_num_4\"" {  } { { "sequencer_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequencer_test.v(140) " "Verilog HDL assignment warning at sequencer_test.v(140): truncated value with size 32 to match size of target (4)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896256 "|sequencer_test|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"decode_seg:u_decode_seg\"" {  } { { "sequencer_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sequencer_test.v(196) " "Verilog HDL assignment warning at sequencer_test.v(196): truncated value with size 32 to match size of target (3)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896266 "|sequencer_test|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"decode_lattice:u2\"" {  } { { "sequencer_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581896276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sequencer_test.v(271) " "Verilog HDL assignment warning at sequencer_test.v(271): truncated value with size 32 to match size of target (3)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581896276 "|sequencer_test|decode_lattice:u2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896306 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896306 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896306 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896306 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896306 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896306 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_500 " "Net \"clk_500\" is missing source, defaulting to GND" {  } { { "sequencer_test.v" "clk_500" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1543581896316 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543581896447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] GND " "Pin \"row\[4\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[5\] GND " "Pin \"row\[5\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] GND " "Pin \"row\[6\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] GND " "Pin \"row\[7\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[0\] GND " "Pin \"col\[0\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[1\] GND " "Pin \"col\[1\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[2\] GND " "Pin \"col\[2\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[3\] GND " "Pin \"col\[3\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[4\] GND " "Pin \"col\[4\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[5\] GND " "Pin \"col\[5\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[6\] GND " "Pin \"col\[6\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[7\] GND " "Pin \"col\[7\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] GND " "Pin \"digit_scan\[0\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[1\] GND " "Pin \"digit_scan\[1\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[2\] GND " "Pin \"digit_scan\[2\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[3\] GND " "Pin \"digit_scan\[3\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[4\] GND " "Pin \"digit_scan\[4\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[5\] GND " "Pin \"digit_scan\[5\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[6\] GND " "Pin \"digit_scan\[6\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[7\] GND " "Pin \"digit_scan\[7\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_scan[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[0\] GND " "Pin \"digit_cath\[0\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_cath[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[1\] GND " "Pin \"digit_cath\[1\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_cath[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[2\] GND " "Pin \"digit_cath\[2\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_cath[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[3\] GND " "Pin \"digit_cath\[3\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_cath[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[4\] GND " "Pin \"digit_cath\[4\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_cath[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[5\] GND " "Pin \"digit_cath\[5\]\" is stuck at GND" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581896467 "|sequencer_test|digit_cath[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543581896467 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543581896467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[3\] " "No output dependent on input pin \"BTN\[3\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[4\] " "No output dependent on input pin \"BTN\[4\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[5\] " "No output dependent on input pin \"BTN\[5\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[6\] " "No output dependent on input pin \"BTN\[6\]\"" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543581896477 "|sequencer_test|BTN[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543581896477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543581896477 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543581896477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543581896477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543581896536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:44:56 2018 " "Processing ended: Fri Nov 30 20:44:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543581896536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543581896536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543581896536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543581896536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543581899166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543581899176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:44:58 2018 " "Processing started: Fri Nov 30 20:44:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543581899176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543581899176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sequencer_test -c sequencer_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sequencer_test -c sequencer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543581899176 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543581899407 ""}
{ "Info" "0" "" "Project  = sequencer_test" {  } {  } 0 0 "Project  = sequencer_test" 0 0 "Fitter" 0 0 1543581899407 ""}
{ "Info" "0" "" "Revision = sequencer_test" {  } {  } 0 0 "Revision = sequencer_test" 0 0 "Fitter" 0 0 1543581899407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543581899487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sequencer_test EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"sequencer_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543581899487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543581899537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543581899537 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543581899577 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543581899577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543581899837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543581899837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543581899837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543581899837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543581899837 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543581899837 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543581899857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sequencer_test.sdc " "Synopsys Design Constraints File file not found: 'sequencer_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543581899877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543581899877 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543581899877 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1543581899877 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1543581899887 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1543581899887 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1543581899887 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1543581899887 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543581899887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543581899887 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1543581899887 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1543581899887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1543581899887 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1543581899897 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1543581899907 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1543581899907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1543581899907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543581899907 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 9 30 0 " "Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 9 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543581899907 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543581899907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543581899907 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 26 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543581899907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543581899907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543581899907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543581899907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543581899907 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543581899907 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543581899917 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543581899927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543581899997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543581900017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543581900027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543581900057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543581900057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543581900067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "E:/prime_for_FPGA/Lite/demo/sequencer/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543581900116 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543581900116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543581900126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543581900126 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1543581900126 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543581900126 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543581900136 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543581900136 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543581900166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/prime_for_FPGA/Lite/demo/sequencer/output_files/sequencer_test.fit.smsg " "Generated suppressed messages file E:/prime_for_FPGA/Lite/demo/sequencer/output_files/sequencer_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543581900196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543581900236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:45:00 2018 " "Processing ended: Fri Nov 30 20:45:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543581900236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543581900236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543581900236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543581900236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543581902517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543581902527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:45:02 2018 " "Processing started: Fri Nov 30 20:45:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543581902527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543581902527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sequencer_test -c sequencer_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sequencer_test -c sequencer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543581902527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543581903097 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543581903107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543581903227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:45:03 2018 " "Processing ended: Fri Nov 30 20:45:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543581903227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543581903227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543581903227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543581903227 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543581903887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543581905828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543581905838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:45:05 2018 " "Processing started: Fri Nov 30 20:45:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543581905838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543581905838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sequencer_test -c sequencer_test " "Command: quartus_sta sequencer_test -c sequencer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543581905838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1543581906077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543581906388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543581906438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543581906438 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543581906518 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543581906538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sequencer_test.sdc " "Synopsys Design Constraints File file not found: 'sequencer_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543581906558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543581906558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1543581906558 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1543581906558 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543581906558 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1543581906568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543581906568 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1543581906568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543581906578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543581906578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543581906578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543581906588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543581906588 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543581906598 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543581906608 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543581906608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543581906648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:45:06 2018 " "Processing ended: Fri Nov 30 20:45:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543581906648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543581906648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543581906648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543581906648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543581908768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543581908778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:45:08 2018 " "Processing started: Fri Nov 30 20:45:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543581908778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543581908778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sequencer_test -c sequencer_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sequencer_test -c sequencer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543581908778 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "sequencer_test.vo sequencer_test_v.sdo E:/prime_for_FPGA/Lite/demo/sequencer/simulation/modelsim/ simulation " "Generated files \"sequencer_test.vo\" and \"sequencer_test_v.sdo\" in directory \"E:/prime_for_FPGA/Lite/demo/sequencer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1543581909588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543581909638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:45:09 2018 " "Processing ended: Fri Nov 30 20:45:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543581909638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543581909638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543581909638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543581909638 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus II Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543581910288 ""}
