CAPI=1

[main]
name = core-ep4ce6-picorv32-wb-soc
description = RISC-V SoC for Waveshare CoreEP4CE6

depend =
  altera_clkgen
  picorv32-wb-soc
  riscv-nmon

backend = quartus

[quartus]
family = "Cyclone IV E"
device = EP4CE6E22C8
sdc_files = data/core-ep4ce6.sdc
tcl_files = data/core-ep4ce6-pinmap.tcl
            data/options.tcl
top_module = core_ep4ce6_picorv32_wb_soc

[verilog]
src_files =
  rtl/verilog/core_ep4ce6_picorv32_wb_soc.v
