/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2021 NXP
 */

/* Start address of SIUL2_0 module */
#define SOC_REVISION_OFFSET		(0)
#define SOC_REVISION_SIZE		(4)

/* Start address of SIUL2_1 module */
#define SERDES_PRESENCE_OFFSET (0x0)
#define SERDES_PRESENCE_SIZE   (0x4)
