#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ea8c7326c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000001ea8c78c500_0 .net "DataAdr", 31 0, v000001ea8c788330_0;  1 drivers
v000001ea8c78d0e0_0 .net "MemWrite", 0 0, v000001ea8c7859c0_0;  1 drivers
v000001ea8c78df40_0 .net "WriteData", 31 0, L_000001ea8c78d9a0;  1 drivers
v000001ea8c78ce60_0 .var "clk", 0 0;
v000001ea8c78da40_0 .var "reset", 0 0;
E_000001ea8c72c320 .event negedge, v000001ea8c722f20_0;
S_000001ea8c6d6fd0 .scope module, "dut" "top" 2 9, 2 37 0, S_000001ea8c7326c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001ea8c78cbe0_0 .net "DataAdr", 31 0, v000001ea8c788330_0;  alias, 1 drivers
v000001ea8c78d360_0 .net "Instr", 31 0, L_000001ea8c7f6510;  1 drivers
v000001ea8c78d4a0_0 .net "MemWrite", 0 0, v000001ea8c7859c0_0;  alias, 1 drivers
v000001ea8c78cd20_0 .net "PC", 31 0, v000001ea8c788150_0;  1 drivers
v000001ea8c78cdc0_0 .net "ReadData", 31 0, L_000001ea8c7f5cc0;  1 drivers
v000001ea8c78c5a0_0 .net "WriteData", 31 0, L_000001ea8c78d9a0;  alias, 1 drivers
v000001ea8c78dd60_0 .net "clk", 0 0, v000001ea8c78ce60_0;  1 drivers
v000001ea8c78dea0_0 .net "reset", 0 0, v000001ea8c78da40_0;  1 drivers
S_000001ea8c6d7160 .scope module, "dmem" "dmem" 2 53, 2 344 0, S_000001ea8c6d6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001ea8c7f5cc0 .functor BUFZ 32, L_000001ea8c7f2780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea8c723600 .array "RAM", 0 63, 31 0;
v000001ea8c7236a0_0 .net *"_ivl_0", 31 0, L_000001ea8c7f2780;  1 drivers
v000001ea8c722d40_0 .net *"_ivl_3", 29 0, L_000001ea8c7f2000;  1 drivers
v000001ea8c722e80_0 .net "a", 31 0, v000001ea8c788330_0;  alias, 1 drivers
v000001ea8c722f20_0 .net "clk", 0 0, v000001ea8c78ce60_0;  alias, 1 drivers
v000001ea8c71a250_0 .net "rd", 31 0, L_000001ea8c7f5cc0;  alias, 1 drivers
v000001ea8c786000_0 .net "wd", 31 0, L_000001ea8c78d9a0;  alias, 1 drivers
v000001ea8c785c40_0 .net "we", 0 0, v000001ea8c7859c0_0;  alias, 1 drivers
E_000001ea8c72c260 .event posedge, v000001ea8c722f20_0;
L_000001ea8c7f2780 .array/port v000001ea8c723600, L_000001ea8c7f2000;
L_000001ea8c7f2000 .part v000001ea8c788330_0, 2, 30;
S_000001ea8c6d72f0 .scope module, "imem" "imem" 2 52, 2 331 0, S_000001ea8c6d6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001ea8c7f6510 .functor BUFZ 32, L_000001ea8c7f3540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea8c7857e0 .array "RAM", 0 63, 31 0;
v000001ea8c785060_0 .net *"_ivl_0", 31 0, L_000001ea8c7f3540;  1 drivers
v000001ea8c786780_0 .net *"_ivl_3", 29 0, L_000001ea8c7f2d20;  1 drivers
v000001ea8c785240_0 .net "a", 31 0, v000001ea8c788150_0;  alias, 1 drivers
v000001ea8c7854c0_0 .net "rd", 31 0, L_000001ea8c7f6510;  alias, 1 drivers
L_000001ea8c7f3540 .array/port v000001ea8c7857e0, L_000001ea8c7f2d20;
L_000001ea8c7f2d20 .part v000001ea8c788150_0, 2, 30;
S_000001ea8c6d8fd0 .scope module, "rvsingle" "riscvsingle" 2 47, 2 57 0, S_000001ea8c6d6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001ea8c789760_0 .net "ALUControl", 2 0, v000001ea8c786e60_0;  1 drivers
v000001ea8c78cfa0_0 .net "ALUResult", 31 0, v000001ea8c788330_0;  alias, 1 drivers
v000001ea8c78cf00_0 .net "ALUSrc", 0 0, v000001ea8c785ce0_0;  1 drivers
v000001ea8c78c1e0_0 .net "ImmSrc", 1 0, v000001ea8c7865a0_0;  1 drivers
v000001ea8c78c460_0 .net "Instr", 31 0, L_000001ea8c7f6510;  alias, 1 drivers
v000001ea8c78c140_0 .net "Jump", 0 0, v000001ea8c785d80_0;  1 drivers
v000001ea8c78d540_0 .net "MemWrite", 0 0, v000001ea8c7859c0_0;  alias, 1 drivers
v000001ea8c78d860_0 .net "PC", 31 0, v000001ea8c788150_0;  alias, 1 drivers
v000001ea8c78cb40_0 .net "PCSrc", 0 0, L_000001ea8c71b390;  1 drivers
v000001ea8c78d040_0 .net "ReadData", 31 0, L_000001ea8c7f5cc0;  alias, 1 drivers
v000001ea8c78c820_0 .net "RegWrite", 0 0, v000001ea8c786f00_0;  1 drivers
v000001ea8c78c280_0 .net "ResultSrc", 1 0, v000001ea8c786aa0_0;  1 drivers
v000001ea8c78c320_0 .net "WriteData", 31 0, L_000001ea8c78d9a0;  alias, 1 drivers
v000001ea8c78de00_0 .net "Zero", 0 0, L_000001ea8c7f19c0;  1 drivers
v000001ea8c78c3c0_0 .net "clk", 0 0, v000001ea8c78ce60_0;  alias, 1 drivers
v000001ea8c78d5e0_0 .net "reset", 0 0, v000001ea8c78da40_0;  alias, 1 drivers
L_000001ea8c78d180 .part L_000001ea8c7f6510, 0, 7;
L_000001ea8c78dae0 .part L_000001ea8c7f6510, 12, 3;
L_000001ea8c78d220 .part L_000001ea8c7f6510, 30, 1;
S_000001ea8c6d9160 .scope module, "c" "controller" 2 71, 2 87 0, S_000001ea8c6d8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_000001ea8c71b8d0 .functor AND 1, v000001ea8c786460_0, L_000001ea8c7f19c0, C4<1>, C4<1>;
L_000001ea8c71b390 .functor OR 1, L_000001ea8c71b8d0, v000001ea8c785d80_0, C4<0>, C4<0>;
v000001ea8c786320_0 .net "ALUControl", 2 0, v000001ea8c786e60_0;  alias, 1 drivers
v000001ea8c785e20_0 .net "ALUOp", 1 0, v000001ea8c785560_0;  1 drivers
v000001ea8c786640_0 .net "ALUSrc", 0 0, v000001ea8c785ce0_0;  alias, 1 drivers
v000001ea8c785b00_0 .net "Branch", 0 0, v000001ea8c786460_0;  1 drivers
v000001ea8c785600_0 .net "ImmSrc", 1 0, v000001ea8c7865a0_0;  alias, 1 drivers
v000001ea8c785ec0_0 .net "Jump", 0 0, v000001ea8c785d80_0;  alias, 1 drivers
v000001ea8c785100_0 .net "MemWrite", 0 0, v000001ea8c7859c0_0;  alias, 1 drivers
v000001ea8c786a00_0 .net "PCSrc", 0 0, L_000001ea8c71b390;  alias, 1 drivers
v000001ea8c7868c0_0 .net "RegWrite", 0 0, v000001ea8c786f00_0;  alias, 1 drivers
v000001ea8c786960_0 .net "ResultSrc", 1 0, v000001ea8c786aa0_0;  alias, 1 drivers
v000001ea8c7856a0_0 .net "Zero", 0 0, L_000001ea8c7f19c0;  alias, 1 drivers
v000001ea8c7866e0_0 .net *"_ivl_2", 0 0, L_000001ea8c71b8d0;  1 drivers
v000001ea8c785740_0 .net "funct3", 2 0, L_000001ea8c78dae0;  1 drivers
v000001ea8c786b40_0 .net "funct7b5", 0 0, L_000001ea8c78d220;  1 drivers
v000001ea8c785f60_0 .net "op", 6 0, L_000001ea8c78d180;  1 drivers
L_000001ea8c78c640 .part L_000001ea8c78d180, 5, 1;
S_000001ea8c6f5620 .scope module, "ad" "aludec" 2 108, 2 147 0, S_000001ea8c6d9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_000001ea8c71b320 .functor AND 1, L_000001ea8c78d220, L_000001ea8c78c640, C4<1>, C4<1>;
v000001ea8c786e60_0 .var "ALUControl", 2 0;
v000001ea8c786500_0 .net "ALUOp", 1 0, v000001ea8c785560_0;  alias, 1 drivers
v000001ea8c786c80_0 .net "RtypeSub", 0 0, L_000001ea8c71b320;  1 drivers
v000001ea8c786820_0 .net "funct3", 2 0, L_000001ea8c78dae0;  alias, 1 drivers
v000001ea8c785ba0_0 .net "funct7b5", 0 0, L_000001ea8c78d220;  alias, 1 drivers
v000001ea8c7863c0_0 .net "opb5", 0 0, L_000001ea8c78c640;  1 drivers
E_000001ea8c72bae0 .event anyedge, v000001ea8c786500_0, v000001ea8c786820_0, v000001ea8c786c80_0;
S_000001ea8c6f57b0 .scope module, "md" "maindec" 2 103, 2 115 0, S_000001ea8c6d9160;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001ea8c785560_0 .var "ALUOp", 1 0;
v000001ea8c785ce0_0 .var "ALUSrc", 0 0;
v000001ea8c786460_0 .var "Branch", 0 0;
v000001ea8c7865a0_0 .var "ImmSrc", 1 0;
v000001ea8c785d80_0 .var "Jump", 0 0;
v000001ea8c7859c0_0 .var "MemWrite", 0 0;
v000001ea8c786f00_0 .var "RegWrite", 0 0;
v000001ea8c786aa0_0 .var "ResultSrc", 1 0;
v000001ea8c785880_0 .var "controls", 10 0;
v000001ea8c7851a0_0 .net "op", 6 0, L_000001ea8c78d180;  alias, 1 drivers
E_000001ea8c72bba0 .event anyedge, v000001ea8c785880_0;
E_000001ea8c72b560 .event anyedge, v000001ea8c7851a0_0;
S_000001ea8c6f5940 .scope module, "dp" "datapath" 2 78, 2 174 0, S_000001ea8c6d8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001ea8c78aa20_0 .net "ALUControl", 2 0, v000001ea8c786e60_0;  alias, 1 drivers
v000001ea8c78a480_0 .net "ALUResult", 31 0, v000001ea8c788330_0;  alias, 1 drivers
v000001ea8c78a520_0 .net "ALUSrc", 0 0, v000001ea8c785ce0_0;  alias, 1 drivers
v000001ea8c789620_0 .net "ImmExt", 31 0, v000001ea8c7883d0_0;  1 drivers
v000001ea8c78a5c0_0 .net "ImmSrc", 1 0, v000001ea8c7865a0_0;  alias, 1 drivers
v000001ea8c78a160_0 .net "Instr", 31 0, L_000001ea8c7f6510;  alias, 1 drivers
v000001ea8c78a980_0 .net "PC", 31 0, v000001ea8c788150_0;  alias, 1 drivers
v000001ea8c78ab60_0 .net "PCNext", 31 0, L_000001ea8c78d680;  1 drivers
v000001ea8c789580_0 .net "PCPlus4", 31 0, L_000001ea8c78d2c0;  1 drivers
v000001ea8c7891c0_0 .net "PCSrc", 0 0, L_000001ea8c71b390;  alias, 1 drivers
v000001ea8c789260_0 .net "PCTarget", 31 0, L_000001ea8c78c8c0;  1 drivers
v000001ea8c7893a0_0 .net "ReadData", 31 0, L_000001ea8c7f5cc0;  alias, 1 drivers
v000001ea8c7898a0_0 .net "RegWrite", 0 0, v000001ea8c786f00_0;  alias, 1 drivers
v000001ea8c789300_0 .net "Result", 31 0, L_000001ea8c7f28c0;  1 drivers
v000001ea8c789440_0 .net "ResultSrc", 1 0, v000001ea8c786aa0_0;  alias, 1 drivers
v000001ea8c7896c0_0 .net "SrcA", 31 0, L_000001ea8c78caa0;  1 drivers
v000001ea8c789e40_0 .net "SrcB", 31 0, L_000001ea8c78dcc0;  1 drivers
v000001ea8c789b20_0 .net "WriteData", 31 0, L_000001ea8c78d9a0;  alias, 1 drivers
v000001ea8c789bc0_0 .net "Zero", 0 0, L_000001ea8c7f19c0;  alias, 1 drivers
v000001ea8c789c60_0 .net "clk", 0 0, v000001ea8c78ce60_0;  alias, 1 drivers
v000001ea8c789d00_0 .net "reset", 0 0, v000001ea8c78da40_0;  alias, 1 drivers
L_000001ea8c78dc20 .part L_000001ea8c7f6510, 15, 5;
L_000001ea8c78c960 .part L_000001ea8c7f6510, 20, 5;
L_000001ea8c78cc80 .part L_000001ea8c7f6510, 7, 5;
L_000001ea8c78c780 .part L_000001ea8c7f6510, 7, 25;
S_000001ea8c7006d0 .scope module, "alu" "alu" 2 208, 2 292 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001ea8c71b400 .functor NOT 32, L_000001ea8c78dcc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ea8c71b470 .functor NOT 1, L_000001ea8c7f3040, C4<0>, C4<0>, C4<0>;
L_000001ea8c71b4e0 .functor NOT 1, L_000001ea8c7f1d80, C4<0>, C4<0>, C4<0>;
L_000001ea8c71b550 .functor AND 1, L_000001ea8c71b470, L_000001ea8c71b4e0, C4<1>, C4<1>;
L_000001ea8c71b5c0 .functor NOT 1, L_000001ea8c7f2140, C4<0>, C4<0>, C4<0>;
L_000001ea8c71b6a0 .functor AND 1, L_000001ea8c71b5c0, L_000001ea8c7f1f60, C4<1>, C4<1>;
L_000001ea8c71b710 .functor OR 1, L_000001ea8c71b550, L_000001ea8c71b6a0, C4<0>, C4<0>;
L_000001ea8c6fa210 .functor XOR 1, L_000001ea8c7f21e0, L_000001ea8c7f1ec0, C4<0>, C4<0>;
L_000001ea8c6dc860 .functor XOR 1, L_000001ea8c6fa210, L_000001ea8c7f2320, C4<0>, C4<0>;
L_000001ea8c7f6580 .functor NOT 1, L_000001ea8c6dc860, C4<0>, C4<0>, C4<0>;
L_000001ea8c7f66d0 .functor XOR 1, L_000001ea8c7f2b40, L_000001ea8c7f23c0, C4<0>, C4<0>;
L_000001ea8c7f5b70 .functor AND 1, L_000001ea8c7f6580, L_000001ea8c7f66d0, C4<1>, C4<1>;
L_000001ea8c7f6430 .functor AND 1, L_000001ea8c7f5b70, L_000001ea8c71b710, C4<1>, C4<1>;
v000001ea8c7860a0_0 .net *"_ivl_1", 0 0, L_000001ea8c7f2280;  1 drivers
v000001ea8c7852e0_0 .net *"_ivl_10", 31 0, L_000001ea8c7f2960;  1 drivers
L_000001ea8c799b40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c785420_0 .net *"_ivl_13", 30 0, L_000001ea8c799b40;  1 drivers
v000001ea8c786d20_0 .net *"_ivl_17", 0 0, L_000001ea8c7f3040;  1 drivers
v000001ea8c786be0_0 .net *"_ivl_18", 0 0, L_000001ea8c71b470;  1 drivers
v000001ea8c785380_0 .net *"_ivl_2", 31 0, L_000001ea8c71b400;  1 drivers
v000001ea8c785920_0 .net *"_ivl_21", 0 0, L_000001ea8c7f1d80;  1 drivers
v000001ea8c785a60_0 .net *"_ivl_22", 0 0, L_000001ea8c71b4e0;  1 drivers
v000001ea8c786140_0 .net *"_ivl_24", 0 0, L_000001ea8c71b550;  1 drivers
v000001ea8c7861e0_0 .net *"_ivl_27", 0 0, L_000001ea8c7f2140;  1 drivers
v000001ea8c786280_0 .net *"_ivl_28", 0 0, L_000001ea8c71b5c0;  1 drivers
v000001ea8c788650_0 .net *"_ivl_31", 0 0, L_000001ea8c7f1f60;  1 drivers
v000001ea8c788bf0_0 .net *"_ivl_32", 0 0, L_000001ea8c71b6a0;  1 drivers
L_000001ea8c799b88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c788290_0 .net/2u *"_ivl_36", 31 0, L_000001ea8c799b88;  1 drivers
v000001ea8c7877f0_0 .net *"_ivl_41", 0 0, L_000001ea8c7f21e0;  1 drivers
v000001ea8c7871b0_0 .net *"_ivl_43", 0 0, L_000001ea8c7f1ec0;  1 drivers
v000001ea8c788970_0 .net *"_ivl_44", 0 0, L_000001ea8c6fa210;  1 drivers
v000001ea8c787bb0_0 .net *"_ivl_47", 0 0, L_000001ea8c7f2320;  1 drivers
v000001ea8c787390_0 .net *"_ivl_48", 0 0, L_000001ea8c6dc860;  1 drivers
v000001ea8c788510_0 .net *"_ivl_50", 0 0, L_000001ea8c7f6580;  1 drivers
v000001ea8c7876b0_0 .net *"_ivl_53", 0 0, L_000001ea8c7f2b40;  1 drivers
v000001ea8c787ed0_0 .net *"_ivl_55", 0 0, L_000001ea8c7f23c0;  1 drivers
v000001ea8c788c90_0 .net *"_ivl_56", 0 0, L_000001ea8c7f66d0;  1 drivers
v000001ea8c7885b0_0 .net *"_ivl_58", 0 0, L_000001ea8c7f5b70;  1 drivers
v000001ea8c787570_0 .net *"_ivl_6", 31 0, L_000001ea8c7f20a0;  1 drivers
v000001ea8c788470_0 .net *"_ivl_9", 0 0, L_000001ea8c7f1b00;  1 drivers
v000001ea8c787110_0 .net "a", 31 0, L_000001ea8c78caa0;  alias, 1 drivers
v000001ea8c787070_0 .net "alucontrol", 2 0, v000001ea8c786e60_0;  alias, 1 drivers
v000001ea8c7886f0_0 .net "b", 31 0, L_000001ea8c78dcc0;  alias, 1 drivers
v000001ea8c787d90_0 .net "condinvb", 31 0, L_000001ea8c7f2be0;  1 drivers
v000001ea8c7879d0_0 .net "isAddSub", 0 0, L_000001ea8c71b710;  1 drivers
v000001ea8c788330_0 .var "result", 31 0;
v000001ea8c788dd0_0 .net "sum", 31 0, L_000001ea8c7f2820;  1 drivers
v000001ea8c787e30_0 .net "v", 0 0, L_000001ea8c7f6430;  1 drivers
v000001ea8c787a70_0 .net "zero", 0 0, L_000001ea8c7f19c0;  alias, 1 drivers
E_000001ea8c72bc60/0 .event anyedge, v000001ea8c786e60_0, v000001ea8c788dd0_0, v000001ea8c787110_0, v000001ea8c7886f0_0;
E_000001ea8c72bc60/1 .event anyedge, v000001ea8c787e30_0;
E_000001ea8c72bc60 .event/or E_000001ea8c72bc60/0, E_000001ea8c72bc60/1;
L_000001ea8c7f2280 .part v000001ea8c786e60_0, 0, 1;
L_000001ea8c7f2be0 .functor MUXZ 32, L_000001ea8c78dcc0, L_000001ea8c71b400, L_000001ea8c7f2280, C4<>;
L_000001ea8c7f20a0 .arith/sum 32, L_000001ea8c78caa0, L_000001ea8c7f2be0;
L_000001ea8c7f1b00 .part v000001ea8c786e60_0, 0, 1;
L_000001ea8c7f2960 .concat [ 1 31 0 0], L_000001ea8c7f1b00, L_000001ea8c799b40;
L_000001ea8c7f2820 .arith/sum 32, L_000001ea8c7f20a0, L_000001ea8c7f2960;
L_000001ea8c7f3040 .part v000001ea8c786e60_0, 2, 1;
L_000001ea8c7f1d80 .part v000001ea8c786e60_0, 1, 1;
L_000001ea8c7f2140 .part v000001ea8c786e60_0, 1, 1;
L_000001ea8c7f1f60 .part v000001ea8c786e60_0, 0, 1;
L_000001ea8c7f19c0 .cmp/eq 32, v000001ea8c788330_0, L_000001ea8c799b88;
L_000001ea8c7f21e0 .part v000001ea8c786e60_0, 0, 1;
L_000001ea8c7f1ec0 .part L_000001ea8c78caa0, 31, 1;
L_000001ea8c7f2320 .part L_000001ea8c78dcc0, 31, 1;
L_000001ea8c7f2b40 .part L_000001ea8c78caa0, 31, 1;
L_000001ea8c7f23c0 .part L_000001ea8c7f2820, 31, 1;
S_000001ea8c700860 .scope module, "ext" "extend" 2 204, 2 241 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001ea8c7883d0_0 .var "immext", 31 0;
v000001ea8c788790_0 .net "immsrc", 1 0, v000001ea8c7865a0_0;  alias, 1 drivers
v000001ea8c787cf0_0 .net "instr", 31 7, L_000001ea8c78c780;  1 drivers
E_000001ea8c72bfe0 .event anyedge, v000001ea8c7865a0_0, v000001ea8c787cf0_0;
S_000001ea8c6e4850 .scope module, "pcadd4" "adder" 2 194, 2 233 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001ea8c787250_0 .net "a", 31 0, v000001ea8c788150_0;  alias, 1 drivers
L_000001ea8c7998b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ea8c788830_0 .net "b", 31 0, L_000001ea8c7998b8;  1 drivers
v000001ea8c788e70_0 .net "y", 31 0, L_000001ea8c78d2c0;  alias, 1 drivers
L_000001ea8c78d2c0 .arith/sum 32, v000001ea8c788150_0, L_000001ea8c7998b8;
S_000001ea8c70c370 .scope module, "pcaddbranch" "adder" 2 195, 2 233 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001ea8c7872f0_0 .net "a", 31 0, v000001ea8c788150_0;  alias, 1 drivers
v000001ea8c7888d0_0 .net "b", 31 0, v000001ea8c7883d0_0;  alias, 1 drivers
v000001ea8c787430_0 .net "y", 31 0, L_000001ea8c78c8c0;  alias, 1 drivers
L_000001ea8c78c8c0 .arith/sum 32, v000001ea8c788150_0, v000001ea8c7883d0_0;
S_000001ea8c70c500 .scope module, "pcmux" "mux2" 2 197, 2 273 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ea8c72bca0 .param/l "WIDTH" 0 2 273, +C4<00000000000000000000000000100000>;
v000001ea8c787930_0 .net "d0", 31 0, L_000001ea8c78d2c0;  alias, 1 drivers
v000001ea8c7874d0_0 .net "d1", 31 0, L_000001ea8c78c8c0;  alias, 1 drivers
v000001ea8c787610_0 .net "s", 0 0, L_000001ea8c71b390;  alias, 1 drivers
v000001ea8c787c50_0 .net "y", 31 0, L_000001ea8c78d680;  alias, 1 drivers
L_000001ea8c78d680 .functor MUXZ 32, L_000001ea8c78d2c0, L_000001ea8c78c8c0, L_000001ea8c71b390, C4<>;
S_000001ea8c70c690 .scope module, "pcreg" "flopr" 2 193, 2 260 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001ea8c72bce0 .param/l "WIDTH" 0 2 260, +C4<00000000000000000000000000100000>;
v000001ea8c788a10_0 .net "clk", 0 0, v000001ea8c78ce60_0;  alias, 1 drivers
v000001ea8c787f70_0 .net "d", 31 0, L_000001ea8c78d680;  alias, 1 drivers
v000001ea8c788150_0 .var "q", 31 0;
v000001ea8c788010_0 .net "reset", 0 0, v000001ea8c78da40_0;  alias, 1 drivers
E_000001ea8c72c3e0 .event posedge, v000001ea8c788010_0, v000001ea8c722f20_0;
S_000001ea8c6ffb20 .scope module, "resultmux" "mux3" 2 210, 2 282 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001ea8c72c420 .param/l "WIDTH" 0 2 282, +C4<00000000000000000000000000100000>;
v000001ea8c788ab0_0 .net *"_ivl_1", 0 0, L_000001ea8c7f34a0;  1 drivers
v000001ea8c787750_0 .net *"_ivl_3", 0 0, L_000001ea8c7f2c80;  1 drivers
v000001ea8c787890_0 .net *"_ivl_4", 31 0, L_000001ea8c7f2460;  1 drivers
v000001ea8c787b10_0 .net "d0", 31 0, v000001ea8c788330_0;  alias, 1 drivers
v000001ea8c788b50_0 .net "d1", 31 0, L_000001ea8c7f5cc0;  alias, 1 drivers
v000001ea8c788d30_0 .net "d2", 31 0, L_000001ea8c78d2c0;  alias, 1 drivers
v000001ea8c788f10_0 .net "s", 1 0, v000001ea8c786aa0_0;  alias, 1 drivers
v000001ea8c7880b0_0 .net "y", 31 0, L_000001ea8c7f28c0;  alias, 1 drivers
L_000001ea8c7f34a0 .part v000001ea8c786aa0_0, 1, 1;
L_000001ea8c7f2c80 .part v000001ea8c786aa0_0, 0, 1;
L_000001ea8c7f2460 .functor MUXZ 32, v000001ea8c788330_0, L_000001ea8c7f5cc0, L_000001ea8c7f2c80, C4<>;
L_000001ea8c7f28c0 .functor MUXZ 32, L_000001ea8c7f2460, L_000001ea8c78d2c0, L_000001ea8c7f34a0, C4<>;
S_000001ea8c6ffcb0 .scope module, "rf" "regfile" 2 199, 2 215 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001ea8c7881f0_0 .net *"_ivl_0", 31 0, L_000001ea8c78d900;  1 drivers
v000001ea8c7894e0_0 .net *"_ivl_10", 6 0, L_000001ea8c78ca00;  1 drivers
L_000001ea8c799990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea8c78aca0_0 .net *"_ivl_13", 1 0, L_000001ea8c799990;  1 drivers
L_000001ea8c7999d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c78ac00_0 .net/2u *"_ivl_14", 31 0, L_000001ea8c7999d8;  1 drivers
v000001ea8c78a2a0_0 .net *"_ivl_18", 31 0, L_000001ea8c78d720;  1 drivers
L_000001ea8c799a20 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c78a7a0_0 .net *"_ivl_21", 26 0, L_000001ea8c799a20;  1 drivers
L_000001ea8c799a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c78ad40_0 .net/2u *"_ivl_22", 31 0, L_000001ea8c799a68;  1 drivers
v000001ea8c789a80_0 .net *"_ivl_24", 0 0, L_000001ea8c78db80;  1 drivers
v000001ea8c78a020_0 .net *"_ivl_26", 31 0, L_000001ea8c78d7c0;  1 drivers
v000001ea8c78a700_0 .net *"_ivl_28", 6 0, L_000001ea8c78c0a0;  1 drivers
L_000001ea8c799900 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c78a840_0 .net *"_ivl_3", 26 0, L_000001ea8c799900;  1 drivers
L_000001ea8c799ab0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea8c78a660_0 .net *"_ivl_31", 1 0, L_000001ea8c799ab0;  1 drivers
L_000001ea8c799af8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c78ade0_0 .net/2u *"_ivl_32", 31 0, L_000001ea8c799af8;  1 drivers
L_000001ea8c799948 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea8c78a340_0 .net/2u *"_ivl_4", 31 0, L_000001ea8c799948;  1 drivers
v000001ea8c789800_0 .net *"_ivl_6", 0 0, L_000001ea8c78d400;  1 drivers
v000001ea8c78aac0_0 .net *"_ivl_8", 31 0, L_000001ea8c78c6e0;  1 drivers
v000001ea8c789f80_0 .net "a1", 4 0, L_000001ea8c78dc20;  1 drivers
v000001ea8c78ae80_0 .net "a2", 4 0, L_000001ea8c78c960;  1 drivers
v000001ea8c789ee0_0 .net "a3", 4 0, L_000001ea8c78cc80;  1 drivers
v000001ea8c78a3e0_0 .net "clk", 0 0, v000001ea8c78ce60_0;  alias, 1 drivers
v000001ea8c789940_0 .net "rd1", 31 0, L_000001ea8c78caa0;  alias, 1 drivers
v000001ea8c78af20_0 .net "rd2", 31 0, L_000001ea8c78d9a0;  alias, 1 drivers
v000001ea8c789120 .array "rf", 0 31, 31 0;
v000001ea8c789080_0 .net "wd3", 31 0, L_000001ea8c7f28c0;  alias, 1 drivers
v000001ea8c78a8e0_0 .net "we3", 0 0, v000001ea8c786f00_0;  alias, 1 drivers
L_000001ea8c78d900 .concat [ 5 27 0 0], L_000001ea8c78dc20, L_000001ea8c799900;
L_000001ea8c78d400 .cmp/ne 32, L_000001ea8c78d900, L_000001ea8c799948;
L_000001ea8c78c6e0 .array/port v000001ea8c789120, L_000001ea8c78ca00;
L_000001ea8c78ca00 .concat [ 5 2 0 0], L_000001ea8c78dc20, L_000001ea8c799990;
L_000001ea8c78caa0 .functor MUXZ 32, L_000001ea8c7999d8, L_000001ea8c78c6e0, L_000001ea8c78d400, C4<>;
L_000001ea8c78d720 .concat [ 5 27 0 0], L_000001ea8c78c960, L_000001ea8c799a20;
L_000001ea8c78db80 .cmp/ne 32, L_000001ea8c78d720, L_000001ea8c799a68;
L_000001ea8c78d7c0 .array/port v000001ea8c789120, L_000001ea8c78c0a0;
L_000001ea8c78c0a0 .concat [ 5 2 0 0], L_000001ea8c78c960, L_000001ea8c799ab0;
L_000001ea8c78d9a0 .functor MUXZ 32, L_000001ea8c799af8, L_000001ea8c78d7c0, L_000001ea8c78db80, C4<>;
S_000001ea8c78b220 .scope module, "srcbmux" "mux2" 2 206, 2 273 0, S_000001ea8c6f5940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ea8c72d020 .param/l "WIDTH" 0 2 273, +C4<00000000000000000000000000100000>;
v000001ea8c7899e0_0 .net "d0", 31 0, L_000001ea8c78d9a0;  alias, 1 drivers
v000001ea8c78a0c0_0 .net "d1", 31 0, v000001ea8c7883d0_0;  alias, 1 drivers
v000001ea8c789da0_0 .net "s", 0 0, v000001ea8c785ce0_0;  alias, 1 drivers
v000001ea8c78a200_0 .net "y", 31 0, L_000001ea8c78dcc0;  alias, 1 drivers
L_000001ea8c78dcc0 .functor MUXZ 32, L_000001ea8c78d9a0, v000001ea8c7883d0_0, v000001ea8c785ce0_0, C4<>;
    .scope S_000001ea8c6f57b0;
T_0 ;
    %wait E_000001ea8c72b560;
    %load/vec4 v000001ea8c7851a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1028, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v000001ea8c785880_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ea8c6f57b0;
T_1 ;
    %wait E_000001ea8c72bba0;
    %load/vec4 v000001ea8c785880_0;
    %split/vec4 1;
    %store/vec4 v000001ea8c785d80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001ea8c785560_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001ea8c786460_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001ea8c786aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001ea8c7859c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ea8c785ce0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001ea8c7865a0_0, 0, 2;
    %store/vec4 v000001ea8c786f00_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ea8c6f5620;
T_2 ;
    %wait E_000001ea8c72bae0;
    %load/vec4 v000001ea8c786500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000001ea8c786820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000001ea8c786c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ea8c786e60_0, 0, 3;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ea8c70c690;
T_3 ;
    %wait E_000001ea8c72c3e0;
    %load/vec4 v000001ea8c788010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ea8c788150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ea8c787f70_0;
    %assign/vec4 v000001ea8c788150_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ea8c6ffcb0;
T_4 ;
    %wait E_000001ea8c72c260;
    %load/vec4 v000001ea8c78a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ea8c789080_0;
    %load/vec4 v000001ea8c789ee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea8c789120, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ea8c700860;
T_5 ;
    %wait E_000001ea8c72bfe0;
    %load/vec4 v000001ea8c788790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea8c7883d0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ea8c7883d0_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ea8c7883d0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ea8c7883d0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ea8c787cf0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ea8c7883d0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ea8c7006d0;
T_6 ;
    %wait E_000001ea8c72bc60;
    %load/vec4 v000001ea8c787070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v000001ea8c788dd0_0;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v000001ea8c788dd0_0;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v000001ea8c787110_0;
    %load/vec4 v000001ea8c7886f0_0;
    %and;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v000001ea8c787110_0;
    %load/vec4 v000001ea8c7886f0_0;
    %or;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v000001ea8c787110_0;
    %load/vec4 v000001ea8c7886f0_0;
    %xor;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v000001ea8c788dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v000001ea8c787e30_0;
    %pad/u 32;
    %xor;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v000001ea8c787110_0;
    %load/vec4 v000001ea8c7886f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000001ea8c787110_0;
    %load/vec4 v000001ea8c7886f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001ea8c788330_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ea8c6d72f0;
T_7 ;
    %vpi_call 2 336 "$readmemh", "riscvtest.txt", v000001ea8c7857e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ea8c6d7160;
T_8 ;
    %wait E_000001ea8c72c260;
    %load/vec4 v000001ea8c785c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ea8c786000_0;
    %load/vec4 v000001ea8c722e80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea8c723600, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ea8c7326c0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea8c78da40_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea8c78da40_0, 0;
    %end;
    .thread T_9;
    .scope S_000001ea8c7326c0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea8c78ce60_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea8c78ce60_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ea8c7326c0;
T_11 ;
    %wait E_000001ea8c72c320;
    %load/vec4 v000001ea8c78d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001ea8c78c500_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001ea8c78df40_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 2 22 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 23 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001ea8c78c500_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_11.4, 6;
    %vpi_call 2 25 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 26 "$stop" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ea8c7326c0;
T_12 ;
    %vpi_call 2 32 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ea8c7326c0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\riscvsingle.v";
