============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Dec 06 2023  11:03:40 pm
  Module:                 fir_transpose
  Operating conditions:   PVT_1P32V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (707 ps) Setup Check with Pin sum_r_reg[3][22]/CK->D
          Group: Clk
     Startpoint: (R) din_r_reg[4]/CK
          Clock: (R) Clk
       Endpoint: (R) sum_r_reg[3][22]/D
          Clock: (R) Clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      14                  
     Required Time:=    1986                  
      Launch Clock:-       0                  
         Data Path:-    1279                  
             Slack:=     707                  

#--------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  din_r_reg[4]/CK                                                   -       -      R     (arrival)   1133     -     0     0       0    (-,-) 
  din_r_reg[4]/Q                                                    -       CK->Q  R     DFFRHQX1      11   5.0    30    55      55    (-,-) 
  g118021/Y                                                         -       A->Y   F     CLKINVX4     332 156.2   235   136     191    (-,-) 
  hi_fo_buf120920/Y                                                 -       A->Y   F     CLKBUFX3     301 141.1   276   188     379    (-,-) 
  hi_fo_buf120887/Y                                                 -       A->Y   R     INVX1          1   0.5    56    61     440    (-,-) 
  hi_fo_buf120877/Y                                                 -       A->Y   F     INVX1         63  25.7   145    91     530    (-,-) 
  g114290/Y                                                         -       A->Y   R     NOR2XL         1   1.2    36    46     577    (-,-) 
  csa_tree_generate_multipliers[3].multiplier_add_51_23_I11_g6396/S -       A->S   F     ADDFX1         1   1.1    12    53     630    (-,-) 
  csa_tree_generate_multipliers[3].multiplier_add_51_23_I11_g6343/S -       B->S   F     ADDFX1         1   0.8    10    42     672    (-,-) 
  csa_tree_generate_multipliers[3].multiplier_add_51_23_I11_g6328/S -       CI->S  R     ADDFX1         1   0.3     6    46     718    (-,-) 
  g5759/Y                                                           -       AN->Y  R     NOR2BX1        1   1.2    36    21     740    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1082/S                            -       A->S   F     ADDFX1         1   1.1    11    53     793    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1062/CO                           -       A->CO  F     ADDFX1         1   0.8    10    34     827    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1061/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33     860    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1060/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33     893    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1059/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33     926    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1058/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33     959    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1057/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33     991    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1056/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1024    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1055/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1057    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1054/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1090    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1053/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1123    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1052/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1155    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1051/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1188    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1050/CO                           -       CI->CO F     ADDFX1         1   0.8    10    33    1221    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1049/CO                           -       CI->CO F     ADDFX1         1   0.6     9    32    1253    (-,-) 
  WALLACE_CSA_DUMMY_OP343_groupi_g1048/Y                            -       B->Y   R     XNOR2X1        1   0.3     5    26    1279    (-,-) 
  sum_r_reg[3][22]/D                                                <<<     -      R     DFFRX1         1     -     -     0    1279    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------

