
==============================================================================
XRT Build Version: 2.12.0 (2021.2)
       Build Date: 2022-01-11 19:12:26
          Hash ID: 723d9e7abbe3a2c374682dbb1a59c47f230f3ee2
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.12.0
   Kernels:                dot_prod
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          e522c84e-c70d-173c-cf49-72caab7f4887
   UUID (IINTF):           7dc1d0e35634b9ee815669cf7799bacdd2c64af1bdf0d8327bc4f1348464a014
   UUID (IINTF):           1e9e9ad0ef8701220ec7e69e97f948cd
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Sep  7 15:13:00 2021
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[3]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: dot_prod

Definition
----------
   Signature: dot_prod (void* vec_a, void* vec_b, void* results, unsigned int vector_len)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x3C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        dot_prod_1
   Base Address: 0x0

   Argument:          vec_a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          vec_b
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          results
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          vector_len
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --debug --input_files _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod.xo --link --optimize 0 --output build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --report_level 0 --save-temps --target sw_emu --temp_dir ./build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3 
   Options:       --debug
                  --input_files _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod.xo
                  --link
                  --optimize 0
                  --output build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin
                  --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir ./build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
