[INF:CM0023] Creating log file ../../build/regression/UnitSVA/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<442> s<441> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<439> c<2> s<65> l<1:1> el<1:14>
n<up> u<7> t<StringConst> p<8> l<3:18> el<3:20>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:18> el<3:20>
n<> u<9> t<Primary> p<10> c<8> l<3:18> el<3:20>
n<> u<10> t<Expression> p<11> c<9> l<3:18> el<3:20>
n<> u<11> t<Expression_or_dist> p<12> c<10> l<3:18> el<3:20>
n<> u<12> t<Sequence_expr> p<22> c<11> s<15> l<3:18> el<3:20>
n<##> u<13> t<Pound_Pound_delay> p<15> s<14> l<3:21> el<3:23>
n<> u<14> t<Associative_dimension> p<15> l<3:23> el<3:26>
n<> u<15> t<Cycle_delay_range> p<22> c<13> s<21> l<3:21> el<3:26>
n<up> u<16> t<StringConst> p<17> l<3:27> el<3:29>
n<> u<17> t<Primary_literal> p<18> c<16> l<3:27> el<3:29>
n<> u<18> t<Primary> p<19> c<17> l<3:27> el<3:29>
n<> u<19> t<Expression> p<20> c<18> l<3:27> el<3:29>
n<> u<20> t<Expression_or_dist> p<21> c<19> l<3:27> el<3:29>
n<> u<21> t<Sequence_expr> p<22> c<20> l<3:27> el<3:29>
n<> u<22> t<Sequence_expr> p<54> c<12> s<53> l<3:18> el<3:29>
n<cnt> u<23> t<StringConst> p<24> l<3:34> el<3:37>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:34> el<3:37>
n<> u<25> t<Primary> p<26> c<24> l<3:34> el<3:37>
n<> u<26> t<Expression> p<49> c<25> s<48> l<3:34> el<3:37>
n<> u<27> t<Dollar_keyword> p<39> s<28> l<3:41> el<3:42>
n<past> u<28> t<StringConst> p<39> s<38> l<3:42> el<3:46>
n<cnt> u<29> t<StringConst> p<30> l<3:47> el<3:50>
n<> u<30> t<Primary_literal> p<31> c<29> l<3:47> el<3:50>
n<> u<31> t<Primary> p<32> c<30> l<3:47> el<3:50>
n<> u<32> t<Expression> p<38> c<31> s<37> l<3:47> el<3:50>
n<2> u<33> t<IntConst> p<34> l<3:52> el<3:53>
n<> u<34> t<Primary_literal> p<35> c<33> l<3:52> el<3:53>
n<> u<35> t<Primary> p<36> c<34> l<3:52> el<3:53>
n<> u<36> t<Expression> p<37> c<35> l<3:52> el<3:53>
n<> u<37> t<Argument> p<38> c<36> l<3:52> el<3:53>
n<> u<38> t<List_of_arguments> p<39> c<32> l<3:47> el<3:53>
n<> u<39> t<Complex_func_call> p<40> c<27> l<3:41> el<3:54>
n<> u<40> t<Primary> p<41> c<39> l<3:41> el<3:54>
n<> u<41> t<Expression> p<47> c<40> s<46> l<3:41> el<3:54>
n<8'd2> u<42> t<IntConst> p<43> l<3:57> el<3:61>
n<> u<43> t<Primary_literal> p<44> c<42> l<3:57> el<3:61>
n<> u<44> t<Primary> p<45> c<43> l<3:57> el<3:61>
n<> u<45> t<Expression> p<47> c<44> l<3:57> el<3:61>
n<> u<46> t<BinOp_Plus> p<47> s<45> l<3:55> el<3:56>
n<> u<47> t<Expression> p<49> c<41> l<3:41> el<3:61>
n<> u<48> t<BinOp_Equiv> p<49> s<47> l<3:38> el<3:40>
n<> u<49> t<Expression> p<50> c<26> l<3:34> el<3:61>
n<> u<50> t<Expression_or_dist> p<51> c<49> l<3:34> el<3:61>
n<> u<51> t<Sequence_expr> p<52> c<50> l<3:34> el<3:61>
n<> u<52> t<Property_expr> p<54> c<51> l<3:34> el<3:61>
n<> u<53> t<NON_OVERLAP_IMPLY> p<54> s<52> l<3:30> el<3:33>
n<> u<54> t<Property_expr> p<55> c<22> l<3:18> el<3:61>
n<> u<55> t<Property_spec> p<58> c<54> s<57> l<3:18> el<3:61>
n<> u<56> t<Statement_or_null> p<57> l<3:62> el<3:63>
n<> u<57> t<Action_block> p<58> c<56> l<3:62> el<3:63>
n<> u<58> t<Assert_property_statement> p<59> c<55> l<3:1> el<3:63>
n<> u<59> t<Concurrent_assertion_statement> p<60> c<58> l<3:1> el<3:63>
n<> u<60> t<Concurrent_assertion_item> p<61> c<59> l<3:1> el<3:63>
n<> u<61> t<Assertion_item> p<62> c<60> l<3:1> el<3:63>
n<> u<62> t<Module_common_item> p<63> c<61> l<3:1> el<3:63>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<3:1> el<3:63>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<3:1> el<3:63>
n<> u<65> t<Module_item> p<439> c<64> s<123> l<3:1> el<3:63>
n<up> u<66> t<StringConst> p<67> l<5:18> el<5:20>
n<> u<67> t<Primary_literal> p<68> c<66> l<5:18> el<5:20>
n<> u<68> t<Primary> p<69> c<67> l<5:18> el<5:20>
n<> u<69> t<Expression> p<70> c<68> l<5:18> el<5:20>
n<> u<70> t<Expression_or_dist> p<71> c<69> l<5:18> el<5:20>
n<> u<71> t<Sequence_expr> p<80> c<70> s<73> l<5:18> el<5:20>
n<##1> u<72> t<Pound_Pound_delay> p<73> l<5:21> el<5:24>
n<> u<73> t<Cycle_delay_range> p<80> c<72> s<79> l<5:21> el<5:24>
n<up> u<74> t<StringConst> p<75> l<5:25> el<5:27>
n<> u<75> t<Primary_literal> p<76> c<74> l<5:25> el<5:27>
n<> u<76> t<Primary> p<77> c<75> l<5:25> el<5:27>
n<> u<77> t<Expression> p<78> c<76> l<5:25> el<5:27>
n<> u<78> t<Expression_or_dist> p<79> c<77> l<5:25> el<5:27>
n<> u<79> t<Sequence_expr> p<80> c<78> l<5:25> el<5:27>
n<> u<80> t<Sequence_expr> p<112> c<71> s<111> l<5:18> el<5:27>
n<cnt> u<81> t<StringConst> p<82> l<5:32> el<5:35>
n<> u<82> t<Primary_literal> p<83> c<81> l<5:32> el<5:35>
n<> u<83> t<Primary> p<84> c<82> l<5:32> el<5:35>
n<> u<84> t<Expression> p<107> c<83> s<106> l<5:32> el<5:35>
n<> u<85> t<Dollar_keyword> p<97> s<86> l<5:39> el<5:40>
n<past> u<86> t<StringConst> p<97> s<96> l<5:40> el<5:44>
n<cnt> u<87> t<StringConst> p<88> l<5:45> el<5:48>
n<> u<88> t<Primary_literal> p<89> c<87> l<5:45> el<5:48>
n<> u<89> t<Primary> p<90> c<88> l<5:45> el<5:48>
n<> u<90> t<Expression> p<96> c<89> s<95> l<5:45> el<5:48>
n<2> u<91> t<IntConst> p<92> l<5:50> el<5:51>
n<> u<92> t<Primary_literal> p<93> c<91> l<5:50> el<5:51>
n<> u<93> t<Primary> p<94> c<92> l<5:50> el<5:51>
n<> u<94> t<Expression> p<95> c<93> l<5:50> el<5:51>
n<> u<95> t<Argument> p<96> c<94> l<5:50> el<5:51>
n<> u<96> t<List_of_arguments> p<97> c<90> l<5:45> el<5:51>
n<> u<97> t<Complex_func_call> p<98> c<85> l<5:39> el<5:52>
n<> u<98> t<Primary> p<99> c<97> l<5:39> el<5:52>
n<> u<99> t<Expression> p<105> c<98> s<104> l<5:39> el<5:52>
n<8'd2> u<100> t<IntConst> p<101> l<5:55> el<5:59>
n<> u<101> t<Primary_literal> p<102> c<100> l<5:55> el<5:59>
n<> u<102> t<Primary> p<103> c<101> l<5:55> el<5:59>
n<> u<103> t<Expression> p<105> c<102> l<5:55> el<5:59>
n<> u<104> t<BinOp_Plus> p<105> s<103> l<5:53> el<5:54>
n<> u<105> t<Expression> p<107> c<99> l<5:39> el<5:59>
n<> u<106> t<BinOp_Equiv> p<107> s<105> l<5:36> el<5:38>
n<> u<107> t<Expression> p<108> c<84> l<5:32> el<5:59>
n<> u<108> t<Expression_or_dist> p<109> c<107> l<5:32> el<5:59>
n<> u<109> t<Sequence_expr> p<110> c<108> l<5:32> el<5:59>
n<> u<110> t<Property_expr> p<112> c<109> l<5:32> el<5:59>
n<> u<111> t<NON_OVERLAP_IMPLY> p<112> s<110> l<5:28> el<5:31>
n<> u<112> t<Property_expr> p<113> c<80> l<5:18> el<5:59>
n<> u<113> t<Property_spec> p<116> c<112> s<115> l<5:18> el<5:59>
n<> u<114> t<Statement_or_null> p<115> l<5:60> el<5:61>
n<> u<115> t<Action_block> p<116> c<114> l<5:60> el<5:61>
n<> u<116> t<Assert_property_statement> p<117> c<113> l<5:1> el<5:61>
n<> u<117> t<Concurrent_assertion_statement> p<118> c<116> l<5:1> el<5:61>
n<> u<118> t<Concurrent_assertion_item> p<119> c<117> l<5:1> el<5:61>
n<> u<119> t<Assertion_item> p<120> c<118> l<5:1> el<5:61>
n<> u<120> t<Module_common_item> p<121> c<119> l<5:1> el<5:61>
n<> u<121> t<Module_or_generate_item> p<122> c<120> l<5:1> el<5:61>
n<> u<122> t<Non_port_module_item> p<123> c<121> l<5:1> el<5:61>
n<> u<123> t<Module_item> p<439> c<122> s<189> l<5:1> el<5:61>
n<up> u<124> t<StringConst> p<125> l<7:18> el<7:20>
n<> u<125> t<Primary_literal> p<126> c<124> l<7:18> el<7:20>
n<> u<126> t<Primary> p<127> c<125> l<7:18> el<7:20>
n<> u<127> t<Expression> p<128> c<126> l<7:18> el<7:20>
n<> u<128> t<Expression_or_dist> p<129> c<127> l<7:18> el<7:20>
n<> u<129> t<Sequence_expr> p<146> c<128> s<139> l<7:18> el<7:20>
n<1> u<130> t<IntConst> p<131> l<7:24> el<7:25>
n<> u<131> t<Primary_literal> p<132> c<130> l<7:24> el<7:25>
n<> u<132> t<Constant_primary> p<133> c<131> l<7:24> el<7:25>
n<> u<133> t<Constant_expression> p<137> c<132> s<136> l<7:24> el<7:25>
n<> u<134> t<Dollar_keyword> p<135> l<7:26> el<7:27>
n<> u<135> t<Constant_primary> p<136> c<134> l<7:26> el<7:27>
n<> u<136> t<Constant_expression> p<137> c<135> l<7:26> el<7:27>
n<> u<137> t<Cycle_delay_const_range_expression> p<139> c<133> l<7:24> el<7:27>
n<##> u<138> t<Pound_Pound_delay> p<139> s<137> l<7:21> el<7:23>
n<> u<139> t<Cycle_delay_range> p<146> c<138> s<145> l<7:21> el<7:28>
n<up> u<140> t<StringConst> p<141> l<7:29> el<7:31>
n<> u<141> t<Primary_literal> p<142> c<140> l<7:29> el<7:31>
n<> u<142> t<Primary> p<143> c<141> l<7:29> el<7:31>
n<> u<143> t<Expression> p<144> c<142> l<7:29> el<7:31>
n<> u<144> t<Expression_or_dist> p<145> c<143> l<7:29> el<7:31>
n<> u<145> t<Sequence_expr> p<146> c<144> l<7:29> el<7:31>
n<> u<146> t<Sequence_expr> p<178> c<129> s<177> l<7:18> el<7:31>
n<cnt> u<147> t<StringConst> p<148> l<7:36> el<7:39>
n<> u<148> t<Primary_literal> p<149> c<147> l<7:36> el<7:39>
n<> u<149> t<Primary> p<150> c<148> l<7:36> el<7:39>
n<> u<150> t<Expression> p<173> c<149> s<172> l<7:36> el<7:39>
n<> u<151> t<Dollar_keyword> p<163> s<152> l<7:43> el<7:44>
n<past> u<152> t<StringConst> p<163> s<162> l<7:44> el<7:48>
n<cnt> u<153> t<StringConst> p<154> l<7:49> el<7:52>
n<> u<154> t<Primary_literal> p<155> c<153> l<7:49> el<7:52>
n<> u<155> t<Primary> p<156> c<154> l<7:49> el<7:52>
n<> u<156> t<Expression> p<162> c<155> s<161> l<7:49> el<7:52>
n<2> u<157> t<IntConst> p<158> l<7:54> el<7:55>
n<> u<158> t<Primary_literal> p<159> c<157> l<7:54> el<7:55>
n<> u<159> t<Primary> p<160> c<158> l<7:54> el<7:55>
n<> u<160> t<Expression> p<161> c<159> l<7:54> el<7:55>
n<> u<161> t<Argument> p<162> c<160> l<7:54> el<7:55>
n<> u<162> t<List_of_arguments> p<163> c<156> l<7:49> el<7:55>
n<> u<163> t<Complex_func_call> p<164> c<151> l<7:43> el<7:56>
n<> u<164> t<Primary> p<165> c<163> l<7:43> el<7:56>
n<> u<165> t<Expression> p<171> c<164> s<170> l<7:43> el<7:56>
n<8'd2> u<166> t<IntConst> p<167> l<7:59> el<7:63>
n<> u<167> t<Primary_literal> p<168> c<166> l<7:59> el<7:63>
n<> u<168> t<Primary> p<169> c<167> l<7:59> el<7:63>
n<> u<169> t<Expression> p<171> c<168> l<7:59> el<7:63>
n<> u<170> t<BinOp_Plus> p<171> s<169> l<7:57> el<7:58>
n<> u<171> t<Expression> p<173> c<165> l<7:43> el<7:63>
n<> u<172> t<BinOp_Equiv> p<173> s<171> l<7:40> el<7:42>
n<> u<173> t<Expression> p<174> c<150> l<7:36> el<7:63>
n<> u<174> t<Expression_or_dist> p<175> c<173> l<7:36> el<7:63>
n<> u<175> t<Sequence_expr> p<176> c<174> l<7:36> el<7:63>
n<> u<176> t<Property_expr> p<178> c<175> l<7:36> el<7:63>
n<> u<177> t<NON_OVERLAP_IMPLY> p<178> s<176> l<7:32> el<7:35>
n<> u<178> t<Property_expr> p<179> c<146> l<7:18> el<7:63>
n<> u<179> t<Property_spec> p<182> c<178> s<181> l<7:18> el<7:63>
n<> u<180> t<Statement_or_null> p<181> l<7:64> el<7:65>
n<> u<181> t<Action_block> p<182> c<180> l<7:64> el<7:65>
n<> u<182> t<Assert_property_statement> p<183> c<179> l<7:1> el<7:65>
n<> u<183> t<Concurrent_assertion_statement> p<184> c<182> l<7:1> el<7:65>
n<> u<184> t<Concurrent_assertion_item> p<185> c<183> l<7:1> el<7:65>
n<> u<185> t<Assertion_item> p<186> c<184> l<7:1> el<7:65>
n<> u<186> t<Module_common_item> p<187> c<185> l<7:1> el<7:65>
n<> u<187> t<Module_or_generate_item> p<188> c<186> l<7:1> el<7:65>
n<> u<188> t<Non_port_module_item> p<189> c<187> l<7:1> el<7:65>
n<> u<189> t<Module_item> p<439> c<188> s<245> l<7:1> el<7:65>
n<up> u<190> t<StringConst> p<191> l<9:18> el<9:20>
n<> u<191> t<Primary_literal> p<192> c<190> l<9:18> el<9:20>
n<> u<192> t<Primary> p<193> c<191> l<9:18> el<9:20>
n<> u<193> t<Expression> p<194> c<192> l<9:18> el<9:20>
n<> u<194> t<Expression_or_dist> p<202> c<193> s<201> l<9:18> el<9:20>
n<2> u<195> t<IntConst> p<196> l<9:23> el<9:24>
n<> u<196> t<Primary_literal> p<197> c<195> l<9:23> el<9:24>
n<> u<197> t<Constant_primary> p<198> c<196> l<9:23> el<9:24>
n<> u<198> t<Constant_expression> p<199> c<197> l<9:23> el<9:24>
n<> u<199> t<Const_or_range_expression> p<200> c<198> l<9:23> el<9:24>
n<> u<200> t<Consecutive_repetition> p<201> c<199> l<9:21> el<9:25>
n<> u<201> t<Boolean_abbrev> p<202> c<200> l<9:21> el<9:25>
n<> u<202> t<Sequence_expr> p<234> c<194> s<233> l<9:18> el<9:25>
n<cnt> u<203> t<StringConst> p<204> l<9:30> el<9:33>
n<> u<204> t<Primary_literal> p<205> c<203> l<9:30> el<9:33>
n<> u<205> t<Primary> p<206> c<204> l<9:30> el<9:33>
n<> u<206> t<Expression> p<229> c<205> s<228> l<9:30> el<9:33>
n<> u<207> t<Dollar_keyword> p<219> s<208> l<9:37> el<9:38>
n<past> u<208> t<StringConst> p<219> s<218> l<9:38> el<9:42>
n<cnt> u<209> t<StringConst> p<210> l<9:43> el<9:46>
n<> u<210> t<Primary_literal> p<211> c<209> l<9:43> el<9:46>
n<> u<211> t<Primary> p<212> c<210> l<9:43> el<9:46>
n<> u<212> t<Expression> p<218> c<211> s<217> l<9:43> el<9:46>
n<2> u<213> t<IntConst> p<214> l<9:48> el<9:49>
n<> u<214> t<Primary_literal> p<215> c<213> l<9:48> el<9:49>
n<> u<215> t<Primary> p<216> c<214> l<9:48> el<9:49>
n<> u<216> t<Expression> p<217> c<215> l<9:48> el<9:49>
n<> u<217> t<Argument> p<218> c<216> l<9:48> el<9:49>
n<> u<218> t<List_of_arguments> p<219> c<212> l<9:43> el<9:49>
n<> u<219> t<Complex_func_call> p<220> c<207> l<9:37> el<9:50>
n<> u<220> t<Primary> p<221> c<219> l<9:37> el<9:50>
n<> u<221> t<Expression> p<227> c<220> s<226> l<9:37> el<9:50>
n<8'd2> u<222> t<IntConst> p<223> l<9:53> el<9:57>
n<> u<223> t<Primary_literal> p<224> c<222> l<9:53> el<9:57>
n<> u<224> t<Primary> p<225> c<223> l<9:53> el<9:57>
n<> u<225> t<Expression> p<227> c<224> l<9:53> el<9:57>
n<> u<226> t<BinOp_Plus> p<227> s<225> l<9:51> el<9:52>
n<> u<227> t<Expression> p<229> c<221> l<9:37> el<9:57>
n<> u<228> t<BinOp_Equiv> p<229> s<227> l<9:34> el<9:36>
n<> u<229> t<Expression> p<230> c<206> l<9:30> el<9:57>
n<> u<230> t<Expression_or_dist> p<231> c<229> l<9:30> el<9:57>
n<> u<231> t<Sequence_expr> p<232> c<230> l<9:30> el<9:57>
n<> u<232> t<Property_expr> p<234> c<231> l<9:30> el<9:57>
n<> u<233> t<NON_OVERLAP_IMPLY> p<234> s<232> l<9:26> el<9:29>
n<> u<234> t<Property_expr> p<235> c<202> l<9:18> el<9:57>
n<> u<235> t<Property_spec> p<238> c<234> s<237> l<9:18> el<9:57>
n<> u<236> t<Statement_or_null> p<237> l<9:58> el<9:59>
n<> u<237> t<Action_block> p<238> c<236> l<9:58> el<9:59>
n<> u<238> t<Assert_property_statement> p<239> c<235> l<9:1> el<9:59>
n<> u<239> t<Concurrent_assertion_statement> p<240> c<238> l<9:1> el<9:59>
n<> u<240> t<Concurrent_assertion_item> p<241> c<239> l<9:1> el<9:59>
n<> u<241> t<Assertion_item> p<242> c<240> l<9:1> el<9:59>
n<> u<242> t<Module_common_item> p<243> c<241> l<9:1> el<9:59>
n<> u<243> t<Module_or_generate_item> p<244> c<242> l<9:1> el<9:59>
n<> u<244> t<Non_port_module_item> p<245> c<243> l<9:1> el<9:59>
n<> u<245> t<Module_item> p<439> c<244> s<301> l<9:1> el<9:59>
n<up> u<246> t<StringConst> p<247> l<11:18> el<11:20>
n<> u<247> t<Primary_literal> p<248> c<246> l<11:18> el<11:20>
n<> u<248> t<Primary> p<249> c<247> l<11:18> el<11:20>
n<> u<249> t<Expression> p<250> c<248> l<11:18> el<11:20>
n<> u<250> t<Expression_or_dist> p<258> c<249> s<257> l<11:18> el<11:20>
n<n> u<251> t<StringConst> p<252> l<11:23> el<11:24>
n<> u<252> t<Primary_literal> p<253> c<251> l<11:23> el<11:24>
n<> u<253> t<Constant_primary> p<254> c<252> l<11:23> el<11:24>
n<> u<254> t<Constant_expression> p<255> c<253> l<11:23> el<11:24>
n<> u<255> t<Const_or_range_expression> p<256> c<254> l<11:23> el<11:24>
n<> u<256> t<Consecutive_repetition> p<257> c<255> l<11:21> el<11:25>
n<> u<257> t<Boolean_abbrev> p<258> c<256> l<11:21> el<11:25>
n<> u<258> t<Sequence_expr> p<290> c<250> s<289> l<11:18> el<11:25>
n<cnt> u<259> t<StringConst> p<260> l<11:30> el<11:33>
n<> u<260> t<Primary_literal> p<261> c<259> l<11:30> el<11:33>
n<> u<261> t<Primary> p<262> c<260> l<11:30> el<11:33>
n<> u<262> t<Expression> p<285> c<261> s<284> l<11:30> el<11:33>
n<> u<263> t<Dollar_keyword> p<275> s<264> l<11:37> el<11:38>
n<past> u<264> t<StringConst> p<275> s<274> l<11:38> el<11:42>
n<cnt> u<265> t<StringConst> p<266> l<11:43> el<11:46>
n<> u<266> t<Primary_literal> p<267> c<265> l<11:43> el<11:46>
n<> u<267> t<Primary> p<268> c<266> l<11:43> el<11:46>
n<> u<268> t<Expression> p<274> c<267> s<273> l<11:43> el<11:46>
n<2> u<269> t<IntConst> p<270> l<11:48> el<11:49>
n<> u<270> t<Primary_literal> p<271> c<269> l<11:48> el<11:49>
n<> u<271> t<Primary> p<272> c<270> l<11:48> el<11:49>
n<> u<272> t<Expression> p<273> c<271> l<11:48> el<11:49>
n<> u<273> t<Argument> p<274> c<272> l<11:48> el<11:49>
n<> u<274> t<List_of_arguments> p<275> c<268> l<11:43> el<11:49>
n<> u<275> t<Complex_func_call> p<276> c<263> l<11:37> el<11:50>
n<> u<276> t<Primary> p<277> c<275> l<11:37> el<11:50>
n<> u<277> t<Expression> p<283> c<276> s<282> l<11:37> el<11:50>
n<8'd2> u<278> t<IntConst> p<279> l<11:53> el<11:57>
n<> u<279> t<Primary_literal> p<280> c<278> l<11:53> el<11:57>
n<> u<280> t<Primary> p<281> c<279> l<11:53> el<11:57>
n<> u<281> t<Expression> p<283> c<280> l<11:53> el<11:57>
n<> u<282> t<BinOp_Plus> p<283> s<281> l<11:51> el<11:52>
n<> u<283> t<Expression> p<285> c<277> l<11:37> el<11:57>
n<> u<284> t<BinOp_Equiv> p<285> s<283> l<11:34> el<11:36>
n<> u<285> t<Expression> p<286> c<262> l<11:30> el<11:57>
n<> u<286> t<Expression_or_dist> p<287> c<285> l<11:30> el<11:57>
n<> u<287> t<Sequence_expr> p<288> c<286> l<11:30> el<11:57>
n<> u<288> t<Property_expr> p<290> c<287> l<11:30> el<11:57>
n<> u<289> t<NON_OVERLAP_IMPLY> p<290> s<288> l<11:26> el<11:29>
n<> u<290> t<Property_expr> p<291> c<258> l<11:18> el<11:57>
n<> u<291> t<Property_spec> p<294> c<290> s<293> l<11:18> el<11:57>
n<> u<292> t<Statement_or_null> p<293> l<11:58> el<11:59>
n<> u<293> t<Action_block> p<294> c<292> l<11:58> el<11:59>
n<> u<294> t<Assert_property_statement> p<295> c<291> l<11:1> el<11:59>
n<> u<295> t<Concurrent_assertion_statement> p<296> c<294> l<11:1> el<11:59>
n<> u<296> t<Concurrent_assertion_item> p<297> c<295> l<11:1> el<11:59>
n<> u<297> t<Assertion_item> p<298> c<296> l<11:1> el<11:59>
n<> u<298> t<Module_common_item> p<299> c<297> l<11:1> el<11:59>
n<> u<299> t<Module_or_generate_item> p<300> c<298> l<11:1> el<11:59>
n<> u<300> t<Non_port_module_item> p<301> c<299> l<11:1> el<11:59>
n<> u<301> t<Module_item> p<439> c<300> s<344> l<11:1> el<11:59>
n<a> u<302> t<StringConst> p<303> l<14:3> el<14:4>
n<> u<303> t<Primary_literal> p<304> c<302> l<14:3> el<14:4>
n<> u<304> t<Primary> p<305> c<303> l<14:3> el<14:4>
n<> u<305> t<Expression> p<306> c<304> l<14:3> el<14:4>
n<> u<306> t<Expression_or_dist> p<307> c<305> l<14:3> el<14:4>
n<> u<307> t<Sequence_expr> p<333> c<306> s<332> l<14:3> el<14:4>
n<b> u<308> t<StringConst> p<309> l<14:9> el<14:10>
n<> u<309> t<Primary_literal> p<310> c<308> l<14:9> el<14:10>
n<> u<310> t<Primary> p<311> c<309> l<14:9> el<14:10>
n<> u<311> t<Expression> p<312> c<310> l<14:9> el<14:10>
n<> u<312> t<Expression_or_dist> p<330> c<311> s<329> l<14:9> el<14:10>
n<c> u<313> t<StringConst> p<314> l<14:23> el<14:24>
n<> u<314> t<Primary_literal> p<315> c<313> l<14:23> el<14:24>
n<> u<315> t<Primary> p<316> c<314> l<14:23> el<14:24>
n<> u<316> t<Expression> p<317> c<315> l<14:23> el<14:24>
n<> u<317> t<Expression_or_dist> p<318> c<316> l<14:23> el<14:24>
n<> u<318> t<Sequence_expr> p<327> c<317> s<320> l<14:23> el<14:24>
n<##1> u<319> t<Pound_Pound_delay> p<320> l<14:25> el<14:28>
n<> u<320> t<Cycle_delay_range> p<327> c<319> s<326> l<14:25> el<14:28>
n<d> u<321> t<StringConst> p<322> l<14:29> el<14:30>
n<> u<322> t<Primary_literal> p<323> c<321> l<14:29> el<14:30>
n<> u<323> t<Primary> p<324> c<322> l<14:29> el<14:30>
n<> u<324> t<Expression> p<325> c<323> l<14:29> el<14:30>
n<> u<325> t<Expression_or_dist> p<326> c<324> l<14:29> el<14:30>
n<> u<326> t<Sequence_expr> p<327> c<325> l<14:29> el<14:30>
n<> u<327> t<Sequence_expr> p<328> c<318> l<14:23> el<14:30>
n<> u<328> t<Sequence_expr> p<330> c<327> l<14:22> el<14:31>
n<> u<329> t<Throughout> p<330> s<328> l<14:11> el<14:21>
n<> u<330> t<Sequence_expr> p<331> c<312> l<14:9> el<14:31>
n<> u<331> t<Property_expr> p<333> c<330> l<14:9> el<14:31>
n<> u<332> t<NON_OVERLAP_IMPLY> p<333> s<331> l<14:5> el<14:8>
n<> u<333> t<Property_expr> p<334> c<307> l<14:3> el<14:31>
n<> u<334> t<Property_spec> p<337> c<333> s<336> l<14:3> el<14:31>
n<> u<335> t<Statement_or_null> p<336> l<15:2> el<15:3>
n<> u<336> t<Action_block> p<337> c<335> l<15:2> el<15:3>
n<> u<337> t<Assert_property_statement> p<338> c<334> l<13:1> el<15:3>
n<> u<338> t<Concurrent_assertion_statement> p<339> c<337> l<13:1> el<15:3>
n<> u<339> t<Concurrent_assertion_item> p<340> c<338> l<13:1> el<15:3>
n<> u<340> t<Assertion_item> p<341> c<339> l<13:1> el<15:3>
n<> u<341> t<Module_common_item> p<342> c<340> l<13:1> el<15:3>
n<> u<342> t<Module_or_generate_item> p<343> c<341> l<13:1> el<15:3>
n<> u<343> t<Non_port_module_item> p<344> c<342> l<13:1> el<15:3>
n<> u<344> t<Module_item> p<439> c<343> s<409> l<13:1> el<15:3>
n<lock_req> u<345> t<StringConst> p<404> s<403> l<17:1> el<17:9>
n<> u<346> t<Edge_Posedge> p<351> s<350> l<18:15> el<18:22>
n<clk_i> u<347> t<StringConst> p<348> l<18:23> el<18:28>
n<> u<348> t<Primary_literal> p<349> c<347> l<18:23> el<18:28>
n<> u<349> t<Primary> p<350> c<348> l<18:23> el<18:28>
n<> u<350> t<Expression> p<351> c<349> l<18:23> el<18:28>
n<> u<351> t<Event_expression> p<352> c<346> l<18:15> el<18:28>
n<> u<352> t<Clocking_event> p<382> c<351> s<381> l<18:13> el<18:29>
n<LockIn> u<353> t<StringConst> p<354> l<18:30> el<18:36>
n<> u<354> t<Primary_literal> p<355> c<353> l<18:30> el<18:36>
n<> u<355> t<Primary> p<356> c<354> l<18:30> el<18:36>
n<> u<356> t<Expression> p<357> c<355> l<18:30> el<18:36>
n<> u<357> t<Expression_or_dist> p<358> c<356> l<18:30> el<18:36>
n<> u<358> t<Sequence_expr> p<381> c<357> s<380> l<18:30> el<18:36>
n<lock_d> u<359> t<StringConst> p<360> l<18:41> el<18:47>
n<> u<360> t<Primary_literal> p<361> c<359> l<18:41> el<18:47>
n<> u<361> t<Primary> p<362> c<360> l<18:41> el<18:47>
n<> u<362> t<Expression> p<363> c<361> l<18:41> el<18:47>
n<> u<363> t<Expression_or_dist> p<364> c<362> l<18:41> el<18:47>
n<> u<364> t<Sequence_expr> p<379> c<363> s<378> l<18:41> el<18:47>
n<req_tmp> u<365> t<StringConst> p<366> l<18:52> el<18:59>
n<> u<366> t<Primary_literal> p<367> c<365> l<18:52> el<18:59>
n<> u<367> t<Primary> p<368> c<366> l<18:52> el<18:59>
n<> u<368> t<Expression> p<374> c<367> s<373> l<18:52> el<18:59>
n<req_q> u<369> t<StringConst> p<370> l<18:63> el<18:68>
n<> u<370> t<Primary_literal> p<371> c<369> l<18:63> el<18:68>
n<> u<371> t<Primary> p<372> c<370> l<18:63> el<18:68>
n<> u<372> t<Expression> p<374> c<371> l<18:63> el<18:68>
n<> u<373> t<BinOp_Equiv> p<374> s<372> l<18:60> el<18:62>
n<> u<374> t<Expression> p<375> c<368> l<18:52> el<18:68>
n<> u<375> t<Expression_or_dist> p<376> c<374> l<18:52> el<18:68>
n<> u<376> t<Sequence_expr> p<377> c<375> l<18:52> el<18:68>
n<> u<377> t<Property_expr> p<379> c<376> l<18:52> el<18:68>
n<> u<378> t<NON_OVERLAP_IMPLY> p<379> s<377> l<18:48> el<18:51>
n<> u<379> t<Property_expr> p<381> c<364> l<18:41> el<18:68>
n<> u<380> t<OVERLAP_IMPLY> p<381> s<379> l<18:37> el<18:40>
n<> u<381> t<Property_expr> p<382> c<358> l<18:30> el<18:68>
n<> u<382> t<Property_spec> p<402> c<352> s<401> l<18:13> el<18:68>
n<> u<383> t<Dollar_keyword> p<395> s<384> l<19:20> el<19:21>
n<fatal> u<384> t<StringConst> p<395> s<394> l<19:21> el<19:26>
n<1> u<385> t<IntConst> p<386> l<19:28> el<19:29>
n<> u<386> t<Primary_literal> p<387> c<385> l<19:28> el<19:29>
n<> u<387> t<Primary> p<388> c<386> l<19:28> el<19:29>
n<> u<388> t<Expression> p<394> c<387> s<393> l<19:28> el<19:29>
n<"It is disallowed to deassert unserved request signals when LockIn is enabled."> u<389> t<StringLiteral> p<390> l<19:31> el<19:110>
n<> u<390> t<Primary_literal> p<391> c<389> l<19:31> el<19:110>
n<> u<391> t<Primary> p<392> c<390> l<19:31> el<19:110>
n<> u<392> t<Expression> p<393> c<391> l<19:31> el<19:110>
n<> u<393> t<Argument> p<394> c<392> l<19:31> el<19:110>
n<> u<394> t<List_of_arguments> p<395> c<388> l<19:28> el<19:110>
n<> u<395> t<Subroutine_call> p<396> c<383> l<19:20> el<19:111>
n<> u<396> t<Subroutine_call_statement> p<397> c<395> l<19:20> el<19:112>
n<> u<397> t<Statement_item> p<398> c<396> l<19:20> el<19:112>
n<> u<398> t<Statement> p<399> c<397> l<19:20> el<19:112>
n<> u<399> t<Statement_or_null> p<401> c<398> l<19:20> el<19:112>
n<> u<400> t<Else> p<401> s<399> l<19:15> el<19:19>
n<> u<401> t<Action_block> p<402> c<400> l<19:15> el<19:112>
n<> u<402> t<Assume_property_statement> p<403> c<382> l<17:11> el<19:112>
n<> u<403> t<Concurrent_assertion_statement> p<404> c<402> l<17:11> el<19:112>
n<> u<404> t<Concurrent_assertion_item> p<405> c<345> l<17:1> el<19:112>
n<> u<405> t<Assertion_item> p<406> c<404> l<17:1> el<19:112>
n<> u<406> t<Module_common_item> p<407> c<405> l<17:1> el<19:112>
n<> u<407> t<Module_or_generate_item> p<408> c<406> l<17:1> el<19:112>
n<> u<408> t<Non_port_module_item> p<409> c<407> l<17:1> el<19:112>
n<> u<409> t<Module_item> p<439> c<408> s<438> l<17:1> el<19:112>
n<b> u<410> t<StringConst> p<411> l<22:7> el<22:8>
n<> u<411> t<Primary_literal> p<412> c<410> l<22:7> el<22:8>
n<> u<412> t<Primary> p<413> c<411> l<22:7> el<22:8>
n<> u<413> t<Expression> p<414> c<412> l<22:7> el<22:8>
n<> u<414> t<Expression_or_dist> p<415> c<413> l<22:7> el<22:8>
n<> u<415> t<Sequence_expr> p<427> c<414> s<426> l<22:7> el<22:8>
n<##5> u<416> t<Pound_Pound_delay> p<417> l<22:13> el<22:16>
n<> u<417> t<Cycle_delay_range> p<424> c<416> s<423> l<22:13> el<22:16>
n<d> u<418> t<StringConst> p<419> l<22:17> el<22:18>
n<> u<419> t<Primary_literal> p<420> c<418> l<22:17> el<22:18>
n<> u<420> t<Primary> p<421> c<419> l<22:17> el<22:18>
n<> u<421> t<Expression> p<422> c<420> l<22:17> el<22:18>
n<> u<422> t<Expression_or_dist> p<423> c<421> l<22:17> el<22:18>
n<> u<423> t<Sequence_expr> p<424> c<422> l<22:17> el<22:18>
n<> u<424> t<Sequence_expr> p<425> c<417> l<22:13> el<22:18>
n<> u<425> t<Property_expr> p<427> c<424> l<22:13> el<22:18>
n<> u<426> t<NON_OVERLAP_IMPLY> p<427> s<425> l<22:9> el<22:12>
n<> u<427> t<Property_expr> p<428> c<415> l<22:7> el<22:18>
n<> u<428> t<Property_spec> p<431> c<427> s<430> l<22:7> el<22:18>
n<> u<429> t<Statement_or_null> p<430> l<23:2> el<23:3>
n<> u<430> t<Action_block> p<431> c<429> l<23:2> el<23:3>
n<> u<431> t<Assume_property_statement> p<432> c<428> l<21:1> el<23:3>
n<> u<432> t<Concurrent_assertion_statement> p<433> c<431> l<21:1> el<23:3>
n<> u<433> t<Concurrent_assertion_item> p<434> c<432> l<21:1> el<23:3>
n<> u<434> t<Assertion_item> p<435> c<433> l<21:1> el<23:3>
n<> u<435> t<Module_common_item> p<436> c<434> l<21:1> el<23:3>
n<> u<436> t<Module_or_generate_item> p<437> c<435> l<21:1> el<23:3>
n<> u<437> t<Non_port_module_item> p<438> c<436> l<21:1> el<23:3>
n<> u<438> t<Module_item> p<439> c<437> l<21:1> el<23:3>
n<> u<439> t<Module_declaration> p<440> c<6> l<1:1> el<26:10>
n<> u<440> t<Description> p<441> c<439> l<1:1> el<26:10>
n<> u<441> t<Source_text> p<442> c<440> l<1:1> el<26:10>
n<> u<442> t<Top_level_rule> c<1> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnitSVA/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnitSVA/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnitSVA/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiAssertion:
  \_assert_stmt: (work@top), line:3:1, endln:3:63
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:3:18, endln:3:61
      |vpiPropertyExpr:
      \_operation: , line:3:18, endln:3:29
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:3:18, endln:3:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (up), line:3:18, endln:3:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (up), line:3:27, endln:3:29
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:3:34, endln:3:61
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:3:34, endln:3:37
            |vpiParent:
            \_operation: , line:3:34, endln:3:61
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:3:41, endln:3:61
            |vpiParent:
            \_operation: , line:3:34, endln:3:61
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:3:41, endln:3:54
              |vpiParent:
              \_operation: , line:3:41, endln:3:61
              |vpiArgument:
              \_ref_obj: (cnt), line:3:47, endln:3:50
                |vpiParent:
                \_sys_func_call: ($past), line:3:41, endln:3:54
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:3:52, endln:3:53
                |vpiParent:
                \_sys_func_call: ($past), line:3:41, endln:3:54
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:3:57, endln:3:61
              |vpiParent:
              \_operation: , line:3:41, endln:3:61
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:5:1, endln:5:61
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:5:18, endln:5:59
      |vpiPropertyExpr:
      \_operation: , line:5:18, endln:5:27
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:5:18, endln:5:20
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (up), line:5:18, endln:5:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:5:21, endln:5:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (up), line:5:25, endln:5:27
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:5:32, endln:5:59
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:5:32, endln:5:35
            |vpiParent:
            \_operation: , line:5:32, endln:5:59
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:5:39, endln:5:59
            |vpiParent:
            \_operation: , line:5:32, endln:5:59
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:5:39, endln:5:52
              |vpiParent:
              \_operation: , line:5:39, endln:5:59
              |vpiArgument:
              \_ref_obj: (cnt), line:5:45, endln:5:48
                |vpiParent:
                \_sys_func_call: ($past), line:5:39, endln:5:52
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:5:50, endln:5:51
                |vpiParent:
                \_sys_func_call: ($past), line:5:39, endln:5:52
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:5:55, endln:5:59
              |vpiParent:
              \_operation: , line:5:39, endln:5:59
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:7:1, endln:7:65
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:7:18, endln:7:63
      |vpiPropertyExpr:
      \_operation: , line:7:18, endln:7:31
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:7:18, endln:7:20
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (up), line:7:18, endln:7:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_range: 
            |vpiLeftRange:
            \_constant: , line:7:24, endln:7:25
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:7:26, endln:7:27
              |vpiDecompile:$
              |vpiSize:1
              |STRING:$
              |vpiConstType:10
          |vpiOperand:
          \_ref_obj: (up), line:7:29, endln:7:31
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:7:36, endln:7:63
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:7:36, endln:7:39
            |vpiParent:
            \_operation: , line:7:36, endln:7:63
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:7:43, endln:7:63
            |vpiParent:
            \_operation: , line:7:36, endln:7:63
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:7:43, endln:7:56
              |vpiParent:
              \_operation: , line:7:43, endln:7:63
              |vpiArgument:
              \_ref_obj: (cnt), line:7:49, endln:7:52
                |vpiParent:
                \_sys_func_call: ($past), line:7:43, endln:7:56
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:7:54, endln:7:55
                |vpiParent:
                \_sys_func_call: ($past), line:7:43, endln:7:56
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:7:59, endln:7:63
              |vpiParent:
              \_operation: , line:7:43, endln:7:63
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:9:1, endln:9:59
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:9:18, endln:9:57
      |vpiPropertyExpr:
      \_operation: , line:9:18, endln:9:25
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:9:18, endln:9:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (up), line:9:18, endln:9:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:9:23, endln:9:24
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:9:30, endln:9:57
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:9:30, endln:9:33
            |vpiParent:
            \_operation: , line:9:30, endln:9:57
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:9:37, endln:9:57
            |vpiParent:
            \_operation: , line:9:30, endln:9:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:9:37, endln:9:50
              |vpiParent:
              \_operation: , line:9:37, endln:9:57
              |vpiArgument:
              \_ref_obj: (cnt), line:9:43, endln:9:46
                |vpiParent:
                \_sys_func_call: ($past), line:9:37, endln:9:50
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:9:48, endln:9:49
                |vpiParent:
                \_sys_func_call: ($past), line:9:37, endln:9:50
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:9:53, endln:9:57
              |vpiParent:
              \_operation: , line:9:37, endln:9:57
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:11:1, endln:11:59
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:11:18, endln:11:57
      |vpiPropertyExpr:
      \_operation: , line:11:18, endln:11:25
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:11:18, endln:11:20
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (up), line:11:18, endln:11:20
            |vpiName:up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (n), line:11:23, endln:11:24
            |vpiName:n
            |vpiActual:
            \_logic_net: (n)
        |vpiOperand:
        \_operation: , line:11:30, endln:11:57
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (cnt), line:11:30, endln:11:33
            |vpiParent:
            \_operation: , line:11:30, endln:11:57
            |vpiName:cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:11:37, endln:11:57
            |vpiParent:
            \_operation: , line:11:30, endln:11:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:11:37, endln:11:50
              |vpiParent:
              \_operation: , line:11:37, endln:11:57
              |vpiArgument:
              \_ref_obj: (cnt), line:11:43, endln:11:46
                |vpiParent:
                \_sys_func_call: ($past), line:11:37, endln:11:50
                |vpiName:cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:11:48, endln:11:49
                |vpiParent:
                \_sys_func_call: ($past), line:11:37, endln:11:50
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:11:53, endln:11:57
              |vpiParent:
              \_operation: , line:11:37, endln:11:57
              |vpiDecompile:8'd2
              |vpiSize:8
              |DEC:2
              |vpiConstType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:13:1, endln:15:3
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:14:3, endln:14:31
      |vpiPropertyExpr:
      \_operation: , line:14:3, endln:14:4
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (a), line:14:3, endln:14:4
          |vpiName:a
          |vpiActual:
          \_logic_net: (a)
        |vpiOperand:
        \_operation: , line:14:9, endln:14:10
          |vpiOpType:57
          |vpiOperand:
          \_ref_obj: (b), line:14:9, endln:14:10
            |vpiName:b
            |vpiActual:
            \_logic_net: (b)
          |vpiOperand:
          \_operation: , line:14:23, endln:14:24
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (c), line:14:23, endln:14:24
              |vpiName:c
              |vpiActual:
              \_logic_net: (c)
            |vpiOperand:
            \_constant: , line:14:25, endln:14:28
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (d), line:14:29, endln:14:30
              |vpiName:d
              |vpiActual:
              \_logic_net: (d)
  |vpiAssertion:
  \_assume: (work@top.lock_req), line:17:1, endln:19:112
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiName:lock_req
    |vpiFullName:work@top.lock_req
    |vpiStmt:
    \_sys_func_call: ($fatal), line:19:20, endln:19:111
      |vpiArgument:
      \_constant: , line:19:28, endln:19:29
        |vpiParent:
        \_sys_func_call: ($fatal), line:19:20, endln:19:111
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiArgument:
      \_constant: , line:19:31, endln:19:110
        |vpiParent:
        \_sys_func_call: ($fatal), line:19:20, endln:19:111
        |vpiDecompile:It is disallowed to deassert unserved request signals when LockIn is enabled.
        |vpiSize:77
        |STRING:It is disallowed to deassert unserved request signals when LockIn is enabled.
        |vpiConstType:6
      |vpiName:$fatal
    |vpiProperty:
    \_property_spec: , line:18:13, endln:18:68
      |vpiClockingEvent:
      \_operation: , line:18:15, endln:18:28
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk_i), line:18:23, endln:18:28
          |vpiParent:
          \_operation: , line:18:15, endln:18:28
          |vpiName:clk_i
          |vpiActual:
          \_logic_net: (clk_i)
      |vpiPropertyExpr:
      \_operation: , line:18:30, endln:18:36
        |vpiOpType:52
        |vpiOperand:
        \_ref_obj: (LockIn), line:18:30, endln:18:36
          |vpiName:LockIn
          |vpiActual:
          \_logic_net: (LockIn)
        |vpiOperand:
        \_operation: , line:18:41, endln:18:47
          |vpiOpType:51
          |vpiOperand:
          \_ref_obj: (lock_d), line:18:41, endln:18:47
            |vpiName:lock_d
            |vpiActual:
            \_logic_net: (lock_d)
          |vpiOperand:
          \_operation: , line:18:52, endln:18:68
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (req_tmp), line:18:52, endln:18:59
              |vpiParent:
              \_operation: , line:18:52, endln:18:68
              |vpiName:req_tmp
              |vpiActual:
              \_logic_net: (req_tmp)
            |vpiOperand:
            \_ref_obj: (req_q), line:18:63, endln:18:68
              |vpiParent:
              \_operation: , line:18:52, endln:18:68
              |vpiName:req_q
              |vpiActual:
              \_logic_net: (req_q)
  |vpiAssertion:
  \_assume: (work@top), line:21:1, endln:23:3
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:22:7, endln:22:18
      |vpiPropertyExpr:
      \_operation: , line:22:7, endln:22:8
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (b), line:22:7, endln:22:8
          |vpiName:b
          |vpiActual:
          \_logic_net: (b)
        |vpiOperand:
        \_operation: , line:22:13, endln:22:16
          |vpiOpType:53
          |vpiOperand:
          \_constant: , line:22:13, endln:22:16
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (d), line:22:17, endln:22:18
            |vpiName:d
            |vpiActual:
            \_logic_net: (d)
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (up)
    |vpiName:up
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (cnt)
    |vpiName:cnt
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (n)
    |vpiName:n
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (a)
    |vpiName:a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (b)
    |vpiName:b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (c)
    |vpiName:c
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (d)
    |vpiName:d
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (clk_i)
    |vpiName:clk_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (LockIn)
    |vpiName:LockIn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (lock_d)
    |vpiName:lock_d
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (req_tmp)
    |vpiName:req_tmp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (req_q)
    |vpiName:req_q
    |vpiNetType:1
  |vpiAssertion:
  \_assert_stmt: (work@top), line:3:1, endln:3:63
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:3:18, endln:3:61
      |vpiParent:
      \_assert_stmt: (work@top), line:3:1, endln:3:63
      |vpiPropertyExpr:
      \_operation: , line:3:18, endln:3:29
        |vpiParent:
        \_property_spec: , line:3:18, endln:3:61
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:3:18, endln:3:20
          |vpiParent:
          \_operation: , line:3:18, endln:3:29
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (work@top.up), line:3:18, endln:3:20
            |vpiParent:
            \_operation: , line:3:18, endln:3:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (work@top.up), line:3:27, endln:3:29
            |vpiParent:
            \_operation: , line:3:18, endln:3:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:3:34, endln:3:61
          |vpiParent:
          \_operation: , line:3:18, endln:3:29
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:3:34, endln:3:37
            |vpiParent:
            \_operation: , line:3:34, endln:3:61
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:3:41, endln:3:61
            |vpiParent:
            \_operation: , line:3:34, endln:3:61
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:3:41, endln:3:54
              |vpiParent:
              \_operation: , line:3:41, endln:3:61
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:3:47, endln:3:50
                |vpiParent:
                \_sys_func_call: ($past), line:3:41, endln:3:54
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:3:52, endln:3:53
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:3:57, endln:3:61
  |vpiAssertion:
  \_assert_stmt: (work@top), line:5:1, endln:5:61
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:5:18, endln:5:59
      |vpiParent:
      \_assert_stmt: (work@top), line:5:1, endln:5:61
      |vpiPropertyExpr:
      \_operation: , line:5:18, endln:5:27
        |vpiParent:
        \_property_spec: , line:5:18, endln:5:59
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:5:18, endln:5:20
          |vpiParent:
          \_operation: , line:5:18, endln:5:27
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (work@top.up), line:5:18, endln:5:20
            |vpiParent:
            \_operation: , line:5:18, endln:5:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:5:21, endln:5:24
          |vpiOperand:
          \_ref_obj: (work@top.up), line:5:25, endln:5:27
            |vpiParent:
            \_operation: , line:5:18, endln:5:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:5:32, endln:5:59
          |vpiParent:
          \_operation: , line:5:18, endln:5:27
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:5:32, endln:5:35
            |vpiParent:
            \_operation: , line:5:32, endln:5:59
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:5:39, endln:5:59
            |vpiParent:
            \_operation: , line:5:32, endln:5:59
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:5:39, endln:5:52
              |vpiParent:
              \_operation: , line:5:39, endln:5:59
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:5:45, endln:5:48
                |vpiParent:
                \_sys_func_call: ($past), line:5:39, endln:5:52
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:5:50, endln:5:51
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:5:55, endln:5:59
  |vpiAssertion:
  \_assert_stmt: (work@top), line:7:1, endln:7:65
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:7:18, endln:7:63
      |vpiParent:
      \_assert_stmt: (work@top), line:7:1, endln:7:65
      |vpiPropertyExpr:
      \_operation: , line:7:18, endln:7:31
        |vpiParent:
        \_property_spec: , line:7:18, endln:7:63
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:7:18, endln:7:20
          |vpiParent:
          \_operation: , line:7:18, endln:7:31
          |vpiOpType:54
          |vpiOperand:
          \_ref_obj: (work@top.up), line:7:18, endln:7:20
            |vpiParent:
            \_operation: , line:7:18, endln:7:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_range: 
            |vpiParent:
            \_operation: , line:7:18, endln:7:20
            |vpiLeftRange:
            \_constant: , line:7:24, endln:7:25
            |vpiRightRange:
            \_constant: , line:7:26, endln:7:27
          |vpiOperand:
          \_ref_obj: (work@top.up), line:7:29, endln:7:31
            |vpiParent:
            \_operation: , line:7:18, endln:7:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
        |vpiOperand:
        \_operation: , line:7:36, endln:7:63
          |vpiParent:
          \_operation: , line:7:18, endln:7:31
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:7:36, endln:7:39
            |vpiParent:
            \_operation: , line:7:36, endln:7:63
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:7:43, endln:7:63
            |vpiParent:
            \_operation: , line:7:36, endln:7:63
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:7:43, endln:7:56
              |vpiParent:
              \_operation: , line:7:43, endln:7:63
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:7:49, endln:7:52
                |vpiParent:
                \_sys_func_call: ($past), line:7:43, endln:7:56
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:7:54, endln:7:55
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:7:59, endln:7:63
  |vpiAssertion:
  \_assert_stmt: (work@top), line:9:1, endln:9:59
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:9:18, endln:9:57
      |vpiParent:
      \_assert_stmt: (work@top), line:9:1, endln:9:59
      |vpiPropertyExpr:
      \_operation: , line:9:18, endln:9:25
        |vpiParent:
        \_property_spec: , line:9:18, endln:9:57
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:9:18, endln:9:20
          |vpiParent:
          \_operation: , line:9:18, endln:9:25
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (work@top.up), line:9:18, endln:9:20
            |vpiParent:
            \_operation: , line:9:18, endln:9:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_constant: , line:9:23, endln:9:24
        |vpiOperand:
        \_operation: , line:9:30, endln:9:57
          |vpiParent:
          \_operation: , line:9:18, endln:9:25
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:9:30, endln:9:33
            |vpiParent:
            \_operation: , line:9:30, endln:9:57
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:9:37, endln:9:57
            |vpiParent:
            \_operation: , line:9:30, endln:9:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:9:37, endln:9:50
              |vpiParent:
              \_operation: , line:9:37, endln:9:57
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:9:43, endln:9:46
                |vpiParent:
                \_sys_func_call: ($past), line:9:37, endln:9:50
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:9:48, endln:9:49
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:9:53, endln:9:57
  |vpiAssertion:
  \_assert_stmt: (work@top), line:11:1, endln:11:59
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:11:18, endln:11:57
      |vpiParent:
      \_assert_stmt: (work@top), line:11:1, endln:11:59
      |vpiPropertyExpr:
      \_operation: , line:11:18, endln:11:25
        |vpiParent:
        \_property_spec: , line:11:18, endln:11:57
        |vpiOpType:51
        |vpiOperand:
        \_operation: , line:11:18, endln:11:20
          |vpiParent:
          \_operation: , line:11:18, endln:11:25
          |vpiOpType:60
          |vpiOperand:
          \_ref_obj: (work@top.up), line:11:18, endln:11:20
            |vpiParent:
            \_operation: , line:11:18, endln:11:20
            |vpiName:up
            |vpiFullName:work@top.up
            |vpiActual:
            \_logic_net: (up)
          |vpiOperand:
          \_ref_obj: (work@top.n), line:11:23, endln:11:24
            |vpiParent:
            \_operation: , line:11:18, endln:11:20
            |vpiName:n
            |vpiFullName:work@top.n
            |vpiActual:
            \_logic_net: (n)
        |vpiOperand:
        \_operation: , line:11:30, endln:11:57
          |vpiParent:
          \_operation: , line:11:18, endln:11:25
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.cnt), line:11:30, endln:11:33
            |vpiParent:
            \_operation: , line:11:30, endln:11:57
            |vpiName:cnt
            |vpiFullName:work@top.cnt
            |vpiActual:
            \_logic_net: (cnt)
          |vpiOperand:
          \_operation: , line:11:37, endln:11:57
            |vpiParent:
            \_operation: , line:11:30, endln:11:57
            |vpiOpType:24
            |vpiOperand:
            \_sys_func_call: ($past), line:11:37, endln:11:50
              |vpiParent:
              \_operation: , line:11:37, endln:11:57
              |vpiArgument:
              \_ref_obj: (work@top.cnt), line:11:43, endln:11:46
                |vpiParent:
                \_sys_func_call: ($past), line:11:37, endln:11:50
                |vpiName:cnt
                |vpiFullName:work@top.cnt
                |vpiActual:
                \_logic_net: (cnt)
              |vpiArgument:
              \_constant: , line:11:48, endln:11:49
              |vpiName:$past
            |vpiOperand:
            \_constant: , line:11:53, endln:11:57
  |vpiAssertion:
  \_assert_stmt: (work@top), line:13:1, endln:15:3
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:14:3, endln:14:31
      |vpiParent:
      \_assert_stmt: (work@top), line:13:1, endln:15:3
      |vpiPropertyExpr:
      \_operation: , line:14:3, endln:14:4
        |vpiParent:
        \_property_spec: , line:14:3, endln:14:31
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (work@top.a), line:14:3, endln:14:4
          |vpiParent:
          \_operation: , line:14:3, endln:14:4
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_net: (a)
        |vpiOperand:
        \_operation: , line:14:9, endln:14:10
          |vpiParent:
          \_operation: , line:14:3, endln:14:4
          |vpiOpType:57
          |vpiOperand:
          \_ref_obj: (work@top.b), line:14:9, endln:14:10
            |vpiParent:
            \_operation: , line:14:9, endln:14:10
            |vpiName:b
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_net: (b)
          |vpiOperand:
          \_operation: , line:14:23, endln:14:24
            |vpiParent:
            \_operation: , line:14:9, endln:14:10
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (work@top.c), line:14:23, endln:14:24
              |vpiParent:
              \_operation: , line:14:23, endln:14:24
              |vpiName:c
              |vpiFullName:work@top.c
              |vpiActual:
              \_logic_net: (c)
            |vpiOperand:
            \_constant: , line:14:25, endln:14:28
            |vpiOperand:
            \_ref_obj: (work@top.d), line:14:29, endln:14:30
              |vpiParent:
              \_operation: , line:14:23, endln:14:24
              |vpiName:d
              |vpiFullName:work@top.d
              |vpiActual:
              \_logic_net: (d)
  |vpiAssertion:
  \_assume: (work@top.lock_req), line:17:1, endln:19:112
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiName:lock_req
    |vpiFullName:work@top.lock_req
    |vpiStmt:
    \_sys_func_call: ($fatal), line:19:20, endln:19:111
      |vpiParent:
      \_assume: (work@top.lock_req), line:17:1, endln:19:112
      |vpiArgument:
      \_constant: , line:19:28, endln:19:29
      |vpiArgument:
      \_constant: , line:19:31, endln:19:110
      |vpiName:$fatal
    |vpiProperty:
    \_property_spec: , line:18:13, endln:18:68
      |vpiParent:
      \_assume: (work@top.lock_req), line:17:1, endln:19:112
      |vpiClockingEvent:
      \_operation: , line:18:15, endln:18:28
        |vpiParent:
        \_property_spec: , line:18:13, endln:18:68
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.lock_req.clk_i), line:18:23, endln:18:28
          |vpiParent:
          \_operation: , line:18:15, endln:18:28
          |vpiName:clk_i
          |vpiFullName:work@top.lock_req.clk_i
          |vpiActual:
          \_logic_net: (clk_i)
      |vpiPropertyExpr:
      \_operation: , line:18:30, endln:18:36
        |vpiParent:
        \_property_spec: , line:18:13, endln:18:68
        |vpiOpType:52
        |vpiOperand:
        \_ref_obj: (work@top.lock_req.LockIn), line:18:30, endln:18:36
          |vpiParent:
          \_operation: , line:18:30, endln:18:36
          |vpiName:LockIn
          |vpiFullName:work@top.lock_req.LockIn
          |vpiActual:
          \_logic_net: (LockIn)
        |vpiOperand:
        \_operation: , line:18:41, endln:18:47
          |vpiParent:
          \_operation: , line:18:30, endln:18:36
          |vpiOpType:51
          |vpiOperand:
          \_ref_obj: (work@top.lock_req.lock_d), line:18:41, endln:18:47
            |vpiParent:
            \_operation: , line:18:41, endln:18:47
            |vpiName:lock_d
            |vpiFullName:work@top.lock_req.lock_d
            |vpiActual:
            \_logic_net: (lock_d)
          |vpiOperand:
          \_operation: , line:18:52, endln:18:68
            |vpiParent:
            \_operation: , line:18:41, endln:18:47
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.lock_req.req_tmp), line:18:52, endln:18:59
              |vpiParent:
              \_operation: , line:18:52, endln:18:68
              |vpiName:req_tmp
              |vpiFullName:work@top.lock_req.req_tmp
              |vpiActual:
              \_logic_net: (req_tmp)
            |vpiOperand:
            \_ref_obj: (work@top.lock_req.req_q), line:18:63, endln:18:68
              |vpiParent:
              \_operation: , line:18:52, endln:18:68
              |vpiName:req_q
              |vpiFullName:work@top.lock_req.req_q
              |vpiActual:
              \_logic_net: (req_q)
  |vpiAssertion:
  \_assume: (work@top), line:21:1, endln:23:3
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:26:10
    |vpiFullName:work@top
    |vpiProperty:
    \_property_spec: , line:22:7, endln:22:18
      |vpiParent:
      \_assume: (work@top), line:21:1, endln:23:3
      |vpiPropertyExpr:
      \_operation: , line:22:7, endln:22:8
        |vpiParent:
        \_property_spec: , line:22:7, endln:22:18
        |vpiOpType:51
        |vpiOperand:
        \_ref_obj: (work@top.b), line:22:7, endln:22:8
          |vpiParent:
          \_operation: , line:22:7, endln:22:8
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiActual:
          \_logic_net: (b)
        |vpiOperand:
        \_operation: , line:22:13, endln:22:16
          |vpiParent:
          \_operation: , line:22:7, endln:22:8
          |vpiOpType:53
          |vpiOperand:
          \_constant: , line:22:13, endln:22:16
          |vpiOperand:
          \_ref_obj: (work@top.d), line:22:17, endln:22:18
            |vpiParent:
            \_operation: , line:22:13, endln:22:16
            |vpiName:d
            |vpiFullName:work@top.d
            |vpiActual:
            \_logic_net: (d)
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnitSVA/dut.sv | ${SURELOG_DIR}/build/regression/UnitSVA/roundtrip/dut_000.sv | 14 | 26 | 

