INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/project_4/project_4.srcs/sources_1/new/clkdiv_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/project_4/project_4.srcs/sources_1/new/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/project_4/project_4.srcs/sources_1/new/time_multiplexing_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexing_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/project_4/project_4.srcs/sources_1/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/project_4/project_4.srcs/sim_1/new/time_multiplexing_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexing_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
