#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec 29 01:38:43 2016
# Process ID: 22080
# Current directory: E:/Vivado_Projects/Ultrasonic/Ultrasonic.runs/synth_1
# Command line: vivado.exe -log AutoBreakSystem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AutoBreakSystem.tcl
# Log file: E:/Vivado_Projects/Ultrasonic/Ultrasonic.runs/synth_1/AutoBreakSystem.vds
# Journal file: E:/Vivado_Projects/Ultrasonic/Ultrasonic.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AutoBreakSystem.tcl -notrace
Command: synth_design -top AutoBreakSystem -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 293.145 ; gain = 83.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AutoBreakSystem' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/AutoBreakSystem.sv:23]
INFO: [Synth 8-638] synthesizing module 'UltrasonicDriver' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/UltrasonicDriver.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/UltrasonicDriver.sv:65]
INFO: [Synth 8-256] done synthesizing module 'UltrasonicDriver' (1#1) [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/UltrasonicDriver.sv:23]
INFO: [Synth 8-638] synthesizing module 'Motor' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:72]
WARNING: [Synth 8-87] always_comb on 'nextS_reg[1]' did not result in combinational logic [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:64]
WARNING: [Synth 8-87] always_comb on 'nextS_reg[0]' did not result in combinational logic [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:64]
WARNING: [Synth 8-87] always_comb on 'A_reg' did not result in combinational logic [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-87] always_comb on 'B_reg' did not result in combinational logic [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-87] always_comb on 'Ab_reg' did not result in combinational logic [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-87] always_comb on 'Bb_reg' did not result in combinational logic [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
INFO: [Synth 8-256] done synthesizing module 'Motor' (2#1) [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:23]
INFO: [Synth 8-638] synthesizing module 'SevSeg_4digit' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/SevSeg_4digit.sv:33]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevSeg_4digit' (3#1) [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/SevSeg_4digit.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/AutoBreakSystem.sv:66]
INFO: [Synth 8-256] done synthesizing module 'AutoBreakSystem' (4#1) [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/AutoBreakSystem.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 329.594 ; gain = 119.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 329.594 ; gain = 119.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AutoBreakSystem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AutoBreakSystem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 621.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 621.898 ; gain = 411.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 621.898 ; gain = 411.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 621.898 ; gain = 411.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AutoBreakSystem'
INFO: [Synth 8-5544] ROM "speed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'Ab_reg' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'Bb_reg' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'nextS_reg[0]' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'nextS_reg[1]' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/Motor.sv:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AutoBreakSystem'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 621.898 ; gain = 411.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	  11 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AutoBreakSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module UltrasonicDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     20 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Motor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'usd/elapsedTime_reg[19:0]' into 'usd/elapsedTime_reg[19:0]' [E:/Vivado_Projects/Ultrasonic/Ultrasonic.srcs/sources_1/new/UltrasonicDriver.sv:74]
INFO: [Synth 8-5546] ROM "usd/nextState" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP usd/distance1, operation Mode is: A2*(B:0x22).
DSP Report: register usd/elapsedTime_reg is absorbed into DSP usd/distance1.
DSP Report: operator usd/distance1 is absorbed into DSP usd/distance1.
WARNING: [Synth 8-3917] design AutoBreakSystem has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[0]__0' (FDE_1) to 'usd/elapsedTime_reg[0]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[1]__0' (FDE_1) to 'usd/elapsedTime_reg[1]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[2]__0' (FDE_1) to 'usd/elapsedTime_reg[2]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[3]__0' (FDE_1) to 'usd/elapsedTime_reg[3]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[4]__0' (FDE_1) to 'usd/elapsedTime_reg[4]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[5]__0' (FDE_1) to 'usd/elapsedTime_reg[5]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[6]__0' (FDE_1) to 'usd/elapsedTime_reg[6]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[7]__0' (FDE_1) to 'usd/elapsedTime_reg[7]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[8]__0' (FDE_1) to 'usd/elapsedTime_reg[8]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[9]__0' (FDE_1) to 'usd/elapsedTime_reg[9]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[10]__0' (FDE_1) to 'usd/elapsedTime_reg[10]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[11]__0' (FDE_1) to 'usd/elapsedTime_reg[11]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[12]__0' (FDE_1) to 'usd/elapsedTime_reg[12]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[13]__0' (FDE_1) to 'usd/elapsedTime_reg[13]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[14]__0' (FDE_1) to 'usd/elapsedTime_reg[14]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[15]__0' (FDE_1) to 'usd/elapsedTime_reg[15]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[16]__0' (FDE_1) to 'usd/elapsedTime_reg[16]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[19]__0' (FDE_1) to 'usd/elapsedTime_reg[19]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[17]__0' (FDE_1) to 'usd/elapsedTime_reg[17]'
INFO: [Synth 8-3886] merging instance 'usd/elapsedTime_reg[18]__0' (FDE_1) to 'usd/elapsedTime_reg[18]'
INFO: [Synth 8-3886] merging instance 'mt/nextS_reg[1][0]' (LD) to 'mt/nextS_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mt/nextS_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'mt/s_reg[1][0]' (FDR) to 'mt/s_reg[1][1]'
WARNING: [Synth 8-3332] Sequential element (mt/A_reg) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/B_reg) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/Ab_reg) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/Bb_reg) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/nextS_reg[0][1]) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/nextS_reg[0][0]) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/nextS_reg[1][1]) is unused and will be removed from module AutoBreakSystem.
WARNING: [Synth 8-3332] Sequential element (mt/s_reg[1][1]) is unused and will be removed from module AutoBreakSystem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 621.898 ; gain = 411.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|UltrasonicDriver | A2*(B:0x22) | 20     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 623.883 ; gain = 413.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 623.883 ; gain = 413.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    72|
|3     |DSP48E1 |     1|
|4     |LUT1    |   136|
|5     |LUT2    |    77|
|6     |LUT3    |    80|
|7     |LUT4    |   106|
|8     |LUT5    |    21|
|9     |LUT6    |    59|
|10    |FDRE    |   148|
|11    |FDSE    |     1|
|12    |IBUF    |     2|
|13    |IOBUF   |     1|
|14    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   722|
|2     |  mt     |Motor            |    65|
|3     |  svg    |SevSeg_4digit    |    50|
|4     |  usd    |UltrasonicDriver |   501|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 645.180 ; gain = 435.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 645.180 ; gain = 134.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 645.180 ; gain = 435.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.180 ; gain = 435.090
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_Projects/Ultrasonic/Ultrasonic.runs/synth_1/AutoBreakSystem.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 645.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 01:39:16 2016...
