###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 19:46:14 2023
#  Design:            fifo1_sram
#  Command:           optDesign -postRoute -setup -hold
###############################################################
Path 1: VIOLATED Recovery Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/SETB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                     (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.001
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.547
- Arrival Time                  0.576
= Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     DFFASX2_LVT       rptr_empty/rempty_reg/SETB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFASX2_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 2: MET Recovery Check with Pin rptr_empty/rbin_reg_0_/CLK 
Endpoint:   rptr_empty/rbin_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.160
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.706
- Arrival Time                  0.700
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.700      0.074     DFFARX1_LVT       rptr_empty/rbin_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 3: MET Recovery Check with Pin rptr_empty/rbin_reg_8_/CLK 
Endpoint:   rptr_empty/rbin_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.160
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.707
- Arrival Time                  0.700
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.700      0.074     DFFARX1_LVT       rptr_empty/rbin_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.607      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 4: MET Recovery Check with Pin rptr_empty/rbin_reg_7_/CLK 
Endpoint:   rptr_empty/rbin_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.160
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.707
- Arrival Time                  0.700
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.700      0.074     DFFARX1_LVT       rptr_empty/rbin_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.607      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 5: MET Recovery Check with Pin rptr_empty/rbin_reg_6_/CLK 
Endpoint:   rptr_empty/rbin_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.701
- Arrival Time                  0.687
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 6: MET Recovery Check with Pin rptr_empty/rbin_reg_5_/CLK 
Endpoint:   rptr_empty/rbin_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.701
- Arrival Time                  0.687
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin rptr_empty/rbin_reg_3_/CLK 
Endpoint:   rptr_empty/rbin_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.701
- Arrival Time                  0.687
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin rptr_empty/rbin_reg_4_/CLK 
Endpoint:   rptr_empty/rbin_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.158
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.701
- Arrival Time                  0.687
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_LVT       rptr_empty/rbin_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin rptr_empty/rbin_reg_9_/CLK 
Endpoint:   rptr_empty/rbin_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.164
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.711
- Arrival Time                  0.686
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_LVT       rptr_empty/rbin_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin rptr_empty/rbin_reg_1_/CLK 
Endpoint:   rptr_empty/rbin_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.156
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.700
- Arrival Time                  0.655
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/A
      0.079     0.655      0.057     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/Y
      0.000     0.655      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin rptr_empty/rbin_reg_2_/CLK 
Endpoint:   rptr_empty/rbin_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.156
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.700
- Arrival Time                  0.655
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/A
      0.079     0.655      0.057     NBUFFX2_LVT       rptr_empty/FE_OFC166_n_5/Y
      0.000     0.655      0.057     DFFARX1_LVT       rptr_empty/rbin_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_LVT       rptr_empty/rbin_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.605
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.777
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.605      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 13: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_6_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.777
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.000     0.699      0.074     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 14: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_4_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.777
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.000     0.699      0.074     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 15: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.605
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.777
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.605      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 16: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_2_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.605
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.605      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 17: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_3_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.605
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.605      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 18: MET Recovery Check with Pin rptr_empty/rptr_reg_6_/CLK 
Endpoint:   rptr_empty/rptr_reg_6_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       rptr_empty/rptr_reg_6_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_6_/CLK
      ---------------------------------------------------------------------------------
Path 19: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 20: MET Recovery Check with Pin rptr_empty/rptr_reg_8_/CLK 
Endpoint:   rptr_empty/rptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       rptr_empty/rptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 21: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_8_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_8_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_8_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_8_/CLK
      ---------------------------------------------------------------------------------
Path 22: MET Recovery Check with Pin rptr_empty/rptr_reg_1_/CLK 
Endpoint:   rptr_empty/rptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.778
- Arrival Time                  0.699
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.699      0.074     DFFARX1_RVT       rptr_empty/rptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 23: MET Recovery Check with Pin rptr_empty/rptr_reg_0_/CLK 
Endpoint:   rptr_empty/rptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.606
- Recovery                     -0.232
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.779
- Arrival Time                  0.700
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_PHC218_n_5/A
      0.123     0.699      0.074     NBUFFX8_LVT       FE_PHC218_n_5/Y
      0.001     0.700      0.074     DFFARX1_RVT       rptr_empty/rptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.606      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 24: MET Recovery Check with Pin rptr_empty/rptr_reg_5_/CLK 
Endpoint:   rptr_empty/rptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.773
- Arrival Time                  0.687
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.009     0.604      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 25: MET Recovery Check with Pin rptr_empty/rptr_reg_3_/CLK 
Endpoint:   rptr_empty/rptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.773
- Arrival Time                  0.687
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 26: MET Recovery Check with Pin rptr_empty/rptr_reg_4_/CLK 
Endpoint:   rptr_empty/rptr_reg_4_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.773
- Arrival Time                  0.687
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_4_/CLK
      ---------------------------------------------------------------------------------
Path 27: MET Recovery Check with Pin rptr_empty/rptr_reg_2_/CLK 
Endpoint:   rptr_empty/rptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.773
- Arrival Time                  0.687
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_RVT       rptr_empty/rptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 28: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.229
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.774
- Arrival Time                  0.687
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX8_LVT       FE_OFC164_n_5/A
      0.111     0.687      0.064     NBUFFX8_LVT       FE_OFC164_n_5/Y
      0.000     0.687      0.064     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 29: MET Recovery Check with Pin rptr_empty/rptr_reg_7_/CLK 
Endpoint:   rptr_empty/rptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.012     0.607      0.087     SDFFARX1_RVT      rptr_empty/rptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 30: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.783
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 31: MET Recovery Check with Pin rptr_empty/rbin_reg_10_/CLK 
Endpoint:   rptr_empty/rbin_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                       (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.784
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_RVT       rptr_empty/rbin_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       rptr_empty/rbin_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 32: MET Recovery Check with Pin rptr_empty/rptr_reg_9_/CLK 
Endpoint:   rptr_empty/rptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                      (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.784
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_RVT       rptr_empty/rptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       rptr_empty/rptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 33: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_1_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_1_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.784
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 34: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.784
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 35: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_0_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_0_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.236
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.784
- Arrival Time                  0.686
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       FE_OFC146_n_5/A
      0.110     0.686      0.090     NBUFFX2_LVT       FE_OFC146_n_5/Y
      0.000     0.686      0.090     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_0_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_0_/CLK
      ---------------------------------------------------------------------------------
Path 36: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_10_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                         (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.680
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.103     0.680      0.082     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.082     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 37: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_7_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.680
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.103     0.680      0.082     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.082     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 38: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_10_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                         (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.680
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.103     0.680      0.082     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.082     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_10_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_10_/CLK
      ---------------------------------------------------------------------------------
Path 39: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_7_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.781
- Arrival Time                  0.680
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.103     0.680      0.082     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.082     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 40: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_9_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.782
- Arrival Time                  0.680
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.103     0.680      0.082     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.082     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 41: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_9_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.607
- Recovery                     -0.234
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.782
- Arrival Time                  0.680
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/A
      0.103     0.680      0.082     NBUFFX2_LVT       sync_w2r/FE_OFC145_n_5/Y
      0.000     0.680      0.082     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_9_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.013     0.607      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_9_/CLK
      ---------------------------------------------------------------------------------
Path 42: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_2_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.605
- Recovery                     -0.228
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.774
- Arrival Time                  0.654
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/A
      0.078     0.654      0.057     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/Y
      0.000     0.654      0.057     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.605      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 43: MET Recovery Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK 
Endpoint:   sync_w2r/rq2_wptr_reg_3_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.605
- Recovery                     -0.228
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.774
- Arrival Time                  0.654
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.016     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/A
      0.078     0.654      0.057     NBUFFX2_LVT       sync_w2r/FE_OFC165_n_5/Y
      0.000     0.654      0.057     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_3_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.011     0.605      0.087     DFFARX1_RVT       sync_w2r/rq2_wptr_reg_3_/CLK
      ---------------------------------------------------------------------------------
Path 44: MET Recovery Check with Pin sync_w2r/rq1_wptr_reg_5_/CLK 
Endpoint:   sync_w2r/rq1_wptr_reg_5_/RSTB (^) checked with  leading edge of 'rclk'
Beginpoint: rrst_n                        (^) triggered by  leading edge of 'wclk2x'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.604
- Recovery                     -0.228
+ Phase Shift                   0.010
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 0.772
- Arrival Time                  0.646
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       rrst_n
      0.000     0.125      0.025     I1025_NS          io_b_rrst_n/PADIO
      0.435     0.561      0.209     I1025_NS          io_b_rrst_n/DOUT
      0.015     0.576      0.210     NBUFFX2_LVT       sync_w2r/FE_PHC221_n_5/A
      0.071     0.646      0.051     NBUFFX2_LVT       sync_w2r/FE_PHC221_n_5/Y
      0.000     0.646      0.051     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       rclk
      0.000     0.025      0.025     I1025_NS          io_b_rclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_rclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00012/A
      0.138     0.594      0.084     NBUFFX32_LVT      CTS_ccl_a_buf_00012/Y
      0.010     0.604      0.087     DFFARX1_RVT       sync_w2r/rq1_wptr_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 45: MET Recovery Check with Pin wdata_reg_1_/CLK 
Endpoint:   wdata_reg_1_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.558
- Recovery                     -0.154
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.233
- Arrival Time                  0.998
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.230     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.869      0.150     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.009     0.878      0.163     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/A
      0.117     0.994      0.071     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/Y
      0.004     0.998      0.071     DFFARX1_LVT       wdata_reg_1_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.004     0.558      0.065     DFFARX1_LVT       wdata_reg_1_/CLK
      ---------------------------------------------------------------------------------
Path 46: MET Recovery Check with Pin wdata_reg_2_/CLK 
Endpoint:   wdata_reg_2_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.561
- Recovery                     -0.155
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.236
- Arrival Time                  0.999
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.230     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.869      0.150     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.009     0.878      0.163     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/A
      0.117     0.994      0.071     NBUFFX8_LVT       FE_PHC222_io_b_wrst_n_net/Y
      0.004     0.999      0.071     DFFARX1_LVT       wdata_reg_2_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.007     0.561      0.065     DFFARX1_LVT       wdata_reg_2_/CLK
      ---------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D (^) checked with  leading edge of 'wclk'
Beginpoint: winc                  (^) triggered by  leading edge of 'wclk'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.620
- Setup                         0.068
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.662
- Arrival Time                  1.390
= Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.125
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.125      0.025                       winc
      0.000     0.125      0.025     I1025_NS          io_b_winc/PADIO
      0.477     0.602      0.237     I1025_NS          io_b_winc/DOUT
      0.050     0.652      0.247     AND3X1_LVT        wptr_full/g3699__1705/A1
      0.075     0.727      0.060     AND3X1_LVT        wptr_full/g3699__1705/Y
      0.000     0.727      0.060     XOR2X1_LVT        wptr_full/g3717__9315/A1
      0.167     0.894      0.078     XOR2X1_LVT        wptr_full/g3717__9315/Y
      0.000     0.894      0.078     INVX1_LVT         wptr_full/g3674/A
      0.057     0.951      0.053     INVX1_LVT         wptr_full/g3674/Y
      0.000     0.951      0.053     MUX21X1_LVT       wptr_full/g3661__5122/A2
      0.122     1.073      0.073     MUX21X1_LVT       wptr_full/g3661__5122/Y
      0.000     1.073      0.073     XNOR2X1_LVT       wptr_full/g1939__3680/A1
      0.140     1.213      0.049     XNOR2X1_LVT       wptr_full/g1939__3680/Y
      0.000     1.213      0.049     AND3X1_LVT        wptr_full/g1886__2398/A3
      0.096     1.309      0.052     AND3X1_LVT        wptr_full/g1886__2398/Y
      0.000     1.309      0.052     AND3X1_LVT        wptr_full/g1882__1666/A2
      0.080     1.390      0.040     AND3X1_LVT        wptr_full/g1882__1666/Y
      0.000     1.390      0.040     DFFARX2_LVT       wptr_full/wfull_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk
      0.000     0.025      0.025     I1025_NS          io_b_wclk/PADIO
      0.427     0.453      0.198     I1025_NS          io_b_wclk/DOUT
      0.004     0.456      0.198     NBUFFX32_LVT      CTS_ccl_a_buf_00006/A
      0.138     0.594      0.093     NBUFFX32_LVT      CTS_ccl_a_buf_00006/Y
      0.026     0.620      0.103     DFFARX2_LVT       wptr_full/wfull_reg/CLK
      ---------------------------------------------------------------------------------
Path 48: MET Recovery Check with Pin wdata_reg_5_/CLK 
Endpoint:   wdata_reg_5_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.563
- Recovery                     -0.195
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.278
- Arrival Time                  0.936
= Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.230     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.869      0.150     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.067     0.936      0.214     DFFARX1_LVT       wdata_reg_5_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_5_/CLK
      ---------------------------------------------------------------------------------
Path 49: MET Recovery Check with Pin wdata_reg_7_/CLK 
Endpoint:   wdata_reg_7_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.563
- Recovery                     -0.195
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.278
- Arrival Time                  0.936
= Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.230     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.869      0.150     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.067     0.936      0.214     DFFARX1_LVT       wdata_reg_7_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_7_/CLK
      ---------------------------------------------------------------------------------
Path 50: MET Recovery Check with Pin wdata_reg_4_/CLK 
Endpoint:   wdata_reg_4_/RSTB (^) checked with  leading edge of 'wclk2x'
Beginpoint: wrst_n            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.563
- Recovery                     -0.195
+ Phase Shift                   0.590
+ CPPR Adjustment               0.000
- Uncertainty                   0.070
= Required Time                 1.278
- Arrival Time                  0.936
= Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wrst_n
      0.000     0.025      0.025     I1025_NS          io_b_wrst_n/PADIO
      0.411     0.436      0.182     I1025_NS          io_b_wrst_n/DOUT
      0.000     0.436      0.182     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/A
      0.230     0.666      0.081     NBUFFX32_HVT      FE_PHC215_io_b_wrst_n_net/Y
      0.001     0.667      0.081     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/A
      0.201     0.869      0.150     NBUFFX32_HVT      FE_PHC220_io_b_wrst_n_net/Y
      0.067     0.936      0.214     DFFARX1_LVT       wdata_reg_4_/RSTB
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.025      0.025                       wclk2x
      0.000     0.025      0.025     I1025_NS          io_b_wclk2x/PADIO
      0.412     0.438      0.184     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.438      0.184     NBUFFX32_LVT      CTS_ccl_a_buf_00003/A
      0.117     0.554      0.064     NBUFFX32_LVT      CTS_ccl_a_buf_00003/Y
      0.009     0.563      0.065     DFFARX1_LVT       wdata_reg_4_/CLK
      ---------------------------------------------------------------------------------

