EESchema Schematic File Version 2
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:power
LIBS:eSim_Plot
LIBS:transistors
LIBS:conn
LIBS:eSim_User
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:eSim_Analog
LIBS:eSim_Devices
LIBS:eSim_Digital
LIBS:eSim_Hybrid
LIBS:eSim_Miscellaneous
LIBS:eSim_Power
LIBS:eSim_Sources
LIBS:eSim_Subckt
LIBS:eSim_Nghdl
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L xor_gate x1
U 1 1 60DB3808
P 6750 3175
F 0 "x1" H 6825 3300 60  0000 C CNN
F 1 "xor_gate" H 6800 3025 60  0000 C CNN
F 2 "" H 6750 3175 60  0001 C CNN
F 3 "" H 6750 3175 60  0001 C CNN
	1    6750 3175
	1    0    0    -1  
$EndComp
Wire Wire Line
	5150 2100 3000 2100
Wire Wire Line
	3575 2350 3000 2350
Wire Wire Line
	3575 2600 3000 2600
Wire Wire Line
	4550 2350 5150 2350
Wire Wire Line
	3950 2950 3950 3225
Wire Wire Line
	3950 3225 6450 3225
Wire Wire Line
	5525 2700 5525 3150
Wire Wire Line
	5525 3150 6450 3150
Wire Wire Line
	6125 2100 7800 2100
Wire Wire Line
	7225 3175 7850 3175
Wire Notes Line
	3425 1750 3425 3500
Wire Notes Line
	3425 3500 7350 3500
Wire Notes Line
	7350 3500 7350 1750
Wire Notes Line
	7350 1750 3425 1750
$Comp
L PORT U1
U 1 1 60DB3953
P 2750 2100
F 0 "U1" H 2800 2200 30  0000 C CNN
F 1 "PORT" H 2750 2100 30  0000 C CNN
F 2 "" H 2750 2100 60  0000 C CNN
F 3 "" H 2750 2100 60  0000 C CNN
	1    2750 2100
	1    0    0    -1  
$EndComp
$Comp
L PORT U1
U 2 1 60DB39EA
P 2750 2350
F 0 "U1" H 2800 2450 30  0000 C CNN
F 1 "PORT" H 2750 2350 30  0000 C CNN
F 2 "" H 2750 2350 60  0000 C CNN
F 3 "" H 2750 2350 60  0000 C CNN
	2    2750 2350
	1    0    0    -1  
$EndComp
$Comp
L PORT U1
U 3 1 60DB3A25
P 2750 2600
F 0 "U1" H 2800 2700 30  0000 C CNN
F 1 "PORT" H 2750 2600 30  0000 C CNN
F 2 "" H 2750 2600 60  0000 C CNN
F 3 "" H 2750 2600 60  0000 C CNN
	3    2750 2600
	1    0    0    -1  
$EndComp
$Comp
L PORT U1
U 4 1 60DB3AEB
P 8050 2100
F 0 "U1" H 8100 2200 30  0000 C CNN
F 1 "PORT" H 8050 2100 30  0000 C CNN
F 2 "" H 8050 2100 60  0000 C CNN
F 3 "" H 8050 2100 60  0000 C CNN
	4    8050 2100
	-1   0    0    1   
$EndComp
$Comp
L PORT U1
U 5 1 60DB3B4D
P 8100 3175
F 0 "U1" H 8150 3275 30  0000 C CNN
F 1 "PORT" H 8100 3175 30  0000 C CNN
F 2 "" H 8100 3175 60  0000 C CNN
F 3 "" H 8100 3175 60  0000 C CNN
	5    8100 3175
	-1   0    0    1   
$EndComp
Text Label 3125 2100 0    60   ~ 0
cin
Text Label 3125 2350 0    60   ~ 0
ain
Text Label 3125 2600 0    60   ~ 0
bin
Text Label 7500 2100 0    60   ~ 0
sum
Text Label 7500 3175 0    60   ~ 0
carry
$Comp
L halfadder x2
U 1 1 60DB4148
P 3825 2300
F 0 "x2" H 3500 1700 60  0000 C CNN
F 1 "halfadder" H 3650 2050 60  0000 C CNN
F 2 "" V 3650 2050 60  0001 C CNN
F 3 "" V 3650 2050 60  0001 C CNN
	1    3825 2300
	0    -1   -1   0   
$EndComp
$Comp
L halfadder x3
U 1 1 60DB41CC
P 5400 2050
F 0 "x3" H 5075 1450 60  0000 C CNN
F 1 "halfadder" H 5225 1800 60  0000 C CNN
F 2 "" V 5225 1800 60  0001 C CNN
F 3 "" V 5225 1800 60  0001 C CNN
	1    5400 2050
	0    -1   -1   0   
$EndComp
$EndSCHEMATC
