-- VHDL for IBM SMS ALD page 45.20.05.1
-- Title: CONSOLE CYCLE CTRL MATRIX X1A-X3
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/28/2020 9:49:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_20_05_1_CONSOLE_CYCLE_CTRL_MATRIX_X1A_X3 is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_MX_X_DRIVE_2:	 in STD_LOGIC;
		MS_CONS_MX_X_DC_RESET:	 in STD_LOGIC;
		PS_CONS_STOP_PRINT_LATCH:	 in STD_LOGIC;
		PS_CONS_MX_X6_POS:	 in STD_LOGIC;
		PS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		PS_CONS_ADDRESS_COMPLETE:	 in STD_LOGIC;
		PS_CONS_MX_Y_DRIVE_2:	 in STD_LOGIC;
		MS_CONS_MX_X3_POS:	 out STD_LOGIC;
		PS_CONS_MX_X3_POS:	 out STD_LOGIC;
		MS_CONS_MX_X2_POS:	 out STD_LOGIC;
		PS_CONS_MX_X2_POS:	 out STD_LOGIC;
		MS_CONS_MX_X1_POS:	 out STD_LOGIC;
		PS_CONS_MX_X1_POS:	 out STD_LOGIC;
		MS_CONS_MX_X1A_POS:	 out STD_LOGIC;
		PS_CONS_MX_X1A_POS:	 out STD_LOGIC;
		LAMP_11C8A04:	 out STD_LOGIC);
end ALD_45_20_05_1_CONSOLE_CYCLE_CTRL_MATRIX_X1A_X3;

architecture behavioral of ALD_45_20_05_1_CONSOLE_CYCLE_CTRL_MATRIX_X1A_X3 is 

	signal OUT_2A_H: STD_LOGIC;
	signal OUT_2A_E: STD_LOGIC;
	signal OUT_1A_C: STD_LOGIC;
	signal OUT_1B_D: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_1C_D: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_2E_H: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_2G_A: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_2H_P: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_1H_F: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;

begin


	SMS_DEZ_2A: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_1D_C,	-- Pin A
		ACSET => PS_CONS_MX_X_DRIVE_2,	-- Pin G
		GATEOFF => OUT_1B_D,	-- Pin F
		DCRESET => MS_CONS_MX_X_DC_RESET,	-- Pin B
		OUTON => OUT_2A_H,
		OUTOFF => OUT_2A_E,
		DCRFORCE => OPEN );

	OUT_1A_C <= NOT(OUT_2A_H );
	OUT_1B_D <= NOT OUT_2A_E;

	SMS_DEZ_2C: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_1F_D,	-- Pin Q
		ACSET => PS_CONS_MX_X_DRIVE_2,	-- Pin R
		GATEOFF => OUT_1D_C,	-- Pin L
		DCRESET => MS_CONS_MX_X_DC_RESET,	-- Pin P
		OUTON => OUT_2C_D,
		OUTOFF => OUT_2C_C,
		DCSET => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_1C_D <= NOT(OUT_2C_D );
	OUT_1D_C <= NOT OUT_2C_C;

	SMS_DEZ_2E: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_4F_F,	-- Pin A
		ACSET => PS_CONS_MX_X_DRIVE_2,	-- Pin G
		GATEOFF => OUT_1F_D,	-- Pin F
		DCRESET => MS_CONS_MX_X_DC_RESET,	-- Pin B
		OUTON => OUT_2E_H,
		OUTOFF => OUT_2E_E,
		DCRFORCE => OPEN );

	OUT_1E_C <= NOT(OUT_2E_H );
	OUT_5F_NoPin <= NOT(PS_CONS_STOP_PRINT_LATCH AND PS_CONS_MX_X6_POS );
	OUT_4F_F <= NOT(OUT_5F_NoPin );
	OUT_1F_D <= NOT OUT_2E_E;
	OUT_2G_A <= NOT OUT_1H_F;
	LAMP_11C8A04 <= OUT_2G_A;
	OUT_5H_NoPin <= NOT(PS_CONS_MX_X6_POS AND PS_ADDRESS_SET_ROUTINE );
	OUT_4H_G <= NOT(OUT_5H_NoPin );

	SMS_TAM_2H: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON1 => OUT_4H_G,	-- Pin A
		ACSET1 => PS_CONS_MX_X_DRIVE_2,	-- Pin D
		GATEOFF2 => PS_CONS_ADDRESS_COMPLETE,	-- Pin K
		ACRESET2 => PS_CONS_MX_Y_DRIVE_2,	-- Pin L
		DCRESET => MS_CONS_MX_X_DC_RESET,	-- Pin H
		OUTON => OUT_2H_P,
		OUTOFF => OUT_2H_B,
		DCSET => OPEN,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN,
		GATEON2 => OPEN,
		ACSET2 => OPEN );

	OUT_1H_F <= NOT OUT_2H_P;
	OUT_1I_C <= NOT OUT_2H_B;

	MS_CONS_MX_X3_POS <= OUT_1A_C;
	PS_CONS_MX_X3_POS <= OUT_1B_D;
	MS_CONS_MX_X2_POS <= OUT_1C_D;
	PS_CONS_MX_X2_POS <= OUT_1D_C;
	MS_CONS_MX_X1_POS <= OUT_1E_C;
	PS_CONS_MX_X1_POS <= OUT_1F_D;
	MS_CONS_MX_X1A_POS <= OUT_1H_F;
	PS_CONS_MX_X1A_POS <= OUT_1I_C;


end;
