-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gemver is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_we0 : OUT STD_LOGIC;
    A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    A_ce1 : OUT STD_LOGIC;
    A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    u1_ce0 : OUT STD_LOGIC;
    u1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v1_ce0 : OUT STD_LOGIC;
    v1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    u2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    u2_ce0 : OUT STD_LOGIC;
    u2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v2_ce0 : OUT STD_LOGIC;
    v2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    w_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    w_ce0 : OUT STD_LOGIC;
    w_we0 : OUT STD_LOGIC;
    w_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    w_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_we0 : OUT STD_LOGIC;
    x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_ce0 : OUT STD_LOGIC;
    y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    z_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    z_ce0 : OUT STD_LOGIC;
    z_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of gemver is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "gemver_gemver,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.579000,HLS_SYN_LAT=852019,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2385,HLS_SYN_LUT=2121,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_done : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_idle : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_ready : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u1_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u2_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v1_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v2_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_we0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce1 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_ce : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_ce : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_done : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_idle : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_ready : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_y_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_y_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_z_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_z_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_we0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_ce : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_ce : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_idle : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_ready : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_ce0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_we0 : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_ce : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_ce : STD_LOGIC;
    signal grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_76_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_76_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_76_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_76_ce : STD_LOGIC;
    signal grp_fu_80_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_80_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_80_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_80_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gemver_gemver_Pipeline_VITIS_LOOP_14_1_loop_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        u1_ce0 : OUT STD_LOGIC;
        u1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        u2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        u2_ce0 : OUT STD_LOGIC;
        u2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v1_ce0 : OUT STD_LOGIC;
        v1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v2_ce0 : OUT STD_LOGIC;
        v2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_76_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_ce : OUT STD_LOGIC;
        grp_fu_80_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_ce : OUT STD_LOGIC );
    end component;


    component gemver_gemver_Pipeline_VITIS_LOOP_23_2_loop_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        z_ce0 : OUT STD_LOGIC;
        z_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_76_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_ce : OUT STD_LOGIC;
        grp_fu_80_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_ce : OUT STD_LOGIC );
    end component;


    component gemver_gemver_Pipeline_VITIS_LOOP_35_3_loop_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_we0 : OUT STD_LOGIC;
        w_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        w_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_76_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_76_p_ce : OUT STD_LOGIC;
        grp_fu_80_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_80_p_ce : OUT STD_LOGIC );
    end component;


    component gemver_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gemver_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40 : component gemver_gemver_Pipeline_VITIS_LOOP_14_1_loop_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start,
        ap_done => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_done,
        ap_idle => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_idle,
        ap_ready => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_ready,
        u1_address0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u1_address0,
        u1_ce0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u1_ce0,
        u1_q0 => u1_q0,
        u2_address0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u2_address0,
        u2_ce0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u2_ce0,
        u2_q0 => u2_q0,
        v1_address0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v1_address0,
        v1_ce0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v1_ce0,
        v1_q0 => v1_q0,
        v2_address0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v2_address0,
        v2_ce0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v2_ce0,
        v2_q0 => v2_q0,
        A_address0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address0,
        A_ce0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce0,
        A_we0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_we0,
        A_d0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_d0,
        A_address1 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address1,
        A_ce1 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce1,
        A_q1 => A_q1,
        grp_fu_76_p_din0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din0,
        grp_fu_76_p_din1 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din1,
        grp_fu_76_p_opcode => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_opcode,
        grp_fu_76_p_dout0 => grp_fu_76_p2,
        grp_fu_76_p_ce => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_ce,
        grp_fu_80_p_din0 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din0,
        grp_fu_80_p_din1 => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din1,
        grp_fu_80_p_dout0 => grp_fu_80_p2,
        grp_fu_80_p_ce => grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_ce);

    grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54 : component gemver_gemver_Pipeline_VITIS_LOOP_23_2_loop_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start,
        ap_done => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_done,
        ap_idle => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_idle,
        ap_ready => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_ready,
        A_address0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_address0,
        A_ce0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_ce0,
        A_q0 => A_q0,
        y_address0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_y_address0,
        y_ce0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_y_ce0,
        y_q0 => y_q0,
        z_address0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_z_address0,
        z_ce0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_z_ce0,
        z_q0 => z_q0,
        x_address0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_address0,
        x_ce0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_ce0,
        x_we0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_we0,
        x_d0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_d0,
        x_q0 => x_q0,
        grp_fu_76_p_din0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din0,
        grp_fu_76_p_din1 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din1,
        grp_fu_76_p_opcode => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_opcode,
        grp_fu_76_p_dout0 => grp_fu_76_p2,
        grp_fu_76_p_ce => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_ce,
        grp_fu_80_p_din0 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din0,
        grp_fu_80_p_din1 => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din1,
        grp_fu_80_p_dout0 => grp_fu_80_p2,
        grp_fu_80_p_ce => grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_ce);

    grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66 : component gemver_gemver_Pipeline_VITIS_LOOP_35_3_loop_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start,
        ap_done => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done,
        ap_idle => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_idle,
        ap_ready => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_ready,
        A_address0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_address0,
        A_ce0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_ce0,
        A_q0 => A_q0,
        x_address0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_address0,
        x_ce0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_ce0,
        x_q0 => x_q0,
        w_address0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_address0,
        w_ce0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_ce0,
        w_we0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_we0,
        w_d0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_d0,
        w_q0 => w_q0,
        grp_fu_76_p_din0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din0,
        grp_fu_76_p_din1 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din1,
        grp_fu_76_p_opcode => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_opcode,
        grp_fu_76_p_dout0 => grp_fu_76_p2,
        grp_fu_76_p_ce => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_ce,
        grp_fu_80_p_din0 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din0,
        grp_fu_80_p_din1 => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din1,
        grp_fu_80_p_dout0 => grp_fu_80_p2,
        grp_fu_80_p_ce => grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_ce);

    fadd_32ns_32ns_32_5_full_dsp_1_U23 : component gemver_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_76_p0,
        din1 => grp_fu_76_p1,
        ce => grp_fu_76_ce,
        dout => grp_fu_76_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U24 : component gemver_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_80_p0,
        din1 => grp_fu_80_p1,
        ce => grp_fu_80_ce,
        dout => grp_fu_80_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_ready = ap_const_logic_1)) then 
                    grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_ready = ap_const_logic_1)) then 
                    grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_done, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_done, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address0, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_address0, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            A_address0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_address0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_address0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address0;
        else 
            A_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    A_address1 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_address1;

    A_ce0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce0, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_ce0, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            A_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_ce1_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_ce1 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_ce1;
        else 
            A_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    A_d0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_d0;

    A_we0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_we0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_A_we0;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_done)
    begin
        if ((grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_done)
    begin
        if ((grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done)
    begin
        if ((grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_76_ce_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_ce, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_ce, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_ce <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_ce <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_76_ce <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_ce;
        else 
            grp_fu_76_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_76_p0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din0, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din0, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_p0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_p0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_76_p0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din0;
        else 
            grp_fu_76_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_76_p1_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din1, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din1, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_p1 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_76_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_p1 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_76_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_76_p1 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_76_p_din1;
        else 
            grp_fu_76_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_80_ce_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_ce, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_ce, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_80_ce <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_80_ce <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_80_ce <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_ce;
        else 
            grp_fu_80_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_80_p0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din0, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din0, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_80_p0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_80_p0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_80_p0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din0;
        else 
            grp_fu_80_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_80_p1_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din1, grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din1, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_80_p1 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_grp_fu_80_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_80_p1 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_grp_fu_80_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_80_p1 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_grp_fu_80_p_din1;
        else 
            grp_fu_80_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg;
    grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg;
    grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg;
    u1_address0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u1_address0;
    u1_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u1_ce0;
    u2_address0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u2_address0;
    u2_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_u2_ce0;
    v1_address0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v1_address0;
    v1_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v1_ce0;
    v2_address0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v2_address0;
    v2_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_v2_ce0;
    w_address0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_address0;
    w_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_ce0;
    w_d0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_d0;
    w_we0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_w_we0;

    x_address0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_address0, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            x_address0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_address0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_address0;
        else 
            x_address0 <= "XXXXXXXX";
        end if; 
    end process;


    x_ce0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_ce0, grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            x_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_ce0;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_d0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_d0;

    x_we0_assign_proc : process(grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_we0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_x_we0;
        else 
            x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    y_address0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_y_address0;
    y_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_y_ce0;
    z_address0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_z_address0;
    z_ce0 <= grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_z_ce0;
end behav;
