Classic Timing Analyzer report for WIMPAVR_DEMO
Thu Mar 03 11:49:37 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.132 ns   ; IR1  ; SWAP_EN ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To          ;
+-------+-------------------+-----------------+------+-------------+
; N/A   ; None              ; 13.132 ns       ; IR1  ; SWAP_EN     ;
; N/A   ; None              ; 12.668 ns       ; IR15 ; SWAP_EN     ;
; N/A   ; None              ; 12.548 ns       ; IR14 ; SWAP_EN     ;
; N/A   ; None              ; 12.409 ns       ; IR0  ; SWAP_EN     ;
; N/A   ; None              ; 12.287 ns       ; IR3  ; SWAP_EN     ;
; N/A   ; None              ; 12.056 ns       ; IR1  ; MATH_EN     ;
; N/A   ; None              ; 11.592 ns       ; IR15 ; MATH_EN     ;
; N/A   ; None              ; 11.572 ns       ; IR3  ; MATH_EN     ;
; N/A   ; None              ; 11.472 ns       ; IR14 ; MATH_EN     ;
; N/A   ; None              ; 11.368 ns       ; IR0  ; MATH_EN     ;
; N/A   ; None              ; 11.329 ns       ; IR1  ; LOAD_1      ;
; N/A   ; None              ; 11.275 ns       ; IR11 ; MATH_EN     ;
; N/A   ; None              ; 10.911 ns       ; IR3  ; SUBTRACT_EN ;
; N/A   ; None              ; 10.865 ns       ; IR15 ; LOAD_1      ;
; N/A   ; None              ; 10.788 ns       ; IR13 ; MATH_EN     ;
; N/A   ; None              ; 10.760 ns       ; IR15 ; SUBTRACT_EN ;
; N/A   ; None              ; 10.745 ns       ; IR14 ; LOAD_1      ;
; N/A   ; None              ; 10.706 ns       ; IR15 ; LOGIC_EN    ;
; N/A   ; None              ; 10.667 ns       ; IR12 ; MATH_EN     ;
; N/A   ; None              ; 10.641 ns       ; IR0  ; LOAD_1      ;
; N/A   ; None              ; 10.614 ns       ; IR11 ; SUBTRACT_EN ;
; N/A   ; None              ; 10.586 ns       ; IR14 ; LOGIC_EN    ;
; N/A   ; None              ; 10.543 ns       ; IR10 ; MATH_EN     ;
; N/A   ; None              ; 10.502 ns       ; IR14 ; SUBTRACT_EN ;
; N/A   ; None              ; 10.483 ns       ; IR3  ; LOAD_1      ;
; N/A   ; None              ; 10.170 ns       ; IR13 ; LOGIC_EN    ;
; N/A   ; None              ; 10.127 ns       ; IR13 ; SUBTRACT_EN ;
; N/A   ; None              ; 10.049 ns       ; IR12 ; LOGIC_EN    ;
; N/A   ; None              ; 10.006 ns       ; IR12 ; SUBTRACT_EN ;
; N/A   ; None              ; 9.950 ns        ; IR10 ; LOGIC_EN    ;
; N/A   ; None              ; 9.882 ns        ; IR10 ; SUBTRACT_EN ;
; N/A   ; None              ; 9.831 ns        ; IR11 ; OR_EN       ;
; N/A   ; None              ; 9.829 ns        ; IR11 ; LOGIC_EN    ;
; N/A   ; None              ; 9.680 ns        ; IR10 ; OR_EN       ;
; N/A   ; None              ; 9.586 ns        ; IR11 ; EOR_EN      ;
; N/A   ; None              ; 9.431 ns        ; IR10 ; EOR_EN      ;
+-------+-------------------+-----------------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 03 11:49:37 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only
Info: Longest tpd from source pin "IR1" to destination pin "SWAP_EN" is 13.132 ns
    Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'IR1'
    Info: 2: + IC(5.313 ns) + CELL(0.438 ns) = 6.611 ns; Loc. = LCCOMB_X18_Y1_N8; Fanout = 2; COMB Node = 'inst10~0'
    Info: 3: + IC(0.252 ns) + CELL(0.416 ns) = 7.279 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 1; COMB Node = 'inst10~1'
    Info: 4: + IC(3.085 ns) + CELL(2.768 ns) = 13.132 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'SWAP_EN'
    Info: Total cell delay = 4.482 ns ( 34.13 % )
    Info: Total interconnect delay = 8.650 ns ( 65.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Thu Mar 03 11:49:37 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


