0.7
2020.2
Oct 14 2022
05:07:14
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/AESL_axi_master_gmem1.v,1675057661,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/AESL_axi_master_gmem2.v,1675057661,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/AESL_axi_master_gmem3.v,1675057661,systemVerilog,,,,AESL_axi_master_gmem3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/AESL_axi_slave_control.v,1675057662,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/csv_file_dump.svh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/dataflow_monitor.sv,1675057662,systemVerilog,/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/nodf_module_interface.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/upc_loop_interface.svh,,/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/dump_file_agent.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/csv_file_dump.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/sample_agent.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/loop_sample_agent.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/sample_manager.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/nodf_module_interface.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/nodf_module_monitor.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/upc_loop_interface.svh;/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/dump_file_agent.svh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/fifo_para.vh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/loop_sample_agent.svh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier.autotb.v,1675057662,systemVerilog,,,/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/fifo_para.vh,apatb_multiplier_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier.v,1675057618,systemVerilog,,,,multiplier,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_control_s_axi.v,1675057621,systemVerilog,,,,multiplier_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_flow_control_loop_pipe_sequential_init.v,1675057621,systemVerilog,,,,multiplier_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_gmem1_m_axi.v,1675057617,systemVerilog,,,,multiplier_gmem1_m_axi;multiplier_gmem1_m_axi_fifo;multiplier_gmem1_m_axi_load;multiplier_gmem1_m_axi_mem;multiplier_gmem1_m_axi_read;multiplier_gmem1_m_axi_reg_slice;multiplier_gmem1_m_axi_srl;multiplier_gmem1_m_axi_store;multiplier_gmem1_m_axi_throttle;multiplier_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_gmem2_m_axi.v,1675057618,systemVerilog,,,,multiplier_gmem2_m_axi;multiplier_gmem2_m_axi_fifo;multiplier_gmem2_m_axi_load;multiplier_gmem2_m_axi_mem;multiplier_gmem2_m_axi_read;multiplier_gmem2_m_axi_reg_slice;multiplier_gmem2_m_axi_srl;multiplier_gmem2_m_axi_store;multiplier_gmem2_m_axi_throttle;multiplier_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_gmem3_m_axi.v,1675057618,systemVerilog,,,,multiplier_gmem3_m_axi;multiplier_gmem3_m_axi_fifo;multiplier_gmem3_m_axi_load;multiplier_gmem3_m_axi_mem;multiplier_gmem3_m_axi_read;multiplier_gmem3_m_axi_reg_slice;multiplier_gmem3_m_axi_srl;multiplier_gmem3_m_axi_store;multiplier_gmem3_m_axi_throttle;multiplier_gmem3_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_localA_RAM_AUTO_1R1W.v,1675057617,systemVerilog,,,,multiplier_localA_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_localB_RAM_AUTO_1R1W.v,1675057617,systemVerilog,,,,multiplier_localB_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_mul_32s_32s_32_1_1.v,1675057613,systemVerilog,,,,multiplier_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_1.v,1675057609,systemVerilog,,,,multiplier_multiplier_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_2.v,1675057610,systemVerilog,,,,multiplier_multiplier_Pipeline_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_4.v,1675057611,systemVerilog,,,,multiplier_multiplier_Pipeline_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_5.v,1675057611,systemVerilog,,,,multiplier_multiplier_Pipeline_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_6.v,1675057612,systemVerilog,,,,multiplier_multiplier_Pipeline_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_VITIS_LOOP_142_3.v,1675057617,systemVerilog,,,,multiplier_multiplier_Pipeline_VITIS_LOOP_142_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_VITIS_LOOP_31_1.v,1675057610,systemVerilog,,,,multiplier_multiplier_Pipeline_VITIS_LOOP_31_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_multiplier_Pipeline_systolic1.v,1675057613,systemVerilog,,,,multiplier_multiplier_Pipeline_systolic1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/multiplier_mux_83_32_1_1.v,1675057621,systemVerilog,,,,multiplier_mux_83_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/nodf_module_interface.svh,1675057662,verilog,,,,nodf_module_intf,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/nodf_module_monitor.svh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/sample_agent.svh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/sample_manager.svh,1675057662,verilog,,,,,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/upc_loop_interface.svh,1675057662,verilog,,,,upc_loop_intf,,,,,,,,
/home/blackbox/Desktop/Systolic-Matrix-Multiplier/solution/sim/verilog/upc_loop_monitor.svh,1675057662,verilog,,,,,,,,,,,,
