
Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c118  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015e98  0800c2a8  0800c2a8  0000d2a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022140  08022140  000241d8  2**0
                  CONTENTS
  4 .ARM          00000008  08022140  08022140  00023140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022148  08022148  000241d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022148  08022148  00023148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802214c  0802214c  0002314c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08022150  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001424  200001d8  08022328  000241d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015fc  08022328  000245fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000241d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000187ac  00000000  00000000  00024208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003564  00000000  00000000  0003c9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001580  00000000  00000000  0003ff18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c5  00000000  00000000  00041498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296ee  00000000  00000000  0004255d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b163  00000000  00000000  0006bc4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9700  00000000  00000000  00086dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001804ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ac0  00000000  00000000  001804f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00186fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c290 	.word	0x0800c290

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800c290 	.word	0x0800c290

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
 8000eaa:	60da      	str	r2, [r3, #12]
 8000eac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eae:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	4a3b      	ldr	r2, [pc, #236]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eba:	4b39      	ldr	r3, [pc, #228]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec6:	4b36      	ldr	r3, [pc, #216]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	4a35      	ldr	r2, [pc, #212]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed2:	4b33      	ldr	r3, [pc, #204]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	4b30      	ldr	r3, [pc, #192]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eea:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	4a29      	ldr	r2, [pc, #164]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f02:	4b27      	ldr	r3, [pc, #156]	@ (8000fa0 <MX_GPIO_Init+0x108>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2120      	movs	r1, #32
 8000f12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f16:	f001 fd85 	bl	8002a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8000f20:	4820      	ldr	r0, [pc, #128]	@ (8000fa4 <MX_GPIO_Init+0x10c>)
 8000f22:	f001 fd7f 	bl	8002a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f2c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4819      	ldr	r0, [pc, #100]	@ (8000fa4 <MX_GPIO_Init+0x10c>)
 8000f3e:	f001 fbc7 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f42:	2320      	movs	r3, #32
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f46:	2301      	movs	r3, #1
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5c:	f001 fbb8 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8000f60:	f44f 7358 	mov.w	r3, #864	@ 0x360
 8000f64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f66:	2301      	movs	r3, #1
 8000f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	480a      	ldr	r0, [pc, #40]	@ (8000fa4 <MX_GPIO_Init+0x10c>)
 8000f7a:	f001 fba9 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f7e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4619      	mov	r1, r3
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <MX_GPIO_Init+0x110>)
 8000f94:	f001 fb9c 	bl	80026d0 <HAL_GPIO_Init>

}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	48000800 	.word	0x48000800
 8000fa8:	48000400 	.word	0x48000400

08000fac <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8001024 <MX_I2C3_Init+0x78>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00F12981;
 8000fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001028 <MX_I2C3_Init+0x7c>)
 8000fba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000fbc:	4b18      	ldr	r3, [pc, #96]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fc2:	4b17      	ldr	r3, [pc, #92]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fc8:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000fce:	4b14      	ldr	r3, [pc, #80]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fda:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000fe6:	480e      	ldr	r0, [pc, #56]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000fe8:	f001 fd34 	bl	8002a54 <HAL_I2C_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000ff2:	f000 fc05 	bl	8001800 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4809      	ldr	r0, [pc, #36]	@ (8001020 <MX_I2C3_Init+0x74>)
 8000ffa:	f002 fba3 	bl	8003744 <HAL_I2CEx_ConfigAnalogFilter>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001004:	f000 fbfc 	bl	8001800 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001008:	2100      	movs	r1, #0
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_I2C3_Init+0x74>)
 800100c:	f002 fbe5 	bl	80037da <HAL_I2CEx_ConfigDigitalFilter>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001016:	f000 fbf3 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200001f4 	.word	0x200001f4
 8001024:	40005c00 	.word	0x40005c00
 8001028:	00f12981 	.word	0x00f12981

0800102c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b0ac      	sub	sp, #176	@ 0xb0
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001034:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2288      	movs	r2, #136	@ 0x88
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f009 f9bb 	bl	800a3c8 <memset>
  if(i2cHandle->Instance==I2C3)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a21      	ldr	r2, [pc, #132]	@ (80010dc <HAL_I2C_MspInit+0xb0>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d13b      	bne.n	80010d4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800105c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001060:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001062:	2300      	movs	r3, #0
 8001064:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4618      	mov	r0, r3
 800106c:	f003 fa66 	bl	800453c <HAL_RCCEx_PeriphCLKConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001076:	f000 fbc3 	bl	8001800 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800107a:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <HAL_I2C_MspInit+0xb4>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	4a18      	ldr	r2, [pc, #96]	@ (80010e0 <HAL_I2C_MspInit+0xb4>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001086:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <HAL_I2C_MspInit+0xb4>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001092:	2303      	movs	r3, #3
 8001094:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001098:	2312      	movs	r3, #18
 800109a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a4:	2303      	movs	r3, #3
 80010a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80010aa:	2304      	movs	r3, #4
 80010ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010b4:	4619      	mov	r1, r3
 80010b6:	480b      	ldr	r0, [pc, #44]	@ (80010e4 <HAL_I2C_MspInit+0xb8>)
 80010b8:	f001 fb0a 	bl	80026d0 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80010bc:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <HAL_I2C_MspInit+0xb4>)
 80010be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c0:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <HAL_I2C_MspInit+0xb4>)
 80010c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80010c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80010c8:	4b05      	ldr	r3, [pc, #20]	@ (80010e0 <HAL_I2C_MspInit+0xb4>)
 80010ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80010d4:	bf00      	nop
 80010d6:	37b0      	adds	r7, #176	@ 0xb0
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40005c00 	.word	0x40005c00
 80010e0:	40021000 	.word	0x40021000
 80010e4:	48000800 	.word	0x48000800

080010e8 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Funkcja do obsugi printf przez UART
int _write(int file, char* ptr, int len){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010fc:	68b9      	ldr	r1, [r7, #8]
 80010fe:	4804      	ldr	r0, [pc, #16]	@ (8001110 <_write+0x28>)
 8001100:	f005 f98a 	bl	8006418 <HAL_UART_Transmit>
    return len;
 8001104:	687b      	ldr	r3, [r7, #4]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20001424 	.word	0x20001424

08001114 <HAL_TIM_PeriodElapsedCallback>:

// Funkcja wywoywana przy przepenieniu timera
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
    if (htim == &htim6) {
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a11      	ldr	r2, [pc, #68]	@ (8001164 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d119      	bne.n	8001158 <HAL_TIM_PeriodElapsedCallback+0x44>

        count = __HAL_TIM_GET_COUNTER(&htim2);
 8001124:	4b10      	ldr	r3, [pc, #64]	@ (8001168 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112a:	4a10      	ldr	r2, [pc, #64]	@ (800116c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800112c:	6013      	str	r3, [r2, #0]
        count1 = __HAL_TIM_GET_COUNTER(&htim3);
 800112e:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001134:	4a0f      	ldr	r2, [pc, #60]	@ (8001174 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001136:	6013      	str	r3, [r2, #0]

        htim2.Instance->CNT = 0;
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2200      	movs	r2, #0
 800113e:	625a      	str	r2, [r3, #36]	@ 0x24
        htim3.Instance->CNT = 0;
 8001140:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2200      	movs	r2, #0
 8001146:	625a      	str	r2, [r3, #36]	@ 0x24

        // Obliczanie prdkoci na podstawie enkoderw
        speed_L = count;   // Dostosuj zgodnie z rozdzielczoci enkodera
 8001148:	4b08      	ldr	r3, [pc, #32]	@ (800116c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800114e:	6013      	str	r3, [r2, #0]
        speed_R = count1;
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a09      	ldr	r2, [pc, #36]	@ (800117c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001156:	6013      	str	r3, [r2, #0]

        // Tutaj moesz doda dodatkowe obliczenia prdkoci
    }
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	200013d8 	.word	0x200013d8
 8001168:	20001340 	.word	0x20001340
 800116c:	20001250 	.word	0x20001250
 8001170:	2000138c 	.word	0x2000138c
 8001174:	20001254 	.word	0x20001254
 8001178:	20001248 	.word	0x20001248
 800117c:	2000124c 	.word	0x2000124c

08001180 <ProcessReceivedData>:

// Funkcja do przetwarzania danych odebranych przez UART
void ProcessReceivedData(uint8_t* data, uint16_t length)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	460b      	mov	r3, r1
 800118a:	807b      	strh	r3, [r7, #2]
    if (length >= sizeof(float) * 2) {
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	2b07      	cmp	r3, #7
 8001190:	d910      	bls.n	80011b4 <ProcessReceivedData+0x34>
        float targetX, targetY;
        memcpy(&targetX, data, sizeof(float));
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	60fb      	str	r3, [r7, #12]
        memcpy(&targetY, data + sizeof(float), sizeof(float));
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3304      	adds	r3, #4
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	60bb      	str	r3, [r7, #8]
        SetTarget(targetX, targetY);
 80011a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80011a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80011a8:	eef0 0a47 	vmov.f32	s1, s14
 80011ac:	eeb0 0a67 	vmov.f32	s0, s15
 80011b0:	f000 f864 	bl	800127c <SetTarget>
    }
}
 80011b4:	bf00      	nop
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_UART_RxCpltCallback>:

// Callback dla przerwania UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a07      	ldr	r2, [pc, #28]	@ (80011e8 <HAL_UART_RxCpltCallback+0x2c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d108      	bne.n	80011e0 <HAL_UART_RxCpltCallback+0x24>
        ProcessReceivedData(uartBuffer, UART_BUFFER_SIZE);
 80011ce:	2140      	movs	r1, #64	@ 0x40
 80011d0:	4806      	ldr	r0, [pc, #24]	@ (80011ec <HAL_UART_RxCpltCallback+0x30>)
 80011d2:	f7ff ffd5 	bl	8001180 <ProcessReceivedData>
        HAL_UART_Receive_IT(&huart2, uartBuffer, UART_BUFFER_SIZE);
 80011d6:	2240      	movs	r2, #64	@ 0x40
 80011d8:	4904      	ldr	r1, [pc, #16]	@ (80011ec <HAL_UART_RxCpltCallback+0x30>)
 80011da:	4805      	ldr	r0, [pc, #20]	@ (80011f0 <HAL_UART_RxCpltCallback+0x34>)
 80011dc:	f005 f9a6 	bl	800652c <HAL_UART_Receive_IT>
    }
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40004400 	.word	0x40004400
 80011ec:	20001258 	.word	0x20001258
 80011f0:	20001424 	.word	0x20001424

080011f4 <PID_Init>:

// Inicjalizacja regulatora PID
void PID_Init(PID_TypeDef *pid, float Kp, float Ki, float Kd, float setpoint) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6178      	str	r0, [r7, #20]
 80011fc:	ed87 0a04 	vstr	s0, [r7, #16]
 8001200:	edc7 0a03 	vstr	s1, [r7, #12]
 8001204:	ed87 1a02 	vstr	s2, [r7, #8]
 8001208:	edc7 1a01 	vstr	s3, [r7, #4]
    pid->Kp = Kp;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	68fa      	ldr	r2, [r7, #12]
 8001216:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	609a      	str	r2, [r3, #8]
    pid->setpoint = setpoint;
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0;
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
    pid->integral = 0;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	f04f 0200 	mov.w	r2, #0
 8001232:	615a      	str	r2, [r3, #20]
    pid->output = 0;
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
    pid->prev_time = HAL_GetTick();
 800123c:	f001 f888 	bl	8002350 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	61da      	str	r2, [r3, #28]
}
 8001246:	bf00      	nop
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <Odometry_Init>:
void SetSpeed(PID_TypeDef *pid, float setpoint) {
    pid->setpoint = setpoint;
}

// Inicjalizacja odometrii
void Odometry_Init(Odometry_TypeDef *odom) {
 800124e:	b480      	push	{r7}
 8001250:	b083      	sub	sp, #12
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
    odom->x = 0.0f;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
    odom->y = 0.0f;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f04f 0200 	mov.w	r2, #0
 8001264:	605a      	str	r2, [r3, #4]
    odom->theta = 0.0f;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f04f 0200 	mov.w	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <SetTarget>:
    odom->x += v * cos(odom->theta) * dt;
    odom->y += v * sin(odom->theta) * dt;
}

// Ustawienie nowego celu
void SetTarget(float x, float y) {
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a01 	vstr	s0, [r7, #4]
 8001286:	edc7 0a00 	vstr	s1, [r7]
    target.x = x;
 800128a:	4a06      	ldr	r2, [pc, #24]	@ (80012a4 <SetTarget+0x28>)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6013      	str	r3, [r2, #0]
    target.y = y;
 8001290:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <SetTarget+0x28>)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	6053      	str	r3, [r2, #4]
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	200012e8 	.word	0x200012e8

080012a8 <SetMotorDirection>:
    *speed_L_target = linear_speed - (WHEEL_BASE / 2) * angular_speed;
    *speed_R_target = linear_speed + (WHEEL_BASE / 2) * angular_speed;
}

// Ustawienie kierunku obrotu silnikw
void SetMotorDirection(int direction_L, int direction_R) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
    if (direction_L == 1) {
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d10b      	bne.n	80012d0 <SetMotorDirection+0x28>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012be:	4819      	ldr	r0, [pc, #100]	@ (8001324 <SetMotorDirection+0x7c>)
 80012c0:	f001 fbb0 	bl	8002a24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2120      	movs	r1, #32
 80012c8:	4816      	ldr	r0, [pc, #88]	@ (8001324 <SetMotorDirection+0x7c>)
 80012ca:	f001 fbab 	bl	8002a24 <HAL_GPIO_WritePin>
 80012ce:	e00a      	b.n	80012e6 <SetMotorDirection+0x3e>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012d6:	4813      	ldr	r0, [pc, #76]	@ (8001324 <SetMotorDirection+0x7c>)
 80012d8:	f001 fba4 	bl	8002a24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80012dc:	2201      	movs	r2, #1
 80012de:	2120      	movs	r1, #32
 80012e0:	4810      	ldr	r0, [pc, #64]	@ (8001324 <SetMotorDirection+0x7c>)
 80012e2:	f001 fb9f 	bl	8002a24 <HAL_GPIO_WritePin>
    }

    if (direction_R == 1) {
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d10b      	bne.n	8001304 <SetMotorDirection+0x5c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2140      	movs	r1, #64	@ 0x40
 80012f0:	480c      	ldr	r0, [pc, #48]	@ (8001324 <SetMotorDirection+0x7c>)
 80012f2:	f001 fb97 	bl	8002a24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80012f6:	2201      	movs	r2, #1
 80012f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012fc:	4809      	ldr	r0, [pc, #36]	@ (8001324 <SetMotorDirection+0x7c>)
 80012fe:	f001 fb91 	bl	8002a24 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
    }
}
 8001302:	e00a      	b.n	800131a <SetMotorDirection+0x72>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001304:	2201      	movs	r2, #1
 8001306:	2140      	movs	r1, #64	@ 0x40
 8001308:	4806      	ldr	r0, [pc, #24]	@ (8001324 <SetMotorDirection+0x7c>)
 800130a:	f001 fb8b 	bl	8002a24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001314:	4803      	ldr	r0, [pc, #12]	@ (8001324 <SetMotorDirection+0x7c>)
 8001316:	f001 fb85 	bl	8002a24 <HAL_GPIO_WritePin>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	48000800 	.word	0x48000800

08001328 <main>:
/**
  * @brief  Gwna funkcja programu.
  * @retval int
  */
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  // Inicjalizacja zmiennych, struktur, PID itd.
  Odometry_Init(&odom);
 800132e:	4859      	ldr	r0, [pc, #356]	@ (8001494 <main+0x16c>)
 8001330:	f7ff ff8d 	bl	800124e <Odometry_Init>
  PID_Init(&pid_L, 6, 1.5, 0.1, 1);
 8001334:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8001338:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 8001498 <main+0x170>
 800133c:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 8001340:	eeb1 0a08 	vmov.f32	s0, #24	@ 0x40c00000  6.0
 8001344:	4855      	ldr	r0, [pc, #340]	@ (800149c <main+0x174>)
 8001346:	f7ff ff55 	bl	80011f4 <PID_Init>
  PID_Init(&pid_R, 6, 1.5, 0.3, 1);
 800134a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 800134e:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 80014a0 <main+0x178>
 8001352:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 8001356:	eeb1 0a08 	vmov.f32	s0, #24	@ 0x40c00000  6.0
 800135a:	4852      	ldr	r0, [pc, #328]	@ (80014a4 <main+0x17c>)
 800135c:	f7ff ff4a 	bl	80011f4 <PID_Init>
  SetTarget(0.5f, 0);
 8001360:	eddf 0a51 	vldr	s1, [pc, #324]	@ 80014a8 <main+0x180>
 8001364:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001368:	f7ff ff88 	bl	800127c <SetTarget>
  /* USER CODE END 1 */

  /* Inicjalizacja MCU --------------------------------------------------------*/

  /* Reset wszystkich peryferiw, inicjalizacja interfejsu Flash i Systicka. */
  HAL_Init();
 800136c:	f000 ff80 	bl	8002270 <HAL_Init>
  /* USER CODE BEGIN Init */
  // Twoja inicjalizacja
  /* USER CODE END Init */

  /* Konfiguracja zegara systemowego */
  SystemClock_Config();
 8001370:	f000 f8ba 	bl	80014e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  // Dodatkowa konfiguracja systemu, jeli potrzebna
  /* USER CODE END SysInit */

  /* Inicjalizacja wszystkich skonfigurowanych peryferiw */
  MX_GPIO_Init();
 8001374:	f7ff fd90 	bl	8000e98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001378:	f000 febc 	bl	80020f4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800137c:	f000 fc4c 	bl	8001c18 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001380:	f000 fce6 	bl	8001d50 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001384:	f000 fd38 	bl	8001df8 <MX_TIM3_Init>
  MX_TIM6_Init();
 8001388:	f000 fd8c 	bl	8001ea4 <MX_TIM6_Init>
  MX_I2C3_Init(); // Upewnij si, e uywasz odpowiedniego I2C
 800138c:	f7ff fe0e 	bl	8000fac <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, uartBuffer, UART_BUFFER_SIZE);
 8001390:	2240      	movs	r2, #64	@ 0x40
 8001392:	4946      	ldr	r1, [pc, #280]	@ (80014ac <main+0x184>)
 8001394:	4846      	ldr	r0, [pc, #280]	@ (80014b0 <main+0x188>)
 8001396:	f005 f8c9 	bl	800652c <HAL_UART_Receive_IT>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800139a:	2100      	movs	r1, #0
 800139c:	4845      	ldr	r0, [pc, #276]	@ (80014b4 <main+0x18c>)
 800139e:	f003 fea9 	bl	80050f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80013a2:	2104      	movs	r1, #4
 80013a4:	4843      	ldr	r0, [pc, #268]	@ (80014b4 <main+0x18c>)
 80013a6:	f003 fea5 	bl	80050f4 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80013aa:	213c      	movs	r1, #60	@ 0x3c
 80013ac:	4842      	ldr	r0, [pc, #264]	@ (80014b8 <main+0x190>)
 80013ae:	f004 f84d 	bl	800544c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80013b2:	213c      	movs	r1, #60	@ 0x3c
 80013b4:	4841      	ldr	r0, [pc, #260]	@ (80014bc <main+0x194>)
 80013b6:	f004 f849 	bl	800544c <HAL_TIM_Encoder_Start>

  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 200);
 80013ba:	4b3e      	ldr	r3, [pc, #248]	@ (80014b4 <main+0x18c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	22c8      	movs	r2, #200	@ 0xc8
 80013c0:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 200);
 80013c2:	4b3c      	ldr	r3, [pc, #240]	@ (80014b4 <main+0x18c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	22c8      	movs	r2, #200	@ 0xc8
 80013c8:	639a      	str	r2, [r3, #56]	@ 0x38

  HAL_TIM_Base_Start_IT(&htim6);
 80013ca:	483d      	ldr	r0, [pc, #244]	@ (80014c0 <main+0x198>)
 80013cc:	f003 fdca 	bl	8004f64 <HAL_TIM_Base_Start_IT>

  // Skanowanie urzdze I2C
  Scan_I2C_Devices();
 80013d0:	f000 f9e0 	bl	8001794 <Scan_I2C_Devices>

  // Inicjalizacja czujnika
  Initialize_Sensor();
 80013d4:	f000 f952 	bl	800167c <Initialize_Sensor>

  // Start pomiarw z czujnika
  printf("Rozpoczynanie pomiarw...\r\n");
 80013d8:	483a      	ldr	r0, [pc, #232]	@ (80014c4 <main+0x19c>)
 80013da:	f008 ffed 	bl	800a3b8 <puts>
  int status = vl53l5cx_start_ranging(&dev);
 80013de:	483a      	ldr	r0, [pc, #232]	@ (80014c8 <main+0x1a0>)
 80013e0:	f007 fc16 	bl	8008c10 <vl53l5cx_start_ranging>
 80013e4:	4603      	mov	r3, r0
 80013e6:	60bb      	str	r3, [r7, #8]
  if (status == VL53L5CX_STATUS_OK) {
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d103      	bne.n	80013f6 <main+0xce>
      printf("Pomiary rozpoczte pomylnie\r\n");
 80013ee:	4837      	ldr	r0, [pc, #220]	@ (80014cc <main+0x1a4>)
 80013f0:	f008 ffe2 	bl	800a3b8 <puts>
 80013f4:	e003      	b.n	80013fe <main+0xd6>
  } else {
      printf("Bd rozpoczynania pomiarw, kod bdu: %d\r\n", status);
 80013f6:	68b9      	ldr	r1, [r7, #8]
 80013f8:	4835      	ldr	r0, [pc, #212]	@ (80014d0 <main+0x1a8>)
 80013fa:	f008 ff75 	bl	800a2e8 <iprintf>
  }

  SetMotorDirection(0,0);
 80013fe:	2100      	movs	r1, #0
 8001400:	2000      	movs	r0, #0
 8001402:	f7ff ff51 	bl	80012a8 <SetMotorDirection>

  uint32_t prev_time = HAL_GetTick();
 8001406:	f000 ffa3 	bl	8002350 <HAL_GetTick>
 800140a:	60f8      	str	r0, [r7, #12]
  /* Nieskoczona ptla */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // Odczyt danych z czujnika
      uint8_t isReady = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	70fb      	strb	r3, [r7, #3]
      status = vl53l5cx_check_data_ready(&dev, &isReady);
 8001410:	1cfb      	adds	r3, r7, #3
 8001412:	4619      	mov	r1, r3
 8001414:	482c      	ldr	r0, [pc, #176]	@ (80014c8 <main+0x1a0>)
 8001416:	f007 fd75 	bl	8008f04 <vl53l5cx_check_data_ready>
 800141a:	4603      	mov	r3, r0
 800141c:	60bb      	str	r3, [r7, #8]
      if (status == VL53L5CX_STATUS_OK && isReady) {
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d114      	bne.n	800144e <main+0x126>
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d011      	beq.n	800144e <main+0x126>
          status = vl53l5cx_get_ranging_data(&dev, &results);
 800142a:	492a      	ldr	r1, [pc, #168]	@ (80014d4 <main+0x1ac>)
 800142c:	4826      	ldr	r0, [pc, #152]	@ (80014c8 <main+0x1a0>)
 800142e:	f007 fdb9 	bl	8008fa4 <vl53l5cx_get_ranging_data>
 8001432:	4603      	mov	r3, r0
 8001434:	60bb      	str	r3, [r7, #8]
          if (status == VL53L5CX_STATUS_OK) {
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d103      	bne.n	8001444 <main+0x11c>
              ProcessData(&results);
 800143c:	4825      	ldr	r0, [pc, #148]	@ (80014d4 <main+0x1ac>)
 800143e:	f000 f8a5 	bl	800158c <ProcessData>
          if (status == VL53L5CX_STATUS_OK) {
 8001442:	e007      	b.n	8001454 <main+0x12c>
          } else {
              printf("Bd odczytu danych z czujnika, kod bdu: %d\r\n", status);
 8001444:	68b9      	ldr	r1, [r7, #8]
 8001446:	4824      	ldr	r0, [pc, #144]	@ (80014d8 <main+0x1b0>)
 8001448:	f008 ff4e 	bl	800a2e8 <iprintf>
          if (status == VL53L5CX_STATUS_OK) {
 800144c:	e002      	b.n	8001454 <main+0x12c>
          }
      } else {
          printf("Czujnik nie ma nowych danych do odczytu\r\n");
 800144e:	4823      	ldr	r0, [pc, #140]	@ (80014dc <main+0x1b4>)
 8001450:	f008 ffb2 	bl	800a3b8 <puts>
      }

      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 200);
 8001454:	4b17      	ldr	r3, [pc, #92]	@ (80014b4 <main+0x18c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	22c8      	movs	r2, #200	@ 0xc8
 800145a:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 200);
 800145c:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <main+0x18c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	22c8      	movs	r2, #200	@ 0xc8
 8001462:	639a      	str	r2, [r3, #56]	@ 0x38


      // Aktualizacja odometrii
      uint32_t current_time = HAL_GetTick();
 8001464:	f000 ff74 	bl	8002350 <HAL_GetTick>
 8001468:	6078      	str	r0, [r7, #4]
      dt = (current_time - prev_time) / 1000.0f; // Konwersja ms na s
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	ee07 3a90 	vmov	s15, r3
 8001474:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001478:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80014e0 <main+0x1b8>
 800147c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001480:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <main+0x1bc>)
 8001482:	edc3 7a00 	vstr	s15, [r3]
      prev_time = current_time;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	60fb      	str	r3, [r7, #12]
      //__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint32_t)pwm_R);

      // Wysyanie danych do aplikacji Qt
      //SendDataToQt(&odom, &target, pwm_L, pwm_R, speed_L, speed_R);

      HAL_Delay(10000); // Odpowiedni delay, aby nie przecia magistrali I2C
 800148a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800148e:	f000 ff6b 	bl	8002368 <HAL_Delay>
  {
 8001492:	e7bb      	b.n	800140c <main+0xe4>
 8001494:	200012dc 	.word	0x200012dc
 8001498:	3dcccccd 	.word	0x3dcccccd
 800149c:	2000129c 	.word	0x2000129c
 80014a0:	3e99999a 	.word	0x3e99999a
 80014a4:	200012bc 	.word	0x200012bc
 80014a8:	00000000 	.word	0x00000000
 80014ac:	20001258 	.word	0x20001258
 80014b0:	20001424 	.word	0x20001424
 80014b4:	200012f4 	.word	0x200012f4
 80014b8:	20001340 	.word	0x20001340
 80014bc:	2000138c 	.word	0x2000138c
 80014c0:	200013d8 	.word	0x200013d8
 80014c4:	0800c2d8 	.word	0x0800c2d8
 80014c8:	20000248 	.word	0x20000248
 80014cc:	0800c2f4 	.word	0x0800c2f4
 80014d0:	0800c314 	.word	0x0800c314
 80014d4:	20000cf8 	.word	0x20000cf8
 80014d8:	0800c348 	.word	0x0800c348
 80014dc:	0800c37c 	.word	0x0800c37c
 80014e0:	447a0000 	.word	0x447a0000
 80014e4:	20001298 	.word	0x20001298

080014e8 <SystemClock_Config>:
/**
  * @brief Konfiguracja zegara systemowego
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b096      	sub	sp, #88	@ 0x58
 80014ec:	af00      	add	r7, sp, #0
  // Konfiguracja zegara systemowego
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	2244      	movs	r2, #68	@ 0x44
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f008 ff66 	bl	800a3c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014fc:	463b      	mov	r3, r7
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

  /** Konfiguracja gwnego regulatora napicia wewntrznego */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800150a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800150e:	f002 f9bf 	bl	8003890 <HAL_PWREx_ControlVoltageScaling>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001518:	f000 f972 	bl	8001800 <Error_Handler>
  }

  /** Inicjalizacja oscylatorw RCC zgodnie ze specyfikowanymi parametrami */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800151c:	2302      	movs	r3, #2
 800151e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001520:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001524:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001526:	2310      	movs	r3, #16
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800152a:	2302      	movs	r3, #2
 800152c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800152e:	2302      	movs	r3, #2
 8001530:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001532:	2301      	movs	r3, #1
 8001534:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001536:	230a      	movs	r3, #10
 8001538:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800153a:	2307      	movs	r3, #7
 800153c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800153e:	2302      	movs	r3, #2
 8001540:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001542:	2302      	movs	r3, #2
 8001544:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	4618      	mov	r0, r3
 800154c:	f002 f9f6 	bl	800393c <HAL_RCC_OscConfig>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001556:	f000 f953 	bl	8001800 <Error_Handler>
  }

  /** Inicjalizacja zegarw CPU, AHB i APB */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155a:	230f      	movs	r3, #15
 800155c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155e:	2303      	movs	r3, #3
 8001560:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156a:	2300      	movs	r3, #0
 800156c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800156e:	463b      	mov	r3, r7
 8001570:	2104      	movs	r1, #4
 8001572:	4618      	mov	r0, r3
 8001574:	f002 fdbe 	bl	80040f4 <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800157e:	f000 f93f 	bl	8001800 <Error_Handler>
  }
}
 8001582:	bf00      	nop
 8001584:	3758      	adds	r7, #88	@ 0x58
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <ProcessData>:

/* USER CODE BEGIN 4 */

// Funkcja do przetwarzania danych z czujnika
void ProcessData(VL53L5CX_ResultsData *results) {
 800158c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800158e:	b08f      	sub	sp, #60	@ 0x3c
 8001590:	af08      	add	r7, sp, #32
 8001592:	60f8      	str	r0, [r7, #12]
    printf("Czujnik:\n\r");
 8001594:	4837      	ldr	r0, [pc, #220]	@ (8001674 <ProcessData+0xe8>)
 8001596:	f008 fea7 	bl	800a2e8 <iprintf>
    for (int i = 0; i < 64; i += 8) { // Wywietlanie 8 pomiarw na lini
 800159a:	2300      	movs	r3, #0
 800159c:	617b      	str	r3, [r7, #20]
 800159e:	e061      	b.n	8001664 <ProcessData+0xd8>
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	1dd9      	adds	r1, r3, #7
               i, i+7,
               results->distance_mm[i],
 80015a4:	68fa      	ldr	r2, [r7, #12]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	4413      	add	r3, r2
 80015b0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 80015b4:	469c      	mov	ip, r3
               results->distance_mm[i+1],
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	3301      	adds	r3, #1
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	4413      	add	r3, r2
 80015c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 80015c8:	4618      	mov	r0, r3
               results->distance_mm[i+2],
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	3302      	adds	r3, #2
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 80015dc:	461c      	mov	r4, r3
               results->distance_mm[i+3],
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	3303      	adds	r3, #3
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	4413      	add	r3, r2
 80015ec:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 80015f0:	461d      	mov	r5, r3
               results->distance_mm[i+4],
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	3304      	adds	r3, #4
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 8001604:	461e      	mov	r6, r3
               results->distance_mm[i+5],
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	3305      	adds	r3, #5
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 8001618:	60bb      	str	r3, [r7, #8]
               results->distance_mm[i+6],
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3306      	adds	r3, #6
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	4413      	add	r3, r2
 8001628:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 800162c:	607b      	str	r3, [r7, #4]
               results->distance_mm[i+7]);
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	3307      	adds	r3, #7
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	4413      	add	r3, r2
 800163c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Dystans %d-%d: %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm, %d mm\n\r",
 8001640:	9306      	str	r3, [sp, #24]
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	9205      	str	r2, [sp, #20]
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	9304      	str	r3, [sp, #16]
 800164a:	9603      	str	r6, [sp, #12]
 800164c:	9502      	str	r5, [sp, #8]
 800164e:	9401      	str	r4, [sp, #4]
 8001650:	9000      	str	r0, [sp, #0]
 8001652:	4663      	mov	r3, ip
 8001654:	460a      	mov	r2, r1
 8001656:	6979      	ldr	r1, [r7, #20]
 8001658:	4807      	ldr	r0, [pc, #28]	@ (8001678 <ProcessData+0xec>)
 800165a:	f008 fe45 	bl	800a2e8 <iprintf>
    for (int i = 0; i < 64; i += 8) { // Wywietlanie 8 pomiarw na lini
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	3308      	adds	r3, #8
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	2b3f      	cmp	r3, #63	@ 0x3f
 8001668:	dd9a      	ble.n	80015a0 <ProcessData+0x14>
    }
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	371c      	adds	r7, #28
 8001670:	46bd      	mov	sp, r7
 8001672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001674:	0800c3a8 	.word	0x0800c3a8
 8001678:	0800c3b4 	.word	0x0800c3b4

0800167c <Initialize_Sensor>:

// Funkcja do inicjalizacji czujnika
void Initialize_Sensor(void) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t is_alive = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	70bb      	strb	r3, [r7, #2]

    for (int attempts = 0; attempts < 3; attempts++) {
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	e064      	b.n	8001756 <Initialize_Sensor+0xda>
        printf("Initializing sensor, attempt %d...\r\n", attempts + 1);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3301      	adds	r3, #1
 8001690:	4619      	mov	r1, r3
 8001692:	4835      	ldr	r0, [pc, #212]	@ (8001768 <Initialize_Sensor+0xec>)
 8001694:	f008 fe28 	bl	800a2e8 <iprintf>

        // Reset sensor
        VL53L5CX_Reset_Sensor(&dev.platform);
 8001698:	4834      	ldr	r0, [pc, #208]	@ (800176c <Initialize_Sensor+0xf0>)
 800169a:	f000 f935 	bl	8001908 <VL53L5CX_Reset_Sensor>

        dev.platform.address = VL53L5CX_DEFAULT_I2C_ADDRESS;
 800169e:	4b33      	ldr	r3, [pc, #204]	@ (800176c <Initialize_Sensor+0xf0>)
 80016a0:	2252      	movs	r2, #82	@ 0x52
 80016a2:	801a      	strh	r2, [r3, #0]

        // Check if the sensor is alive at the default address
        status = vl53l5cx_is_alive(&dev, &is_alive);
 80016a4:	1cbb      	adds	r3, r7, #2
 80016a6:	4619      	mov	r1, r3
 80016a8:	4830      	ldr	r0, [pc, #192]	@ (800176c <Initialize_Sensor+0xf0>)
 80016aa:	f006 fdfb 	bl	80082a4 <vl53l5cx_is_alive>
 80016ae:	4603      	mov	r3, r0
 80016b0:	70fb      	strb	r3, [r7, #3]
        printf("Sensor status (default address): %d, is_alive: %d\r\n", status, is_alive);
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	78ba      	ldrb	r2, [r7, #2]
 80016b6:	4619      	mov	r1, r3
 80016b8:	482d      	ldr	r0, [pc, #180]	@ (8001770 <Initialize_Sensor+0xf4>)
 80016ba:	f008 fe15 	bl	800a2e8 <iprintf>

        if (status == VL53L5CX_STATUS_OK && is_alive) {
 80016be:	78fb      	ldrb	r3, [r7, #3]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d13b      	bne.n	800173c <Initialize_Sensor+0xc0>
 80016c4:	78bb      	ldrb	r3, [r7, #2]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d038      	beq.n	800173c <Initialize_Sensor+0xc0>
            // Initialize sensor
            status = vl53l5cx_init(&dev);
 80016ca:	4828      	ldr	r0, [pc, #160]	@ (800176c <Initialize_Sensor+0xf0>)
 80016cc:	f006 fe34 	bl	8008338 <vl53l5cx_init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	70fb      	strb	r3, [r7, #3]
            if (status == VL53L5CX_STATUS_OK) {
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d12a      	bne.n	8001730 <Initialize_Sensor+0xb4>
                printf("Sensor initialized with address 0x%02X\r\n", sensor_address);
 80016da:	4b26      	ldr	r3, [pc, #152]	@ (8001774 <Initialize_Sensor+0xf8>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	4619      	mov	r1, r3
 80016e0:	4825      	ldr	r0, [pc, #148]	@ (8001778 <Initialize_Sensor+0xfc>)
 80016e2:	f008 fe01 	bl	800a2e8 <iprintf>

                // Set resolution to 8x8
                status = vl53l5cx_set_resolution(&dev, VL53L5CX_RESOLUTION_8X8);
 80016e6:	2140      	movs	r1, #64	@ 0x40
 80016e8:	4820      	ldr	r0, [pc, #128]	@ (800176c <Initialize_Sensor+0xf0>)
 80016ea:	f007 fe9a 	bl	8009422 <vl53l5cx_set_resolution>
 80016ee:	4603      	mov	r3, r0
 80016f0:	70fb      	strb	r3, [r7, #3]
                if (status != VL53L5CX_STATUS_OK) {
 80016f2:	78fb      	ldrb	r3, [r7, #3]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <Initialize_Sensor+0x88>
                    printf("Failed to set resolution to 8x8, error code: %d\r\n", status);
 80016f8:	78fb      	ldrb	r3, [r7, #3]
 80016fa:	4619      	mov	r1, r3
 80016fc:	481f      	ldr	r0, [pc, #124]	@ (800177c <Initialize_Sensor+0x100>)
 80016fe:	f008 fdf3 	bl	800a2e8 <iprintf>
                    continue; // Try again
 8001702:	e025      	b.n	8001750 <Initialize_Sensor+0xd4>
                } else {
                    printf("Resolution set to 8x8 successfully\r\n");
 8001704:	481e      	ldr	r0, [pc, #120]	@ (8001780 <Initialize_Sensor+0x104>)
 8001706:	f008 fe57 	bl	800a3b8 <puts>
                }


                // Set ranging frequency to 15Hz (max for 8x8)
                status = vl53l5cx_set_ranging_frequency_hz(&dev, 15);
 800170a:	210f      	movs	r1, #15
 800170c:	4817      	ldr	r0, [pc, #92]	@ (800176c <Initialize_Sensor+0xf0>)
 800170e:	f007 ff5c 	bl	80095ca <vl53l5cx_set_ranging_frequency_hz>
 8001712:	4603      	mov	r3, r0
 8001714:	70fb      	strb	r3, [r7, #3]
                if (status != VL53L5CX_STATUS_OK) {
 8001716:	78fb      	ldrb	r3, [r7, #3]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d005      	beq.n	8001728 <Initialize_Sensor+0xac>
                    printf("Failed to set ranging frequency to 15Hz, error code: %d\r\n", status);
 800171c:	78fb      	ldrb	r3, [r7, #3]
 800171e:	4619      	mov	r1, r3
 8001720:	4818      	ldr	r0, [pc, #96]	@ (8001784 <Initialize_Sensor+0x108>)
 8001722:	f008 fde1 	bl	800a2e8 <iprintf>
                    continue; // Try again
 8001726:	e013      	b.n	8001750 <Initialize_Sensor+0xd4>
                } else {
                    printf("Ranging frequency set to 15Hz successfully\r\n");
 8001728:	4817      	ldr	r0, [pc, #92]	@ (8001788 <Initialize_Sensor+0x10c>)
 800172a:	f008 fe45 	bl	800a3b8 <puts>
                }

                // Initialization successful
                break;
 800172e:	e016      	b.n	800175e <Initialize_Sensor+0xe2>
            } else {
                printf("Sensor initialization error, error code: %d\r\n", status);
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	4619      	mov	r1, r3
 8001734:	4815      	ldr	r0, [pc, #84]	@ (800178c <Initialize_Sensor+0x110>)
 8001736:	f008 fdd7 	bl	800a2e8 <iprintf>
            if (status == VL53L5CX_STATUS_OK) {
 800173a:	e005      	b.n	8001748 <Initialize_Sensor+0xcc>
            }
        } else {
            printf("Sensor not alive at default address, status: %d, is_alive: %d\r\n", status, is_alive);
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	78ba      	ldrb	r2, [r7, #2]
 8001740:	4619      	mov	r1, r3
 8001742:	4813      	ldr	r0, [pc, #76]	@ (8001790 <Initialize_Sensor+0x114>)
 8001744:	f008 fdd0 	bl	800a2e8 <iprintf>
        }

        // Delay before retrying
        HAL_Delay(1000);
 8001748:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800174c:	f000 fe0c 	bl	8002368 <HAL_Delay>
    for (int attempts = 0; attempts < 3; attempts++) {
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3301      	adds	r3, #1
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2b02      	cmp	r3, #2
 800175a:	dd97      	ble.n	800168c <Initialize_Sensor+0x10>
    }
}
 800175c:	bf00      	nop
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	0800c3fc 	.word	0x0800c3fc
 800176c:	20000248 	.word	0x20000248
 8001770:	0800c424 	.word	0x0800c424
 8001774:	20000000 	.word	0x20000000
 8001778:	0800c458 	.word	0x0800c458
 800177c:	0800c484 	.word	0x0800c484
 8001780:	0800c4b8 	.word	0x0800c4b8
 8001784:	0800c4dc 	.word	0x0800c4dc
 8001788:	0800c518 	.word	0x0800c518
 800178c:	0800c544 	.word	0x0800c544
 8001790:	0800c574 	.word	0x0800c574

08001794 <Scan_I2C_Devices>:

// Funkcja do skanowania magistrali I2C
void Scan_I2C_Devices() {
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
    printf("Skanowanie urzdze I2C...\r\n");
 800179a:	4815      	ldr	r0, [pc, #84]	@ (80017f0 <Scan_I2C_Devices+0x5c>)
 800179c:	f008 fe0c 	bl	800a3b8 <puts>
    HAL_StatusTypeDef result;
    uint8_t i;
    for (i = 1; i < 128; i++) {
 80017a0:	2301      	movs	r3, #1
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	e015      	b.n	80017d2 <Scan_I2C_Devices+0x3e>
        result = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 1, 10);
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	b299      	uxth	r1, r3
 80017ae:	230a      	movs	r3, #10
 80017b0:	2201      	movs	r2, #1
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <Scan_I2C_Devices+0x60>)
 80017b4:	f001 fc18 	bl	8002fe8 <HAL_I2C_IsDeviceReady>
 80017b8:	4603      	mov	r3, r0
 80017ba:	71bb      	strb	r3, [r7, #6]
        if (result == HAL_OK) {
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d104      	bne.n	80017cc <Scan_I2C_Devices+0x38>
            printf("Urzdzenie znalezione pod adresem: 0x%02X\r\n", i);
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	4619      	mov	r1, r3
 80017c6:	480c      	ldr	r0, [pc, #48]	@ (80017f8 <Scan_I2C_Devices+0x64>)
 80017c8:	f008 fd8e 	bl	800a2e8 <iprintf>
    for (i = 1; i < 128; i++) {
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	3301      	adds	r3, #1
 80017d0:	71fb      	strb	r3, [r7, #7]
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	dae5      	bge.n	80017a6 <Scan_I2C_Devices+0x12>
        }
    }
    printf("Skanowanie zakoczone.\r\n");
 80017da:	4808      	ldr	r0, [pc, #32]	@ (80017fc <Scan_I2C_Devices+0x68>)
 80017dc:	f008 fdec 	bl	800a3b8 <puts>
    HAL_Delay(100);
 80017e0:	2064      	movs	r0, #100	@ 0x64
 80017e2:	f000 fdc1 	bl	8002368 <HAL_Delay>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	0800c5b4 	.word	0x0800c5b4
 80017f4:	200001f4 	.word	0x200001f4
 80017f8:	0800c5d4 	.word	0x0800c5d4
 80017fc:	0800c604 	.word	0x0800c604

08001800 <Error_Handler>:
/**
  * @brief  Ta funkcja jest wywoywana w przypadku wystpienia bdu.
  * @retval None
  */
void Error_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001804:	b672      	cpsid	i
}
 8001806:	bf00      	nop
  // Obsuga bdw
  __disable_irq();
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <Error_Handler+0x8>

0800180c <VL53L5CX_RdByte>:

uint8_t VL53L5CX_RdByte(
    VL53L5CX_Platform *p_platform,
    uint16_t RegisterAddress,
    uint8_t *p_value)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	@ 0x28
 8001810:	af04      	add	r7, sp, #16
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	460b      	mov	r3, r1
 8001816:	607a      	str	r2, [r7, #4]
 8001818:	817b      	strh	r3, [r7, #10]
    uint8_t status;
    status = HAL_I2C_Mem_Read(&hi2c3, p_platform->address, RegisterAddress, I2C_MEMADD_SIZE_16BIT, p_value, 1, I2C_TIMEOUT);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	8819      	ldrh	r1, [r3, #0]
 800181e:	897a      	ldrh	r2, [r7, #10]
 8001820:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001824:	9302      	str	r3, [sp, #8]
 8001826:	2301      	movs	r3, #1
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	2302      	movs	r3, #2
 8001830:	4804      	ldr	r0, [pc, #16]	@ (8001844 <VL53L5CX_RdByte+0x38>)
 8001832:	f001 fabf 	bl	8002db4 <HAL_I2C_Mem_Read>
 8001836:	4603      	mov	r3, r0
 8001838:	75fb      	strb	r3, [r7, #23]
    return status;
 800183a:	7dfb      	ldrb	r3, [r7, #23]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	200001f4 	.word	0x200001f4

08001848 <VL53L5CX_WrByte>:

uint8_t VL53L5CX_WrByte(
    VL53L5CX_Platform *p_platform,
    uint16_t RegisterAddress,
    uint8_t value)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af04      	add	r7, sp, #16
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
 8001854:	4613      	mov	r3, r2
 8001856:	707b      	strb	r3, [r7, #1]
    uint8_t status;
    status = HAL_I2C_Mem_Write(&hi2c3, p_platform->address, RegisterAddress, I2C_MEMADD_SIZE_16BIT, &value, 1, I2C_TIMEOUT);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	8819      	ldrh	r1, [r3, #0]
 800185c:	887a      	ldrh	r2, [r7, #2]
 800185e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001862:	9302      	str	r3, [sp, #8]
 8001864:	2301      	movs	r3, #1
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	1c7b      	adds	r3, r7, #1
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2302      	movs	r3, #2
 800186e:	4805      	ldr	r0, [pc, #20]	@ (8001884 <VL53L5CX_WrByte+0x3c>)
 8001870:	f001 f98c 	bl	8002b8c <HAL_I2C_Mem_Write>
 8001874:	4603      	mov	r3, r0
 8001876:	73fb      	strb	r3, [r7, #15]
    return status;
 8001878:	7bfb      	ldrb	r3, [r7, #15]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200001f4 	.word	0x200001f4

08001888 <VL53L5CX_WrMulti>:
uint8_t VL53L5CX_WrMulti(
    VL53L5CX_Platform *p_platform,
    uint16_t RegisterAddress,
    uint8_t *p_values,
    uint32_t size)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	@ 0x28
 800188c:	af04      	add	r7, sp, #16
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	460b      	mov	r3, r1
 8001896:	817b      	strh	r3, [r7, #10]
    uint8_t status;
    status = HAL_I2C_Mem_Write(&hi2c3, p_platform->address, RegisterAddress, I2C_MEMADD_SIZE_16BIT, p_values, size, I2C_TIMEOUT);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8819      	ldrh	r1, [r3, #0]
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	897a      	ldrh	r2, [r7, #10]
 80018a2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80018a6:	9002      	str	r0, [sp, #8]
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	2302      	movs	r3, #2
 80018b0:	4804      	ldr	r0, [pc, #16]	@ (80018c4 <VL53L5CX_WrMulti+0x3c>)
 80018b2:	f001 f96b 	bl	8002b8c <HAL_I2C_Mem_Write>
 80018b6:	4603      	mov	r3, r0
 80018b8:	75fb      	strb	r3, [r7, #23]
    return status;
 80018ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200001f4 	.word	0x200001f4

080018c8 <VL53L5CX_RdMulti>:
uint8_t VL53L5CX_RdMulti(
    VL53L5CX_Platform *p_platform,
    uint16_t RegisterAddress,
    uint8_t *p_values,
    uint32_t size)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	@ 0x28
 80018cc:	af04      	add	r7, sp, #16
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	460b      	mov	r3, r1
 80018d6:	817b      	strh	r3, [r7, #10]
    uint8_t status;
    status = HAL_I2C_Mem_Read(&hi2c3, p_platform->address, RegisterAddress, I2C_MEMADD_SIZE_16BIT, p_values, size, I2C_TIMEOUT);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8819      	ldrh	r1, [r3, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	897a      	ldrh	r2, [r7, #10]
 80018e2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80018e6:	9002      	str	r0, [sp, #8]
 80018e8:	9301      	str	r3, [sp, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	2302      	movs	r3, #2
 80018f0:	4804      	ldr	r0, [pc, #16]	@ (8001904 <VL53L5CX_RdMulti+0x3c>)
 80018f2:	f001 fa5f 	bl	8002db4 <HAL_I2C_Mem_Read>
 80018f6:	4603      	mov	r3, r0
 80018f8:	75fb      	strb	r3, [r7, #23]
    return status;
 80018fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200001f4 	.word	0x200001f4

08001908 <VL53L5CX_Reset_Sensor>:

uint8_t VL53L5CX_Reset_Sensor(VL53L5CX_Platform *p_platform)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
    /* Ustawienie pinu resetu czujnika */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001910:	2200      	movs	r2, #0
 8001912:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001916:	480b      	ldr	r0, [pc, #44]	@ (8001944 <VL53L5CX_Reset_Sensor+0x3c>)
 8001918:	f001 f884 	bl	8002a24 <HAL_GPIO_WritePin>
    VL53L5CX_WaitMs(p_platform, 100);
 800191c:	2164      	movs	r1, #100	@ 0x64
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 f848 	bl	80019b4 <VL53L5CX_WaitMs>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800192a:	4806      	ldr	r0, [pc, #24]	@ (8001944 <VL53L5CX_Reset_Sensor+0x3c>)
 800192c:	f001 f87a 	bl	8002a24 <HAL_GPIO_WritePin>
    VL53L5CX_WaitMs(p_platform, 100);
 8001930:	2164      	movs	r1, #100	@ 0x64
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f83e 	bl	80019b4 <VL53L5CX_WaitMs>

    return 0;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	48000800 	.word	0x48000800

08001948 <VL53L5CX_SwapBuffer>:

void VL53L5CX_SwapBuffer(
    uint8_t         *buffer,
    uint16_t          size)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	807b      	strh	r3, [r7, #2]
    uint32_t i, tmp;

    /* Przykad implementacji z uyciem <string.h> */
    for(i = 0; i < size; i = i + 4)
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	e021      	b.n	800199e <VL53L5CX_SwapBuffer+0x56>
    {
        tmp = (
          buffer[i]<<24)
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4413      	add	r3, r2
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	061a      	lsls	r2, r3, #24
        |(buffer[i+1]<<16)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	3301      	adds	r3, #1
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	440b      	add	r3, r1
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	041b      	lsls	r3, r3, #16
 8001970:	431a      	orrs	r2, r3
        |(buffer[i+2]<<8)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	3302      	adds	r3, #2
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	440b      	add	r3, r1
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	021b      	lsls	r3, r3, #8
 800197e:	4313      	orrs	r3, r2
        |(buffer[i+3]);
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	3203      	adds	r2, #3
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	440a      	add	r2, r1
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	4313      	orrs	r3, r2
        tmp = (
 800198c:	60bb      	str	r3, [r7, #8]

        memcpy(&(buffer[i]), &tmp, 4);
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4413      	add	r3, r2
 8001994:	68ba      	ldr	r2, [r7, #8]
 8001996:	601a      	str	r2, [r3, #0]
    for(i = 0; i < size; i = i + 4)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	3304      	adds	r3, #4
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	887b      	ldrh	r3, [r7, #2]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d3d9      	bcc.n	800195a <VL53L5CX_SwapBuffer+0x12>
    }
}
 80019a6:	bf00      	nop
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <VL53L5CX_WaitMs>:

uint8_t VL53L5CX_WaitMs(
    VL53L5CX_Platform *p_platform,
    uint32_t TimeMs)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
    HAL_Delay(TimeMs);
 80019be:	6838      	ldr	r0, [r7, #0]
 80019c0:	f000 fcd2 	bl	8002368 <HAL_Delay>
    return 0;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <HAL_MspInit+0x44>)
 80019d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019da:	4a0e      	ldr	r2, [pc, #56]	@ (8001a14 <HAL_MspInit+0x44>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80019e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <HAL_MspInit+0x44>)
 80019e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <HAL_MspInit+0x44>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f2:	4a08      	ldr	r2, [pc, #32]	@ (8001a14 <HAL_MspInit+0x44>)
 80019f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_MspInit+0x44>)
 80019fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a02:	603b      	str	r3, [r7, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	40021000 	.word	0x40021000

08001a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <NMI_Handler+0x4>

08001a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <MemManage_Handler+0x4>

08001a30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <BusFault_Handler+0x4>

08001a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <UsageFault_Handler+0x4>

08001a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6e:	f000 fc5b 	bl	8002328 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a7c:	4802      	ldr	r0, [pc, #8]	@ (8001a88 <USART2_IRQHandler+0x10>)
 8001a7e:	f004 fda1 	bl	80065c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20001424 	.word	0x20001424

08001a8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <TIM6_DAC_IRQHandler+0x10>)
 8001a92:	f003 fd69 	bl	8005568 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200013d8 	.word	0x200013d8

08001aa0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return 1;
 8001aa4:	2301      	movs	r3, #1
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_kill>:

int _kill(int pid, int sig)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001aba:	f008 fc91 	bl	800a3e0 <__errno>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2216      	movs	r2, #22
 8001ac2:	601a      	str	r2, [r3, #0]
  return -1;
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_exit>:

void _exit (int status)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff ffe7 	bl	8001ab0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ae2:	bf00      	nop
 8001ae4:	e7fd      	b.n	8001ae2 <_exit+0x12>

08001ae6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b086      	sub	sp, #24
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	60f8      	str	r0, [r7, #12]
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	e00a      	b.n	8001b0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001af8:	f3af 8000 	nop.w
 8001afc:	4601      	mov	r1, r0
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	1c5a      	adds	r2, r3, #1
 8001b02:	60ba      	str	r2, [r7, #8]
 8001b04:	b2ca      	uxtb	r2, r1
 8001b06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	dbf0      	blt.n	8001af8 <_read+0x12>
  }

  return len;
 8001b16:	687b      	ldr	r3, [r7, #4]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b48:	605a      	str	r2, [r3, #4]
  return 0;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_isatty>:

int _isatty(int file)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b60:	2301      	movs	r3, #1
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b085      	sub	sp, #20
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	60f8      	str	r0, [r7, #12]
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b90:	4a14      	ldr	r2, [pc, #80]	@ (8001be4 <_sbrk+0x5c>)
 8001b92:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <_sbrk+0x60>)
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b9c:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d102      	bne.n	8001baa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <_sbrk+0x64>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	@ (8001bf0 <_sbrk+0x68>)
 8001ba8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001baa:	4b10      	ldr	r3, [pc, #64]	@ (8001bec <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d207      	bcs.n	8001bc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb8:	f008 fc12 	bl	800a3e0 <__errno>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bc6:	e009      	b.n	8001bdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bce:	4b07      	ldr	r3, [pc, #28]	@ (8001bec <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4a05      	ldr	r2, [pc, #20]	@ (8001bec <_sbrk+0x64>)
 8001bd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20018000 	.word	0x20018000
 8001be8:	00000400 	.word	0x00000400
 8001bec:	200012f0 	.word	0x200012f0
 8001bf0:	20001600 	.word	0x20001600

08001bf4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001bf8:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <SystemInit+0x20>)
 8001bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bfe:	4a05      	ldr	r2, [pc, #20]	@ (8001c14 <SystemInit+0x20>)
 8001c00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b096      	sub	sp, #88	@ 0x58
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
 8001c38:	611a      	str	r2, [r3, #16]
 8001c3a:	615a      	str	r2, [r3, #20]
 8001c3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	222c      	movs	r2, #44	@ 0x2c
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f008 fbbf 	bl	800a3c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c4a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c4c:	4a3f      	ldr	r2, [pc, #252]	@ (8001d4c <MX_TIM1_Init+0x134>)
 8001c4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8001c50:	4b3d      	ldr	r3, [pc, #244]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c52:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001c56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c58:	4b3b      	ldr	r3, [pc, #236]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001c5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c60:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c66:	4b38      	ldr	r3, [pc, #224]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c6c:	4b36      	ldr	r3, [pc, #216]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c78:	4833      	ldr	r0, [pc, #204]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c7a:	f003 f9e3 	bl	8005044 <HAL_TIM_PWM_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8001c84:	f7ff fdbc 	bl	8001800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c94:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c98:	4619      	mov	r1, r3
 8001c9a:	482b      	ldr	r0, [pc, #172]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001c9c:	f004 fa4a 	bl	8006134 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001ca6:	f7ff fdab 	bl	8001800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001caa:	2360      	movs	r3, #96	@ 0x60
 8001cac:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cca:	2200      	movs	r2, #0
 8001ccc:	4619      	mov	r1, r3
 8001cce:	481e      	ldr	r0, [pc, #120]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001cd0:	f003 fd52 	bl	8005778 <HAL_TIM_PWM_ConfigChannel>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001cda:	f7ff fd91 	bl	8001800 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cde:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ce2:	2204      	movs	r2, #4
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4818      	ldr	r0, [pc, #96]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001ce8:	f003 fd46 	bl	8005778 <HAL_TIM_PWM_ConfigChannel>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8001cf2:	f7ff fd85 	bl	8001800 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d22:	2300      	movs	r3, #0
 8001d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4807      	ldr	r0, [pc, #28]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001d2c:	f004 fa8a 	bl	8006244 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8001d36:	f7ff fd63 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d3a:	4803      	ldr	r0, [pc, #12]	@ (8001d48 <MX_TIM1_Init+0x130>)
 8001d3c:	f000 f9a2 	bl	8002084 <HAL_TIM_MspPostInit>

}
 8001d40:	bf00      	nop
 8001d42:	3758      	adds	r7, #88	@ 0x58
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	200012f4 	.word	0x200012f4
 8001d4c:	40012c00 	.word	0x40012c00

08001d50 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	@ 0x30
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	2224      	movs	r2, #36	@ 0x24
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f008 fb32 	bl	800a3c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	463b      	mov	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d6e:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001d70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d76:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001d82:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001d84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d88:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d90:	4b18      	ldr	r3, [pc, #96]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d96:	2303      	movs	r3, #3
 8001d98:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001da6:	230f      	movs	r3, #15
 8001da8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001daa:	2300      	movs	r3, #0
 8001dac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dae:	2301      	movs	r3, #1
 8001db0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001db2:	2300      	movs	r3, #0
 8001db4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	480c      	ldr	r0, [pc, #48]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001dc2:	f003 fa9d 	bl	8005300 <HAL_TIM_Encoder_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001dcc:	f7ff fd18 	bl	8001800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dd8:	463b      	mov	r3, r7
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4805      	ldr	r0, [pc, #20]	@ (8001df4 <MX_TIM2_Init+0xa4>)
 8001dde:	f004 f9a9 	bl	8006134 <HAL_TIMEx_MasterConfigSynchronization>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001de8:	f7ff fd0a 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dec:	bf00      	nop
 8001dee:	3730      	adds	r7, #48	@ 0x30
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20001340 	.word	0x20001340

08001df8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08c      	sub	sp, #48	@ 0x30
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2224      	movs	r2, #36	@ 0x24
 8001e04:	2100      	movs	r1, #0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f008 fade 	bl	800a3c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e0c:	463b      	mov	r3, r7
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e16:	4b21      	ldr	r3, [pc, #132]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e18:	4a21      	ldr	r2, [pc, #132]	@ (8001ea0 <MX_TIM3_Init+0xa8>)
 8001e1a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e22:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001e28:	4b1c      	ldr	r3, [pc, #112]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e2e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e30:	4b1a      	ldr	r3, [pc, #104]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e36:	4b19      	ldr	r3, [pc, #100]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e40:	2300      	movs	r3, #0
 8001e42:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e44:	2301      	movs	r3, #1
 8001e46:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001e4c:	230f      	movs	r3, #15
 8001e4e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e54:	2301      	movs	r3, #1
 8001e56:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	4619      	mov	r1, r3
 8001e66:	480d      	ldr	r0, [pc, #52]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e68:	f003 fa4a 	bl	8005300 <HAL_TIM_Encoder_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001e72:	f7ff fcc5 	bl	8001800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e76:	2300      	movs	r3, #0
 8001e78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e7e:	463b      	mov	r3, r7
 8001e80:	4619      	mov	r1, r3
 8001e82:	4806      	ldr	r0, [pc, #24]	@ (8001e9c <MX_TIM3_Init+0xa4>)
 8001e84:	f004 f956 	bl	8006134 <HAL_TIMEx_MasterConfigSynchronization>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001e8e:	f7ff fcb7 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e92:	bf00      	nop
 8001e94:	3730      	adds	r7, #48	@ 0x30
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	2000138c 	.word	0x2000138c
 8001ea0:	40000400 	.word	0x40000400

08001ea4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001eb4:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001eb6:	4a16      	ldr	r2, [pc, #88]	@ (8001f10 <MX_TIM6_Init+0x6c>)
 8001eb8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8001eba:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001ebc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001ec0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec2:	4b12      	ldr	r3, [pc, #72]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001ec8:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001eca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ece:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ed6:	480d      	ldr	r0, [pc, #52]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001ed8:	f002 ffec 	bl	8004eb4 <HAL_TIM_Base_Init>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001ee2:	f7ff fc8d 	bl	8001800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4806      	ldr	r0, [pc, #24]	@ (8001f0c <MX_TIM6_Init+0x68>)
 8001ef4:	f004 f91e 	bl	8006134 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001efe:	f7ff fc7f 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200013d8 	.word	0x200013d8
 8001f10:	40001000 	.word	0x40001000

08001f14 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <HAL_TIM_PWM_MspInit+0x38>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d10b      	bne.n	8001f3e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f26:	4b0a      	ldr	r3, [pc, #40]	@ (8001f50 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2a:	4a09      	ldr	r2, [pc, #36]	@ (8001f50 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f2c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f30:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f32:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001f3e:	bf00      	nop
 8001f40:	3714      	adds	r7, #20
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40012c00 	.word	0x40012c00
 8001f50:	40021000 	.word	0x40021000

08001f54 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08c      	sub	sp, #48	@ 0x30
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 031c 	add.w	r3, r7, #28
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f74:	d129      	bne.n	8001fca <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f76:	4b2e      	ldr	r3, [pc, #184]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f82:	4b2b      	ldr	r3, [pc, #172]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	61bb      	str	r3, [r7, #24]
 8001f8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8e:	4b28      	ldr	r3, [pc, #160]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	4a27      	ldr	r2, [pc, #156]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9a:	4b25      	ldr	r3, [pc, #148]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 031c 	add.w	r3, r7, #28
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc4:	f000 fb84 	bl	80026d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001fc8:	e02d      	b.n	8002026 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM3)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a19      	ldr	r2, [pc, #100]	@ (8002034 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d128      	bne.n	8002026 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fd4:	4b16      	ldr	r3, [pc, #88]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd8:	4a15      	ldr	r2, [pc, #84]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001fda:	f043 0302 	orr.w	r3, r3, #2
 8001fde:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fe0:	4b13      	ldr	r3, [pc, #76]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fec:	4b10      	ldr	r3, [pc, #64]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ff2:	f043 0301 	orr.w	r3, r3, #1
 8001ff6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002004:	23c0      	movs	r3, #192	@ 0xc0
 8002006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002014:	2302      	movs	r3, #2
 8002016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 031c 	add.w	r3, r7, #28
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002022:	f000 fb55 	bl	80026d0 <HAL_GPIO_Init>
}
 8002026:	bf00      	nop
 8002028:	3730      	adds	r7, #48	@ 0x30
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000
 8002034:	40000400 	.word	0x40000400

08002038 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0d      	ldr	r2, [pc, #52]	@ (800207c <HAL_TIM_Base_MspInit+0x44>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d113      	bne.n	8002072 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800204a:	4b0d      	ldr	r3, [pc, #52]	@ (8002080 <HAL_TIM_Base_MspInit+0x48>)
 800204c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204e:	4a0c      	ldr	r2, [pc, #48]	@ (8002080 <HAL_TIM_Base_MspInit+0x48>)
 8002050:	f043 0310 	orr.w	r3, r3, #16
 8002054:	6593      	str	r3, [r2, #88]	@ 0x58
 8002056:	4b0a      	ldr	r3, [pc, #40]	@ (8002080 <HAL_TIM_Base_MspInit+0x48>)
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	f003 0310 	and.w	r3, r3, #16
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	2036      	movs	r0, #54	@ 0x36
 8002068:	f000 fa7d 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800206c:	2036      	movs	r0, #54	@ 0x36
 800206e:	f000 fa96 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40001000 	.word	0x40001000
 8002080:	40021000 	.word	0x40021000

08002084 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a12      	ldr	r2, [pc, #72]	@ (80020ec <HAL_TIM_MspPostInit+0x68>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d11d      	bne.n	80020e2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a6:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <HAL_TIM_MspPostInit+0x6c>)
 80020a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020aa:	4a11      	ldr	r2, [pc, #68]	@ (80020f0 <HAL_TIM_MspPostInit+0x6c>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b2:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <HAL_TIM_MspPostInit+0x6c>)
 80020b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020d0:	2301      	movs	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d4:	f107 030c 	add.w	r3, r7, #12
 80020d8:	4619      	mov	r1, r3
 80020da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020de:	f000 faf7 	bl	80026d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020e2:	bf00      	nop
 80020e4:	3720      	adds	r7, #32
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40012c00 	.word	0x40012c00
 80020f0:	40021000 	.word	0x40021000

080020f4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020f8:	4b14      	ldr	r3, [pc, #80]	@ (800214c <MX_USART2_UART_Init+0x58>)
 80020fa:	4a15      	ldr	r2, [pc, #84]	@ (8002150 <MX_USART2_UART_Init+0x5c>)
 80020fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020fe:	4b13      	ldr	r3, [pc, #76]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002100:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002104:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002106:	4b11      	ldr	r3, [pc, #68]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800210c:	4b0f      	ldr	r3, [pc, #60]	@ (800214c <MX_USART2_UART_Init+0x58>)
 800210e:	2200      	movs	r2, #0
 8002110:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002112:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002118:	4b0c      	ldr	r3, [pc, #48]	@ (800214c <MX_USART2_UART_Init+0x58>)
 800211a:	220c      	movs	r2, #12
 800211c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800211e:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002120:	2200      	movs	r2, #0
 8002122:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002124:	4b09      	ldr	r3, [pc, #36]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002126:	2200      	movs	r2, #0
 8002128:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <MX_USART2_UART_Init+0x58>)
 800212c:	2200      	movs	r2, #0
 800212e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002132:	2200      	movs	r2, #0
 8002134:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002136:	4805      	ldr	r0, [pc, #20]	@ (800214c <MX_USART2_UART_Init+0x58>)
 8002138:	f004 f920 	bl	800637c <HAL_UART_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002142:	f7ff fb5d 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20001424 	.word	0x20001424
 8002150:	40004400 	.word	0x40004400

08002154 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b0ac      	sub	sp, #176	@ 0xb0
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800216c:	f107 0314 	add.w	r3, r7, #20
 8002170:	2288      	movs	r2, #136	@ 0x88
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f008 f927 	bl	800a3c8 <memset>
  if(uartHandle->Instance==USART2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a25      	ldr	r2, [pc, #148]	@ (8002214 <HAL_UART_MspInit+0xc0>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d143      	bne.n	800220c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002184:	2302      	movs	r3, #2
 8002186:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002188:	2300      	movs	r3, #0
 800218a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4618      	mov	r0, r3
 8002192:	f002 f9d3 	bl	800453c <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800219c:	f7ff fb30 	bl	8001800 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <HAL_UART_MspInit+0xc4>)
 80021a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002218 <HAL_UART_MspInit+0xc4>)
 80021a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_UART_MspInit+0xc4>)
 80021ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b8:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <HAL_UART_MspInit+0xc4>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021bc:	4a16      	ldr	r2, [pc, #88]	@ (8002218 <HAL_UART_MspInit+0xc4>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c4:	4b14      	ldr	r3, [pc, #80]	@ (8002218 <HAL_UART_MspInit+0xc4>)
 80021c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021d0:	230c      	movs	r3, #12
 80021d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e2:	2303      	movs	r3, #3
 80021e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021e8:	2307      	movs	r3, #7
 80021ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021f2:	4619      	mov	r1, r3
 80021f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021f8:	f000 fa6a 	bl	80026d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2100      	movs	r1, #0
 8002200:	2026      	movs	r0, #38	@ 0x26
 8002202:	f000 f9b0 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002206:	2026      	movs	r0, #38	@ 0x26
 8002208:	f000 f9c9 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800220c:	bf00      	nop
 800220e:	37b0      	adds	r7, #176	@ 0xb0
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40004400 	.word	0x40004400
 8002218:	40021000 	.word	0x40021000

0800221c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800221c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002254 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002220:	f7ff fce8 	bl	8001bf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <LoopForever+0x6>)
  ldr r1, =_edata
 8002226:	490d      	ldr	r1, [pc, #52]	@ (800225c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002228:	4a0d      	ldr	r2, [pc, #52]	@ (8002260 <LoopForever+0xe>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0a      	ldr	r2, [pc, #40]	@ (8002264 <LoopForever+0x12>)
  ldr r4, =_ebss
 800223c:	4c0a      	ldr	r4, [pc, #40]	@ (8002268 <LoopForever+0x16>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800224a:	f008 f8cf 	bl	800a3ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800224e:	f7ff f86b 	bl	8001328 <main>

08002252 <LoopForever>:

LoopForever:
    b LoopForever
 8002252:	e7fe      	b.n	8002252 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002254:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002260:	08022150 	.word	0x08022150
  ldr r2, =_sbss
 8002264:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002268:	200015fc 	.word	0x200015fc

0800226c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800226c:	e7fe      	b.n	800226c <ADC1_2_IRQHandler>
	...

08002270 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800227a:	4b0c      	ldr	r3, [pc, #48]	@ (80022ac <HAL_Init+0x3c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a0b      	ldr	r2, [pc, #44]	@ (80022ac <HAL_Init+0x3c>)
 8002280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002284:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002286:	2003      	movs	r0, #3
 8002288:	f000 f962 	bl	8002550 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800228c:	2000      	movs	r0, #0
 800228e:	f000 f80f 	bl	80022b0 <HAL_InitTick>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d002      	beq.n	800229e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	e001      	b.n	80022a2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800229e:	f7ff fb97 	bl	80019d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022a2:	79fb      	ldrb	r3, [r7, #7]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40022000 	.word	0x40022000

080022b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022bc:	4b17      	ldr	r3, [pc, #92]	@ (800231c <HAL_InitTick+0x6c>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d023      	beq.n	800230c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022c4:	4b16      	ldr	r3, [pc, #88]	@ (8002320 <HAL_InitTick+0x70>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b14      	ldr	r3, [pc, #80]	@ (800231c <HAL_InitTick+0x6c>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f96d 	bl	80025ba <HAL_SYSTICK_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d10f      	bne.n	8002306 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b0f      	cmp	r3, #15
 80022ea:	d809      	bhi.n	8002300 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ec:	2200      	movs	r2, #0
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022f4:	f000 f937 	bl	8002566 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002324 <HAL_InitTick+0x74>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	e007      	b.n	8002310 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
 8002304:	e004      	b.n	8002310 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	73fb      	strb	r3, [r7, #15]
 800230a:	e001      	b.n	8002310 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002310:	7bfb      	ldrb	r3, [r7, #15]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	2000000c 	.word	0x2000000c
 8002320:	20000004 	.word	0x20000004
 8002324:	20000008 	.word	0x20000008

08002328 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_IncTick+0x20>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	461a      	mov	r2, r3
 8002332:	4b06      	ldr	r3, [pc, #24]	@ (800234c <HAL_IncTick+0x24>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4413      	add	r3, r2
 8002338:	4a04      	ldr	r2, [pc, #16]	@ (800234c <HAL_IncTick+0x24>)
 800233a:	6013      	str	r3, [r2, #0]
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	2000000c 	.word	0x2000000c
 800234c:	200014ac 	.word	0x200014ac

08002350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  return uwTick;
 8002354:	4b03      	ldr	r3, [pc, #12]	@ (8002364 <HAL_GetTick+0x14>)
 8002356:	681b      	ldr	r3, [r3, #0]
}
 8002358:	4618      	mov	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	200014ac 	.word	0x200014ac

08002368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002370:	f7ff ffee 	bl	8002350 <HAL_GetTick>
 8002374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002380:	d005      	beq.n	800238e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002382:	4b0a      	ldr	r3, [pc, #40]	@ (80023ac <HAL_Delay+0x44>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	461a      	mov	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	4413      	add	r3, r2
 800238c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800238e:	bf00      	nop
 8002390:	f7ff ffde 	bl	8002350 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	429a      	cmp	r2, r3
 800239e:	d8f7      	bhi.n	8002390 <HAL_Delay+0x28>
  {
  }
}
 80023a0:	bf00      	nop
 80023a2:	bf00      	nop
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	2000000c 	.word	0x2000000c

080023b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <__NVIC_SetPriorityGrouping+0x44>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023c6:	68ba      	ldr	r2, [r7, #8]
 80023c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023cc:	4013      	ands	r3, r2
 80023ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023e2:	4a04      	ldr	r2, [pc, #16]	@ (80023f4 <__NVIC_SetPriorityGrouping+0x44>)
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	60d3      	str	r3, [r2, #12]
}
 80023e8:	bf00      	nop
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023fc:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <__NVIC_GetPriorityGrouping+0x18>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	0a1b      	lsrs	r3, r3, #8
 8002402:	f003 0307 	and.w	r3, r3, #7
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	2b00      	cmp	r3, #0
 8002424:	db0b      	blt.n	800243e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	f003 021f 	and.w	r2, r3, #31
 800242c:	4907      	ldr	r1, [pc, #28]	@ (800244c <__NVIC_EnableIRQ+0x38>)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	095b      	lsrs	r3, r3, #5
 8002434:	2001      	movs	r0, #1
 8002436:	fa00 f202 	lsl.w	r2, r0, r2
 800243a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	e000e100 	.word	0xe000e100

08002450 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	6039      	str	r1, [r7, #0]
 800245a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002460:	2b00      	cmp	r3, #0
 8002462:	db0a      	blt.n	800247a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	b2da      	uxtb	r2, r3
 8002468:	490c      	ldr	r1, [pc, #48]	@ (800249c <__NVIC_SetPriority+0x4c>)
 800246a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246e:	0112      	lsls	r2, r2, #4
 8002470:	b2d2      	uxtb	r2, r2
 8002472:	440b      	add	r3, r1
 8002474:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002478:	e00a      	b.n	8002490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	b2da      	uxtb	r2, r3
 800247e:	4908      	ldr	r1, [pc, #32]	@ (80024a0 <__NVIC_SetPriority+0x50>)
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	3b04      	subs	r3, #4
 8002488:	0112      	lsls	r2, r2, #4
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	440b      	add	r3, r1
 800248e:	761a      	strb	r2, [r3, #24]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000e100 	.word	0xe000e100
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b089      	sub	sp, #36	@ 0x24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f1c3 0307 	rsb	r3, r3, #7
 80024be:	2b04      	cmp	r3, #4
 80024c0:	bf28      	it	cs
 80024c2:	2304      	movcs	r3, #4
 80024c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3304      	adds	r3, #4
 80024ca:	2b06      	cmp	r3, #6
 80024cc:	d902      	bls.n	80024d4 <NVIC_EncodePriority+0x30>
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	3b03      	subs	r3, #3
 80024d2:	e000      	b.n	80024d6 <NVIC_EncodePriority+0x32>
 80024d4:	2300      	movs	r3, #0
 80024d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43da      	mvns	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	401a      	ands	r2, r3
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	fa01 f303 	lsl.w	r3, r1, r3
 80024f6:	43d9      	mvns	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	4313      	orrs	r3, r2
         );
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3724      	adds	r7, #36	@ 0x24
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
	...

0800250c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3b01      	subs	r3, #1
 8002518:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800251c:	d301      	bcc.n	8002522 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800251e:	2301      	movs	r3, #1
 8002520:	e00f      	b.n	8002542 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002522:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <SysTick_Config+0x40>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800252a:	210f      	movs	r1, #15
 800252c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002530:	f7ff ff8e 	bl	8002450 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <SysTick_Config+0x40>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253a:	4b04      	ldr	r3, [pc, #16]	@ (800254c <SysTick_Config+0x40>)
 800253c:	2207      	movs	r2, #7
 800253e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	e000e010 	.word	0xe000e010

08002550 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff ff29 	bl	80023b0 <__NVIC_SetPriorityGrouping>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b086      	sub	sp, #24
 800256a:	af00      	add	r7, sp, #0
 800256c:	4603      	mov	r3, r0
 800256e:	60b9      	str	r1, [r7, #8]
 8002570:	607a      	str	r2, [r7, #4]
 8002572:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002578:	f7ff ff3e 	bl	80023f8 <__NVIC_GetPriorityGrouping>
 800257c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	6978      	ldr	r0, [r7, #20]
 8002584:	f7ff ff8e 	bl	80024a4 <NVIC_EncodePriority>
 8002588:	4602      	mov	r2, r0
 800258a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800258e:	4611      	mov	r1, r2
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff ff5d 	bl	8002450 <__NVIC_SetPriority>
}
 8002596:	bf00      	nop
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff ff31 	bl	8002414 <__NVIC_EnableIRQ>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ffa2 	bl	800250c <SysTick_Config>
 80025c8:	4603      	mov	r3, r0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025da:	2300      	movs	r3, #0
 80025dc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d008      	beq.n	80025fc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2204      	movs	r2, #4
 80025ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e022      	b.n	8002642 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 020e 	bic.w	r2, r2, #14
 800260a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002620:	f003 021c 	and.w	r2, r3, #28
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2101      	movs	r1, #1
 800262a:	fa01 f202 	lsl.w	r2, r1, r2
 800262e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002642:	4618      	mov	r0, r3
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b084      	sub	sp, #16
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d005      	beq.n	8002672 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2204      	movs	r2, #4
 800266a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	73fb      	strb	r3, [r7, #15]
 8002670:	e029      	b.n	80026c6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 020e 	bic.w	r2, r2, #14
 8002680:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0201 	bic.w	r2, r2, #1
 8002690:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	f003 021c 	and.w	r2, r3, #28
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	2101      	movs	r1, #1
 80026a0:	fa01 f202 	lsl.w	r2, r1, r2
 80026a4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	4798      	blx	r3
    }
  }
  return status;
 80026c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026de:	e17f      	b.n	80029e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	2101      	movs	r1, #1
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	fa01 f303 	lsl.w	r3, r1, r3
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 8171 	beq.w	80029da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b01      	cmp	r3, #1
 8002702:	d005      	beq.n	8002710 <HAL_GPIO_Init+0x40>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f003 0303 	and.w	r3, r3, #3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d130      	bne.n	8002772 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	2203      	movs	r2, #3
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	4013      	ands	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002746:	2201      	movs	r2, #1
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43db      	mvns	r3, r3
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4013      	ands	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	091b      	lsrs	r3, r3, #4
 800275c:	f003 0201 	and.w	r2, r3, #1
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f003 0303 	and.w	r3, r3, #3
 800277a:	2b03      	cmp	r3, #3
 800277c:	d118      	bne.n	80027b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002782:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002784:	2201      	movs	r2, #1
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	08db      	lsrs	r3, r3, #3
 800279a:	f003 0201 	and.w	r2, r3, #1
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	2b03      	cmp	r3, #3
 80027ba:	d017      	beq.n	80027ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	2203      	movs	r2, #3
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 0303 	and.w	r3, r3, #3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d123      	bne.n	8002840 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	08da      	lsrs	r2, r3, #3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3208      	adds	r2, #8
 8002800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002804:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	f003 0307 	and.w	r3, r3, #7
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	220f      	movs	r2, #15
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	691a      	ldr	r2, [r3, #16]
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	f003 0307 	and.w	r3, r3, #7
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	08da      	lsrs	r2, r3, #3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	3208      	adds	r2, #8
 800283a:	6939      	ldr	r1, [r7, #16]
 800283c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	2203      	movs	r2, #3
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 0203 	and.w	r2, r3, #3
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	4313      	orrs	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800287c:	2b00      	cmp	r3, #0
 800287e:	f000 80ac 	beq.w	80029da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002882:	4b5f      	ldr	r3, [pc, #380]	@ (8002a00 <HAL_GPIO_Init+0x330>)
 8002884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002886:	4a5e      	ldr	r2, [pc, #376]	@ (8002a00 <HAL_GPIO_Init+0x330>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6613      	str	r3, [r2, #96]	@ 0x60
 800288e:	4b5c      	ldr	r3, [pc, #368]	@ (8002a00 <HAL_GPIO_Init+0x330>)
 8002890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800289a:	4a5a      	ldr	r2, [pc, #360]	@ (8002a04 <HAL_GPIO_Init+0x334>)
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	089b      	lsrs	r3, r3, #2
 80028a0:	3302      	adds	r3, #2
 80028a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	220f      	movs	r2, #15
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4013      	ands	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028c4:	d025      	beq.n	8002912 <HAL_GPIO_Init+0x242>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4f      	ldr	r2, [pc, #316]	@ (8002a08 <HAL_GPIO_Init+0x338>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d01f      	beq.n	800290e <HAL_GPIO_Init+0x23e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4e      	ldr	r2, [pc, #312]	@ (8002a0c <HAL_GPIO_Init+0x33c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d019      	beq.n	800290a <HAL_GPIO_Init+0x23a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002a10 <HAL_GPIO_Init+0x340>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d013      	beq.n	8002906 <HAL_GPIO_Init+0x236>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002a14 <HAL_GPIO_Init+0x344>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d00d      	beq.n	8002902 <HAL_GPIO_Init+0x232>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002a18 <HAL_GPIO_Init+0x348>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d007      	beq.n	80028fe <HAL_GPIO_Init+0x22e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4a      	ldr	r2, [pc, #296]	@ (8002a1c <HAL_GPIO_Init+0x34c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d101      	bne.n	80028fa <HAL_GPIO_Init+0x22a>
 80028f6:	2306      	movs	r3, #6
 80028f8:	e00c      	b.n	8002914 <HAL_GPIO_Init+0x244>
 80028fa:	2307      	movs	r3, #7
 80028fc:	e00a      	b.n	8002914 <HAL_GPIO_Init+0x244>
 80028fe:	2305      	movs	r3, #5
 8002900:	e008      	b.n	8002914 <HAL_GPIO_Init+0x244>
 8002902:	2304      	movs	r3, #4
 8002904:	e006      	b.n	8002914 <HAL_GPIO_Init+0x244>
 8002906:	2303      	movs	r3, #3
 8002908:	e004      	b.n	8002914 <HAL_GPIO_Init+0x244>
 800290a:	2302      	movs	r3, #2
 800290c:	e002      	b.n	8002914 <HAL_GPIO_Init+0x244>
 800290e:	2301      	movs	r3, #1
 8002910:	e000      	b.n	8002914 <HAL_GPIO_Init+0x244>
 8002912:	2300      	movs	r3, #0
 8002914:	697a      	ldr	r2, [r7, #20]
 8002916:	f002 0203 	and.w	r2, r2, #3
 800291a:	0092      	lsls	r2, r2, #2
 800291c:	4093      	lsls	r3, r2
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4313      	orrs	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002924:	4937      	ldr	r1, [pc, #220]	@ (8002a04 <HAL_GPIO_Init+0x334>)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	089b      	lsrs	r3, r3, #2
 800292a:	3302      	adds	r3, #2
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002932:	4b3b      	ldr	r3, [pc, #236]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	43db      	mvns	r3, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4013      	ands	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4313      	orrs	r3, r2
 8002954:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002956:	4a32      	ldr	r2, [pc, #200]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800295c:	4b30      	ldr	r3, [pc, #192]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	43db      	mvns	r3, r3
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4013      	ands	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d003      	beq.n	8002980 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4313      	orrs	r3, r2
 800297e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002980:	4a27      	ldr	r2, [pc, #156]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002986:	4b26      	ldr	r3, [pc, #152]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	43db      	mvns	r3, r3
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4013      	ands	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	43db      	mvns	r3, r3
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029d4:	4a12      	ldr	r2, [pc, #72]	@ (8002a20 <HAL_GPIO_Init+0x350>)
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	3301      	adds	r3, #1
 80029de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f47f ae78 	bne.w	80026e0 <HAL_GPIO_Init+0x10>
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	371c      	adds	r7, #28
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	40021000 	.word	0x40021000
 8002a04:	40010000 	.word	0x40010000
 8002a08:	48000400 	.word	0x48000400
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	48000c00 	.word	0x48000c00
 8002a14:	48001000 	.word	0x48001000
 8002a18:	48001400 	.word	0x48001400
 8002a1c:	48001800 	.word	0x48001800
 8002a20:	40010400 	.word	0x40010400

08002a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	807b      	strh	r3, [r7, #2]
 8002a30:	4613      	mov	r3, r2
 8002a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a34:	787b      	ldrb	r3, [r7, #1]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a3a:	887a      	ldrh	r2, [r7, #2]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a40:	e002      	b.n	8002a48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a42:	887a      	ldrh	r2, [r7, #2]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e08d      	b.n	8002b82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe fad6 	bl	800102c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2224      	movs	r2, #36	@ 0x24
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002aa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ab4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	e006      	b.n	8002adc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002ada:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d108      	bne.n	8002af6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	e007      	b.n	8002b06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691a      	ldr	r2, [r3, #16]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	430a      	orrs	r2, r1
 8002b42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69d9      	ldr	r1, [r3, #28]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1a      	ldr	r2, [r3, #32]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	4608      	mov	r0, r1
 8002b96:	4611      	mov	r1, r2
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	817b      	strh	r3, [r7, #10]
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	813b      	strh	r3, [r7, #8]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 80f9 	bne.w	8002da6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <HAL_I2C_Mem_Write+0x34>
 8002bba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d105      	bne.n	8002bcc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bc6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e0ed      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_I2C_Mem_Write+0x4e>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e0e6      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002be2:	f7ff fbb5 	bl	8002350 <HAL_GetTick>
 8002be6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	2319      	movs	r3, #25
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 fbaf 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0d1      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2221      	movs	r2, #33	@ 0x21
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2240      	movs	r2, #64	@ 0x40
 8002c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a3a      	ldr	r2, [r7, #32]
 8002c1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c2c:	88f8      	ldrh	r0, [r7, #6]
 8002c2e:	893a      	ldrh	r2, [r7, #8]
 8002c30:	8979      	ldrh	r1, [r7, #10]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fabf 	bl	80031c0 <I2C_RequestMemoryWrite>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0a9      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2bff      	cmp	r3, #255	@ 0xff
 8002c5c:	d90e      	bls.n	8002c7c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	22ff      	movs	r2, #255	@ 0xff
 8002c62:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	8979      	ldrh	r1, [r7, #10]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f000 fd33 	bl	80036e0 <I2C_TransferConfig>
 8002c7a:	e00f      	b.n	8002c9c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	8979      	ldrh	r1, [r7, #10]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f000 fd22 	bl	80036e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fbb2 	bl	800340a <I2C_WaitOnTXISFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e07b      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb4:	781a      	ldrb	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	1c5a      	adds	r2, r3, #1
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d034      	beq.n	8002d54 <HAL_I2C_Mem_Write+0x1c8>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d130      	bne.n	8002d54 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2180      	movs	r1, #128	@ 0x80
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 fb2b 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e04d      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2bff      	cmp	r3, #255	@ 0xff
 8002d14:	d90e      	bls.n	8002d34 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	22ff      	movs	r2, #255	@ 0xff
 8002d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	8979      	ldrh	r1, [r7, #10]
 8002d24:	2300      	movs	r3, #0
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 fcd7 	bl	80036e0 <I2C_TransferConfig>
 8002d32:	e00f      	b.n	8002d54 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	8979      	ldrh	r1, [r7, #10]
 8002d46:	2300      	movs	r3, #0
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fcc6 	bl	80036e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d19e      	bne.n	8002c9c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 fb98 	bl	8003498 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e01a      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2220      	movs	r2, #32
 8002d78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6859      	ldr	r1, [r3, #4]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b0a      	ldr	r3, [pc, #40]	@ (8002db0 <HAL_I2C_Mem_Write+0x224>)
 8002d86:	400b      	ands	r3, r1
 8002d88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e000      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002da6:	2302      	movs	r3, #2
  }
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	fe00e800 	.word	0xfe00e800

08002db4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af02      	add	r7, sp, #8
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	4608      	mov	r0, r1
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	817b      	strh	r3, [r7, #10]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	813b      	strh	r3, [r7, #8]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b20      	cmp	r3, #32
 8002dd8:	f040 80fd 	bne.w	8002fd6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <HAL_I2C_Mem_Read+0x34>
 8002de2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e0f1      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d101      	bne.n	8002e02 <HAL_I2C_Mem_Read+0x4e>
 8002dfe:	2302      	movs	r3, #2
 8002e00:	e0ea      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e0a:	f7ff faa1 	bl	8002350 <HAL_GetTick>
 8002e0e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	2319      	movs	r3, #25
 8002e16:	2201      	movs	r2, #1
 8002e18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 fa9b 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e0d5      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2222      	movs	r2, #34	@ 0x22
 8002e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2240      	movs	r2, #64	@ 0x40
 8002e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6a3a      	ldr	r2, [r7, #32]
 8002e46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e54:	88f8      	ldrh	r0, [r7, #6]
 8002e56:	893a      	ldrh	r2, [r7, #8]
 8002e58:	8979      	ldrh	r1, [r7, #10]
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	9301      	str	r3, [sp, #4]
 8002e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	4603      	mov	r3, r0
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 f9ff 	bl	8003268 <I2C_RequestMemoryRead>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0ad      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2bff      	cmp	r3, #255	@ 0xff
 8002e84:	d90e      	bls.n	8002ea4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	8979      	ldrh	r1, [r7, #10]
 8002e94:	4b52      	ldr	r3, [pc, #328]	@ (8002fe0 <HAL_I2C_Mem_Read+0x22c>)
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 fc1f 	bl	80036e0 <I2C_TransferConfig>
 8002ea2:	e00f      	b.n	8002ec4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	8979      	ldrh	r1, [r7, #10]
 8002eb6:	4b4a      	ldr	r3, [pc, #296]	@ (8002fe0 <HAL_I2C_Mem_Read+0x22c>)
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fc0e 	bl	80036e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2104      	movs	r1, #4
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 fa42 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e07c      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d034      	beq.n	8002f84 <HAL_I2C_Mem_Read+0x1d0>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d130      	bne.n	8002f84 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2180      	movs	r1, #128	@ 0x80
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	f000 fa13 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e04d      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	2bff      	cmp	r3, #255	@ 0xff
 8002f44:	d90e      	bls.n	8002f64 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	8979      	ldrh	r1, [r7, #10]
 8002f54:	2300      	movs	r3, #0
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 fbbf 	bl	80036e0 <I2C_TransferConfig>
 8002f62:	e00f      	b.n	8002f84 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	8979      	ldrh	r1, [r7, #10]
 8002f76:	2300      	movs	r3, #0
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f000 fbae 	bl	80036e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d19a      	bne.n	8002ec4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f000 fa80 	bl	8003498 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e01a      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6859      	ldr	r1, [r3, #4]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <HAL_I2C_Mem_Read+0x230>)
 8002fb6:	400b      	ands	r3, r1
 8002fb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2220      	movs	r2, #32
 8002fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e000      	b.n	8002fd8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002fd6:	2302      	movs	r3, #2
  }
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3718      	adds	r7, #24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	80002400 	.word	0x80002400
 8002fe4:	fe00e800 	.word	0xfe00e800

08002fe8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	@ 0x28
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	603b      	str	r3, [r7, #0]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b20      	cmp	r3, #32
 8003006:	f040 80d6 	bne.w	80031b6 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003014:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003018:	d101      	bne.n	800301e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800301a:	2302      	movs	r3, #2
 800301c:	e0cc      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <HAL_I2C_IsDeviceReady+0x44>
 8003028:	2302      	movs	r3, #2
 800302a:	e0c5      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2224      	movs	r2, #36	@ 0x24
 8003038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d107      	bne.n	800305a <HAL_I2C_IsDeviceReady+0x72>
 800304a:	897b      	ldrh	r3, [r7, #10]
 800304c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003050:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003054:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003058:	e006      	b.n	8003068 <HAL_I2C_IsDeviceReady+0x80>
 800305a:	897b      	ldrh	r3, [r7, #10]
 800305c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003060:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003064:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800306e:	f7ff f96f 	bl	8002350 <HAL_GetTick>
 8003072:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	f003 0320 	and.w	r3, r3, #32
 800307e:	2b20      	cmp	r3, #32
 8003080:	bf0c      	ite	eq
 8003082:	2301      	moveq	r3, #1
 8003084:	2300      	movne	r3, #0
 8003086:	b2db      	uxtb	r3, r3
 8003088:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	2b10      	cmp	r3, #16
 8003096:	bf0c      	ite	eq
 8003098:	2301      	moveq	r3, #1
 800309a:	2300      	movne	r3, #0
 800309c:	b2db      	uxtb	r3, r3
 800309e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80030a0:	e034      	b.n	800310c <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030a8:	d01a      	beq.n	80030e0 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030aa:	f7ff f951 	bl	8002350 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d302      	bcc.n	80030c0 <HAL_I2C_IsDeviceReady+0xd8>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10f      	bne.n	80030e0 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030cc:	f043 0220 	orr.w	r2, r3, #32
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e06b      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0320 	and.w	r3, r3, #32
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	2b10      	cmp	r3, #16
 8003102:	bf0c      	ite	eq
 8003104:	2301      	moveq	r3, #1
 8003106:	2300      	movne	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800310c:	7ffb      	ldrb	r3, [r7, #31]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d102      	bne.n	8003118 <HAL_I2C_IsDeviceReady+0x130>
 8003112:	7fbb      	ldrb	r3, [r7, #30]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0c4      	beq.n	80030a2 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	f003 0310 	and.w	r3, r3, #16
 8003122:	2b10      	cmp	r3, #16
 8003124:	d01a      	beq.n	800315c <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2200      	movs	r2, #0
 800312e:	2120      	movs	r1, #32
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 f911 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e03b      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2220      	movs	r2, #32
 8003146:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	e02d      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2200      	movs	r2, #0
 8003164:	2120      	movs	r1, #32
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f8f6 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e020      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2210      	movs	r2, #16
 800317c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2220      	movs	r2, #32
 8003184:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	3301      	adds	r3, #1
 800318a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	429a      	cmp	r2, r3
 8003192:	f63f af56 	bhi.w	8003042 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2220      	movs	r2, #32
 800319a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	f043 0220 	orr.w	r2, r3, #32
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80031b6:	2302      	movs	r3, #2
  }
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3720      	adds	r7, #32
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	4608      	mov	r0, r1
 80031ca:	4611      	mov	r1, r2
 80031cc:	461a      	mov	r2, r3
 80031ce:	4603      	mov	r3, r0
 80031d0:	817b      	strh	r3, [r7, #10]
 80031d2:	460b      	mov	r3, r1
 80031d4:	813b      	strh	r3, [r7, #8]
 80031d6:	4613      	mov	r3, r2
 80031d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80031da:	88fb      	ldrh	r3, [r7, #6]
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	8979      	ldrh	r1, [r7, #10]
 80031e0:	4b20      	ldr	r3, [pc, #128]	@ (8003264 <I2C_RequestMemoryWrite+0xa4>)
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 fa79 	bl	80036e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ee:	69fa      	ldr	r2, [r7, #28]
 80031f0:	69b9      	ldr	r1, [r7, #24]
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f909 	bl	800340a <I2C_WaitOnTXISFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e02c      	b.n	800325c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d105      	bne.n	8003214 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003208:	893b      	ldrh	r3, [r7, #8]
 800320a:	b2da      	uxtb	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	629a      	str	r2, [r3, #40]	@ 0x28
 8003212:	e015      	b.n	8003240 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003214:	893b      	ldrh	r3, [r7, #8]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	b29b      	uxth	r3, r3
 800321a:	b2da      	uxtb	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003222:	69fa      	ldr	r2, [r7, #28]
 8003224:	69b9      	ldr	r1, [r7, #24]
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 f8ef 	bl	800340a <I2C_WaitOnTXISFlagUntilTimeout>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e012      	b.n	800325c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003236:	893b      	ldrh	r3, [r7, #8]
 8003238:	b2da      	uxtb	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	2200      	movs	r2, #0
 8003248:	2180      	movs	r1, #128	@ 0x80
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 f884 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e000      	b.n	800325c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	80002000 	.word	0x80002000

08003268 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	8979      	ldrh	r1, [r7, #10]
 8003288:	4b20      	ldr	r3, [pc, #128]	@ (800330c <I2C_RequestMemoryRead+0xa4>)
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	2300      	movs	r3, #0
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 fa26 	bl	80036e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003294:	69fa      	ldr	r2, [r7, #28]
 8003296:	69b9      	ldr	r1, [r7, #24]
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f8b6 	bl	800340a <I2C_WaitOnTXISFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e02c      	b.n	8003302 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032a8:	88fb      	ldrh	r3, [r7, #6]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d105      	bne.n	80032ba <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032ae:	893b      	ldrh	r3, [r7, #8]
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80032b8:	e015      	b.n	80032e6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032ba:	893b      	ldrh	r3, [r7, #8]
 80032bc:	0a1b      	lsrs	r3, r3, #8
 80032be:	b29b      	uxth	r3, r3
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032c8:	69fa      	ldr	r2, [r7, #28]
 80032ca:	69b9      	ldr	r1, [r7, #24]
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 f89c 	bl	800340a <I2C_WaitOnTXISFlagUntilTimeout>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e012      	b.n	8003302 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032dc:	893b      	ldrh	r3, [r7, #8]
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	2200      	movs	r2, #0
 80032ee:	2140      	movs	r1, #64	@ 0x40
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 f831 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e000      	b.n	8003302 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	80002000 	.word	0x80002000

08003310 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b02      	cmp	r3, #2
 8003324:	d103      	bne.n	800332e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2200      	movs	r2, #0
 800332c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b01      	cmp	r3, #1
 800333a:	d007      	beq.n	800334c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699a      	ldr	r2, [r3, #24]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	619a      	str	r2, [r3, #24]
  }
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	4613      	mov	r3, r2
 8003366:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003368:	e03b      	b.n	80033e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	6839      	ldr	r1, [r7, #0]
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 f8d6 	bl	8003520 <I2C_IsErrorOccurred>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e041      	b.n	8003402 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003384:	d02d      	beq.n	80033e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003386:	f7fe ffe3 	bl	8002350 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d302      	bcc.n	800339c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d122      	bne.n	80033e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	699a      	ldr	r2, [r3, #24]
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	4013      	ands	r3, r2
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	bf0c      	ite	eq
 80033ac:	2301      	moveq	r3, #1
 80033ae:	2300      	movne	r3, #0
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	461a      	mov	r2, r3
 80033b4:	79fb      	ldrb	r3, [r7, #7]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d113      	bne.n	80033e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033be:	f043 0220 	orr.w	r2, r3, #32
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2220      	movs	r2, #32
 80033ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e00f      	b.n	8003402 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699a      	ldr	r2, [r3, #24]
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	4013      	ands	r3, r2
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	bf0c      	ite	eq
 80033f2:	2301      	moveq	r3, #1
 80033f4:	2300      	movne	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	79fb      	ldrb	r3, [r7, #7]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d0b4      	beq.n	800336a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003416:	e033      	b.n	8003480 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	68b9      	ldr	r1, [r7, #8]
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 f87f 	bl	8003520 <I2C_IsErrorOccurred>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e031      	b.n	8003490 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003432:	d025      	beq.n	8003480 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003434:	f7fe ff8c 	bl	8002350 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	68ba      	ldr	r2, [r7, #8]
 8003440:	429a      	cmp	r2, r3
 8003442:	d302      	bcc.n	800344a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d11a      	bne.n	8003480 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b02      	cmp	r3, #2
 8003456:	d013      	beq.n	8003480 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345c:	f043 0220 	orr.w	r2, r3, #32
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e007      	b.n	8003490 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b02      	cmp	r3, #2
 800348c:	d1c4      	bne.n	8003418 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034a4:	e02f      	b.n	8003506 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f838 	bl	8003520 <I2C_IsErrorOccurred>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e02d      	b.n	8003516 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ba:	f7fe ff49 	bl	8002350 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d302      	bcc.n	80034d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d11a      	bne.n	8003506 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	f003 0320 	and.w	r3, r3, #32
 80034da:	2b20      	cmp	r3, #32
 80034dc:	d013      	beq.n	8003506 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e2:	f043 0220 	orr.w	r2, r3, #32
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2220      	movs	r2, #32
 80034ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e007      	b.n	8003516 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	f003 0320 	and.w	r3, r3, #32
 8003510:	2b20      	cmp	r3, #32
 8003512:	d1c8      	bne.n	80034a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b08a      	sub	sp, #40	@ 0x28
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	f003 0310 	and.w	r3, r3, #16
 8003548:	2b00      	cmp	r3, #0
 800354a:	d068      	beq.n	800361e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2210      	movs	r2, #16
 8003552:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003554:	e049      	b.n	80035ea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800355c:	d045      	beq.n	80035ea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800355e:	f7fe fef7 	bl	8002350 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	68ba      	ldr	r2, [r7, #8]
 800356a:	429a      	cmp	r2, r3
 800356c:	d302      	bcc.n	8003574 <I2C_IsErrorOccurred+0x54>
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d13a      	bne.n	80035ea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003586:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003592:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003596:	d121      	bne.n	80035dc <I2C_IsErrorOccurred+0xbc>
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800359e:	d01d      	beq.n	80035dc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80035a0:	7cfb      	ldrb	r3, [r7, #19]
 80035a2:	2b20      	cmp	r3, #32
 80035a4:	d01a      	beq.n	80035dc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80035b4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80035b6:	f7fe fecb 	bl	8002350 <HAL_GetTick>
 80035ba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035bc:	e00e      	b.n	80035dc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80035be:	f7fe fec7 	bl	8002350 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b19      	cmp	r3, #25
 80035ca:	d907      	bls.n	80035dc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	f043 0320 	orr.w	r3, r3, #32
 80035d2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80035da:	e006      	b.n	80035ea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b20      	cmp	r3, #32
 80035e8:	d1e9      	bne.n	80035be <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	f003 0320 	and.w	r3, r3, #32
 80035f4:	2b20      	cmp	r3, #32
 80035f6:	d003      	beq.n	8003600 <I2C_IsErrorOccurred+0xe0>
 80035f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0aa      	beq.n	8003556 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003600:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003604:	2b00      	cmp	r3, #0
 8003606:	d103      	bne.n	8003610 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2220      	movs	r2, #32
 800360e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	f043 0304 	orr.w	r3, r3, #4
 8003616:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00b      	beq.n	8003648 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	f043 0301 	orr.w	r3, r3, #1
 8003636:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003640:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00b      	beq.n	800366a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003652:	6a3b      	ldr	r3, [r7, #32]
 8003654:	f043 0308 	orr.w	r3, r3, #8
 8003658:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003662:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00b      	beq.n	800368c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	f043 0302 	orr.w	r3, r3, #2
 800367a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003684:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800368c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003690:	2b00      	cmp	r3, #0
 8003692:	d01c      	beq.n	80036ce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f7ff fe3b 	bl	8003310 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	4b0d      	ldr	r3, [pc, #52]	@ (80036dc <I2C_IsErrorOccurred+0x1bc>)
 80036a6:	400b      	ands	r3, r1
 80036a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	431a      	orrs	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80036ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3728      	adds	r7, #40	@ 0x28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	fe00e800 	.word	0xfe00e800

080036e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	607b      	str	r3, [r7, #4]
 80036ea:	460b      	mov	r3, r1
 80036ec:	817b      	strh	r3, [r7, #10]
 80036ee:	4613      	mov	r3, r2
 80036f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036f2:	897b      	ldrh	r3, [r7, #10]
 80036f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036f8:	7a7b      	ldrb	r3, [r7, #9]
 80036fa:	041b      	lsls	r3, r3, #16
 80036fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003700:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003706:	6a3b      	ldr	r3, [r7, #32]
 8003708:	4313      	orrs	r3, r2
 800370a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800370e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	0d5b      	lsrs	r3, r3, #21
 800371a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800371e:	4b08      	ldr	r3, [pc, #32]	@ (8003740 <I2C_TransferConfig+0x60>)
 8003720:	430b      	orrs	r3, r1
 8003722:	43db      	mvns	r3, r3
 8003724:	ea02 0103 	and.w	r1, r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	430a      	orrs	r2, r1
 8003730:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003732:	bf00      	nop
 8003734:	371c      	adds	r7, #28
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	03ff63ff 	.word	0x03ff63ff

08003744 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b20      	cmp	r3, #32
 8003758:	d138      	bne.n	80037cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003764:	2302      	movs	r3, #2
 8003766:	e032      	b.n	80037ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2224      	movs	r2, #36	@ 0x24
 8003774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0201 	bic.w	r2, r2, #1
 8003786:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003796:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6819      	ldr	r1, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0201 	orr.w	r2, r2, #1
 80037b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	e000      	b.n	80037ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80037cc:	2302      	movs	r3, #2
  }
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80037da:	b480      	push	{r7}
 80037dc:	b085      	sub	sp, #20
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b20      	cmp	r3, #32
 80037ee:	d139      	bne.n	8003864 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d101      	bne.n	80037fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e033      	b.n	8003866 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2224      	movs	r2, #36	@ 0x24
 800380a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0201 	bic.w	r2, r2, #1
 800381c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800382c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	021b      	lsls	r3, r3, #8
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	4313      	orrs	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	e000      	b.n	8003866 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003864:	2302      	movs	r3, #2
  }
}
 8003866:	4618      	mov	r0, r3
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
	...

08003874 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003878:	4b04      	ldr	r3, [pc, #16]	@ (800388c <HAL_PWREx_GetVoltageRange+0x18>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003880:	4618      	mov	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	40007000 	.word	0x40007000

08003890 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800389e:	d130      	bne.n	8003902 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038a0:	4b23      	ldr	r3, [pc, #140]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ac:	d038      	beq.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038ae:	4b20      	ldr	r3, [pc, #128]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038be:	4b1d      	ldr	r3, [pc, #116]	@ (8003934 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2232      	movs	r2, #50	@ 0x32
 80038c4:	fb02 f303 	mul.w	r3, r2, r3
 80038c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003938 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	0c9b      	lsrs	r3, r3, #18
 80038d0:	3301      	adds	r3, #1
 80038d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038d4:	e002      	b.n	80038dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	3b01      	subs	r3, #1
 80038da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038dc:	4b14      	ldr	r3, [pc, #80]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e8:	d102      	bne.n	80038f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1f2      	bne.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038fc:	d110      	bne.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e00f      	b.n	8003922 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003902:	4b0b      	ldr	r3, [pc, #44]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800390a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800390e:	d007      	beq.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003910:	4b07      	ldr	r3, [pc, #28]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003918:	4a05      	ldr	r2, [pc, #20]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800391a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800391e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40007000 	.word	0x40007000
 8003934:	20000004 	.word	0x20000004
 8003938:	431bde83 	.word	0x431bde83

0800393c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b088      	sub	sp, #32
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e3ca      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800394e:	4b97      	ldr	r3, [pc, #604]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003958:	4b94      	ldr	r3, [pc, #592]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	f003 0303 	and.w	r3, r3, #3
 8003960:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0310 	and.w	r3, r3, #16
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 80e4 	beq.w	8003b38 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d007      	beq.n	8003986 <HAL_RCC_OscConfig+0x4a>
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	2b0c      	cmp	r3, #12
 800397a:	f040 808b 	bne.w	8003a94 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b01      	cmp	r3, #1
 8003982:	f040 8087 	bne.w	8003a94 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003986:	4b89      	ldr	r3, [pc, #548]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d005      	beq.n	800399e <HAL_RCC_OscConfig+0x62>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e3a2      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1a      	ldr	r2, [r3, #32]
 80039a2:	4b82      	ldr	r3, [pc, #520]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d004      	beq.n	80039b8 <HAL_RCC_OscConfig+0x7c>
 80039ae:	4b7f      	ldr	r3, [pc, #508]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039b6:	e005      	b.n	80039c4 <HAL_RCC_OscConfig+0x88>
 80039b8:	4b7c      	ldr	r3, [pc, #496]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039be:	091b      	lsrs	r3, r3, #4
 80039c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d223      	bcs.n	8003a10 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f000 fd55 	bl	800447c <RCC_SetFlashLatencyFromMSIRange>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e383      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039dc:	4b73      	ldr	r3, [pc, #460]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a72      	ldr	r2, [pc, #456]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039e2:	f043 0308 	orr.w	r3, r3, #8
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	4b70      	ldr	r3, [pc, #448]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	496d      	ldr	r1, [pc, #436]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039fa:	4b6c      	ldr	r3, [pc, #432]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	021b      	lsls	r3, r3, #8
 8003a08:	4968      	ldr	r1, [pc, #416]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	604b      	str	r3, [r1, #4]
 8003a0e:	e025      	b.n	8003a5c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a10:	4b66      	ldr	r3, [pc, #408]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a65      	ldr	r2, [pc, #404]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a16:	f043 0308 	orr.w	r3, r3, #8
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b63      	ldr	r3, [pc, #396]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	4960      	ldr	r1, [pc, #384]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a2e:	4b5f      	ldr	r3, [pc, #380]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	021b      	lsls	r3, r3, #8
 8003a3c:	495b      	ldr	r1, [pc, #364]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d109      	bne.n	8003a5c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f000 fd15 	bl	800447c <RCC_SetFlashLatencyFromMSIRange>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e343      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a5c:	f000 fc4a 	bl	80042f4 <HAL_RCC_GetSysClockFreq>
 8003a60:	4602      	mov	r2, r0
 8003a62:	4b52      	ldr	r3, [pc, #328]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	f003 030f 	and.w	r3, r3, #15
 8003a6c:	4950      	ldr	r1, [pc, #320]	@ (8003bb0 <HAL_RCC_OscConfig+0x274>)
 8003a6e:	5ccb      	ldrb	r3, [r1, r3]
 8003a70:	f003 031f 	and.w	r3, r3, #31
 8003a74:	fa22 f303 	lsr.w	r3, r2, r3
 8003a78:	4a4e      	ldr	r2, [pc, #312]	@ (8003bb4 <HAL_RCC_OscConfig+0x278>)
 8003a7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a7c:	4b4e      	ldr	r3, [pc, #312]	@ (8003bb8 <HAL_RCC_OscConfig+0x27c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fe fc15 	bl	80022b0 <HAL_InitTick>
 8003a86:	4603      	mov	r3, r0
 8003a88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d052      	beq.n	8003b36 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
 8003a92:	e327      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d032      	beq.n	8003b02 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a9c:	4b43      	ldr	r3, [pc, #268]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a42      	ldr	r2, [pc, #264]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003aa2:	f043 0301 	orr.w	r3, r3, #1
 8003aa6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003aa8:	f7fe fc52 	bl	8002350 <HAL_GetTick>
 8003aac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ab0:	f7fe fc4e 	bl	8002350 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e310      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0f0      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ace:	4b37      	ldr	r3, [pc, #220]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a36      	ldr	r2, [pc, #216]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003ad4:	f043 0308 	orr.w	r3, r3, #8
 8003ad8:	6013      	str	r3, [r2, #0]
 8003ada:	4b34      	ldr	r3, [pc, #208]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	4931      	ldr	r1, [pc, #196]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003aec:	4b2f      	ldr	r3, [pc, #188]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	492c      	ldr	r1, [pc, #176]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	604b      	str	r3, [r1, #4]
 8003b00:	e01a      	b.n	8003b38 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b02:	4b2a      	ldr	r3, [pc, #168]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a29      	ldr	r2, [pc, #164]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b08:	f023 0301 	bic.w	r3, r3, #1
 8003b0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b0e:	f7fe fc1f 	bl	8002350 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b16:	f7fe fc1b 	bl	8002350 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e2dd      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b28:	4b20      	ldr	r3, [pc, #128]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1f0      	bne.n	8003b16 <HAL_RCC_OscConfig+0x1da>
 8003b34:	e000      	b.n	8003b38 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d074      	beq.n	8003c2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d005      	beq.n	8003b56 <HAL_RCC_OscConfig+0x21a>
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	2b0c      	cmp	r3, #12
 8003b4e:	d10e      	bne.n	8003b6e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	2b03      	cmp	r3, #3
 8003b54:	d10b      	bne.n	8003b6e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b56:	4b15      	ldr	r3, [pc, #84]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d064      	beq.n	8003c2c <HAL_RCC_OscConfig+0x2f0>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d160      	bne.n	8003c2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e2ba      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b76:	d106      	bne.n	8003b86 <HAL_RCC_OscConfig+0x24a>
 8003b78:	4b0c      	ldr	r3, [pc, #48]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	e026      	b.n	8003bd4 <HAL_RCC_OscConfig+0x298>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b8e:	d115      	bne.n	8003bbc <HAL_RCC_OscConfig+0x280>
 8003b90:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a05      	ldr	r2, [pc, #20]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b9a:	6013      	str	r3, [r2, #0]
 8003b9c:	4b03      	ldr	r3, [pc, #12]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a02      	ldr	r2, [pc, #8]	@ (8003bac <HAL_RCC_OscConfig+0x270>)
 8003ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	e014      	b.n	8003bd4 <HAL_RCC_OscConfig+0x298>
 8003baa:	bf00      	nop
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	0800c68c 	.word	0x0800c68c
 8003bb4:	20000004 	.word	0x20000004
 8003bb8:	20000008 	.word	0x20000008
 8003bbc:	4ba0      	ldr	r3, [pc, #640]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a9f      	ldr	r2, [pc, #636]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	4b9d      	ldr	r3, [pc, #628]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a9c      	ldr	r2, [pc, #624]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003bce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d013      	beq.n	8003c04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7fe fbb8 	bl	8002350 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be4:	f7fe fbb4 	bl	8002350 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b64      	cmp	r3, #100	@ 0x64
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e276      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bf6:	4b92      	ldr	r3, [pc, #584]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0f0      	beq.n	8003be4 <HAL_RCC_OscConfig+0x2a8>
 8003c02:	e014      	b.n	8003c2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c04:	f7fe fba4 	bl	8002350 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c0c:	f7fe fba0 	bl	8002350 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b64      	cmp	r3, #100	@ 0x64
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e262      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c1e:	4b88      	ldr	r3, [pc, #544]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f0      	bne.n	8003c0c <HAL_RCC_OscConfig+0x2d0>
 8003c2a:	e000      	b.n	8003c2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d060      	beq.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d005      	beq.n	8003c4c <HAL_RCC_OscConfig+0x310>
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	2b0c      	cmp	r3, #12
 8003c44:	d119      	bne.n	8003c7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d116      	bne.n	8003c7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c4c:	4b7c      	ldr	r3, [pc, #496]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_RCC_OscConfig+0x328>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e23f      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c64:	4b76      	ldr	r3, [pc, #472]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	061b      	lsls	r3, r3, #24
 8003c72:	4973      	ldr	r1, [pc, #460]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c78:	e040      	b.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d023      	beq.n	8003cca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c82:	4b6f      	ldr	r3, [pc, #444]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a6e      	ldr	r2, [pc, #440]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8e:	f7fe fb5f 	bl	8002350 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c96:	f7fe fb5b 	bl	8002350 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e21d      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ca8:	4b65      	ldr	r3, [pc, #404]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb4:	4b62      	ldr	r3, [pc, #392]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	061b      	lsls	r3, r3, #24
 8003cc2:	495f      	ldr	r1, [pc, #380]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	604b      	str	r3, [r1, #4]
 8003cc8:	e018      	b.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cca:	4b5d      	ldr	r3, [pc, #372]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a5c      	ldr	r2, [pc, #368]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003cd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd6:	f7fe fb3b 	bl	8002350 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cde:	f7fe fb37 	bl	8002350 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e1f9      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cf0:	4b53      	ldr	r3, [pc, #332]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d1f0      	bne.n	8003cde <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0308 	and.w	r3, r3, #8
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d03c      	beq.n	8003d82 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d01c      	beq.n	8003d4a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d10:	4b4b      	ldr	r3, [pc, #300]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d16:	4a4a      	ldr	r2, [pc, #296]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d20:	f7fe fb16 	bl	8002350 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d28:	f7fe fb12 	bl	8002350 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e1d4      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d3a:	4b41      	ldr	r3, [pc, #260]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0ef      	beq.n	8003d28 <HAL_RCC_OscConfig+0x3ec>
 8003d48:	e01b      	b.n	8003d82 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d4a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d50:	4a3b      	ldr	r2, [pc, #236]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d52:	f023 0301 	bic.w	r3, r3, #1
 8003d56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5a:	f7fe faf9 	bl	8002350 <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d62:	f7fe faf5 	bl	8002350 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e1b7      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d74:	4b32      	ldr	r3, [pc, #200]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1ef      	bne.n	8003d62 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0304 	and.w	r3, r3, #4
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f000 80a6 	beq.w	8003edc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d90:	2300      	movs	r3, #0
 8003d92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d94:	4b2a      	ldr	r3, [pc, #168]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10d      	bne.n	8003dbc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da0:	4b27      	ldr	r3, [pc, #156]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da4:	4a26      	ldr	r2, [pc, #152]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003da6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003daa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dac:	4b24      	ldr	r3, [pc, #144]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003db4:	60bb      	str	r3, [r7, #8]
 8003db6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003db8:	2301      	movs	r3, #1
 8003dba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dbc:	4b21      	ldr	r3, [pc, #132]	@ (8003e44 <HAL_RCC_OscConfig+0x508>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d118      	bne.n	8003dfa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e44 <HAL_RCC_OscConfig+0x508>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8003e44 <HAL_RCC_OscConfig+0x508>)
 8003dce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dd2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dd4:	f7fe fabc 	bl	8002350 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ddc:	f7fe fab8 	bl	8002350 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e17a      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dee:	4b15      	ldr	r3, [pc, #84]	@ (8003e44 <HAL_RCC_OscConfig+0x508>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f0      	beq.n	8003ddc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d108      	bne.n	8003e14 <HAL_RCC_OscConfig+0x4d8>
 8003e02:	4b0f      	ldr	r3, [pc, #60]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e08:	4a0d      	ldr	r2, [pc, #52]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003e0a:	f043 0301 	orr.w	r3, r3, #1
 8003e0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e12:	e029      	b.n	8003e68 <HAL_RCC_OscConfig+0x52c>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b05      	cmp	r3, #5
 8003e1a:	d115      	bne.n	8003e48 <HAL_RCC_OscConfig+0x50c>
 8003e1c:	4b08      	ldr	r3, [pc, #32]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e22:	4a07      	ldr	r2, [pc, #28]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003e24:	f043 0304 	orr.w	r3, r3, #4
 8003e28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e2c:	4b04      	ldr	r3, [pc, #16]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e32:	4a03      	ldr	r2, [pc, #12]	@ (8003e40 <HAL_RCC_OscConfig+0x504>)
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e3c:	e014      	b.n	8003e68 <HAL_RCC_OscConfig+0x52c>
 8003e3e:	bf00      	nop
 8003e40:	40021000 	.word	0x40021000
 8003e44:	40007000 	.word	0x40007000
 8003e48:	4b9c      	ldr	r3, [pc, #624]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e4e:	4a9b      	ldr	r2, [pc, #620]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003e50:	f023 0301 	bic.w	r3, r3, #1
 8003e54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e58:	4b98      	ldr	r3, [pc, #608]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5e:	4a97      	ldr	r2, [pc, #604]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003e60:	f023 0304 	bic.w	r3, r3, #4
 8003e64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d016      	beq.n	8003e9e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e70:	f7fe fa6e 	bl	8002350 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e76:	e00a      	b.n	8003e8e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e78:	f7fe fa6a 	bl	8002350 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e12a      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e8e:	4b8b      	ldr	r3, [pc, #556]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0ed      	beq.n	8003e78 <HAL_RCC_OscConfig+0x53c>
 8003e9c:	e015      	b.n	8003eca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e9e:	f7fe fa57 	bl	8002350 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ea4:	e00a      	b.n	8003ebc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea6:	f7fe fa53 	bl	8002350 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e113      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ebc:	4b7f      	ldr	r3, [pc, #508]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1ed      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003eca:	7ffb      	ldrb	r3, [r7, #31]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d105      	bne.n	8003edc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed0:	4b7a      	ldr	r3, [pc, #488]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed4:	4a79      	ldr	r2, [pc, #484]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003ed6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eda:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 80fe 	beq.w	80040e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	f040 80d0 	bne.w	8004090 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003ef0:	4b72      	ldr	r3, [pc, #456]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f003 0203 	and.w	r2, r3, #3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d130      	bne.n	8003f66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d127      	bne.n	8003f66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f20:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d11f      	bne.n	8003f66 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f30:	2a07      	cmp	r2, #7
 8003f32:	bf14      	ite	ne
 8003f34:	2201      	movne	r2, #1
 8003f36:	2200      	moveq	r2, #0
 8003f38:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d113      	bne.n	8003f66 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f48:	085b      	lsrs	r3, r3, #1
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d109      	bne.n	8003f66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	085b      	lsrs	r3, r3, #1
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d06e      	beq.n	8004044 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b0c      	cmp	r3, #12
 8003f6a:	d069      	beq.n	8004040 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f6c:	4b53      	ldr	r3, [pc, #332]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d105      	bne.n	8003f84 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f78:	4b50      	ldr	r3, [pc, #320]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e0ad      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f88:	4b4c      	ldr	r3, [pc, #304]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003f8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f92:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f94:	f7fe f9dc 	bl	8002350 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7fe f9d8 	bl	8002350 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e09a      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fae:	4b43      	ldr	r3, [pc, #268]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fba:	4b40      	ldr	r3, [pc, #256]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	4b40      	ldr	r3, [pc, #256]	@ (80040c0 <HAL_RCC_OscConfig+0x784>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003fca:	3a01      	subs	r2, #1
 8003fcc:	0112      	lsls	r2, r2, #4
 8003fce:	4311      	orrs	r1, r2
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003fd4:	0212      	lsls	r2, r2, #8
 8003fd6:	4311      	orrs	r1, r2
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fdc:	0852      	lsrs	r2, r2, #1
 8003fde:	3a01      	subs	r2, #1
 8003fe0:	0552      	lsls	r2, r2, #21
 8003fe2:	4311      	orrs	r1, r2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003fe8:	0852      	lsrs	r2, r2, #1
 8003fea:	3a01      	subs	r2, #1
 8003fec:	0652      	lsls	r2, r2, #25
 8003fee:	4311      	orrs	r1, r2
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ff4:	0912      	lsrs	r2, r2, #4
 8003ff6:	0452      	lsls	r2, r2, #17
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	4930      	ldr	r1, [pc, #192]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004000:	4b2e      	ldr	r3, [pc, #184]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a2d      	ldr	r2, [pc, #180]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004006:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800400a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800400c:	4b2b      	ldr	r3, [pc, #172]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	4a2a      	ldr	r2, [pc, #168]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004012:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004016:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004018:	f7fe f99a 	bl	8002350 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800401e:	e008      	b.n	8004032 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004020:	f7fe f996 	bl	8002350 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b02      	cmp	r3, #2
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e058      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004032:	4b22      	ldr	r3, [pc, #136]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d0f0      	beq.n	8004020 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800403e:	e050      	b.n	80040e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e04f      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004044:	4b1d      	ldr	r3, [pc, #116]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d148      	bne.n	80040e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004050:	4b1a      	ldr	r3, [pc, #104]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a19      	ldr	r2, [pc, #100]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800405a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800405c:	4b17      	ldr	r3, [pc, #92]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	4a16      	ldr	r2, [pc, #88]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004062:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004066:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004068:	f7fe f972 	bl	8002350 <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004070:	f7fe f96e 	bl	8002350 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e030      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004082:	4b0e      	ldr	r3, [pc, #56]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0f0      	beq.n	8004070 <HAL_RCC_OscConfig+0x734>
 800408e:	e028      	b.n	80040e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	2b0c      	cmp	r3, #12
 8004094:	d023      	beq.n	80040de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004096:	4b09      	ldr	r3, [pc, #36]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a08      	ldr	r2, [pc, #32]	@ (80040bc <HAL_RCC_OscConfig+0x780>)
 800409c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a2:	f7fe f955 	bl	8002350 <HAL_GetTick>
 80040a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a8:	e00c      	b.n	80040c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040aa:	f7fe f951 	bl	8002350 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d905      	bls.n	80040c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e013      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
 80040bc:	40021000 	.word	0x40021000
 80040c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040c4:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_OscConfig+0x7b0>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1ec      	bne.n	80040aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80040d0:	4b06      	ldr	r3, [pc, #24]	@ (80040ec <HAL_RCC_OscConfig+0x7b0>)
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	4905      	ldr	r1, [pc, #20]	@ (80040ec <HAL_RCC_OscConfig+0x7b0>)
 80040d6:	4b06      	ldr	r3, [pc, #24]	@ (80040f0 <HAL_RCC_OscConfig+0x7b4>)
 80040d8:	4013      	ands	r3, r2
 80040da:	60cb      	str	r3, [r1, #12]
 80040dc:	e001      	b.n	80040e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3720      	adds	r7, #32
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40021000 	.word	0x40021000
 80040f0:	feeefffc 	.word	0xfeeefffc

080040f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0e7      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004108:	4b75      	ldr	r3, [pc, #468]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d910      	bls.n	8004138 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004116:	4b72      	ldr	r3, [pc, #456]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f023 0207 	bic.w	r2, r3, #7
 800411e:	4970      	ldr	r1, [pc, #448]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	4313      	orrs	r3, r2
 8004124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004126:	4b6e      	ldr	r3, [pc, #440]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0307 	and.w	r3, r3, #7
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	429a      	cmp	r2, r3
 8004132:	d001      	beq.n	8004138 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e0cf      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d010      	beq.n	8004166 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	4b66      	ldr	r3, [pc, #408]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004150:	429a      	cmp	r2, r3
 8004152:	d908      	bls.n	8004166 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004154:	4b63      	ldr	r3, [pc, #396]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	4960      	ldr	r1, [pc, #384]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d04c      	beq.n	800420c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b03      	cmp	r3, #3
 8004178:	d107      	bne.n	800418a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800417a:	4b5a      	ldr	r3, [pc, #360]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d121      	bne.n	80041ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e0a6      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d107      	bne.n	80041a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004192:	4b54      	ldr	r3, [pc, #336]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d115      	bne.n	80041ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e09a      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d107      	bne.n	80041ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041aa:	4b4e      	ldr	r3, [pc, #312]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e08e      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041ba:	4b4a      	ldr	r3, [pc, #296]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e086      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041ca:	4b46      	ldr	r3, [pc, #280]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f023 0203 	bic.w	r2, r3, #3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4943      	ldr	r1, [pc, #268]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041dc:	f7fe f8b8 	bl	8002350 <HAL_GetTick>
 80041e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e2:	e00a      	b.n	80041fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e4:	f7fe f8b4 	bl	8002350 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e06e      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fa:	4b3a      	ldr	r3, [pc, #232]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 020c 	and.w	r2, r3, #12
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	429a      	cmp	r2, r3
 800420a:	d1eb      	bne.n	80041e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d010      	beq.n	800423a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	4b31      	ldr	r3, [pc, #196]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004224:	429a      	cmp	r2, r3
 8004226:	d208      	bcs.n	800423a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004228:	4b2e      	ldr	r3, [pc, #184]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	492b      	ldr	r1, [pc, #172]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004236:	4313      	orrs	r3, r2
 8004238:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800423a:	4b29      	ldr	r3, [pc, #164]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0307 	and.w	r3, r3, #7
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	429a      	cmp	r2, r3
 8004246:	d210      	bcs.n	800426a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004248:	4b25      	ldr	r3, [pc, #148]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f023 0207 	bic.w	r2, r3, #7
 8004250:	4923      	ldr	r1, [pc, #140]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	4313      	orrs	r3, r2
 8004256:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004258:	4b21      	ldr	r3, [pc, #132]	@ (80042e0 <HAL_RCC_ClockConfig+0x1ec>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	429a      	cmp	r2, r3
 8004264:	d001      	beq.n	800426a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e036      	b.n	80042d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	d008      	beq.n	8004288 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004276:	4b1b      	ldr	r3, [pc, #108]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	4918      	ldr	r1, [pc, #96]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004284:	4313      	orrs	r3, r2
 8004286:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0308 	and.w	r3, r3, #8
 8004290:	2b00      	cmp	r3, #0
 8004292:	d009      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004294:	4b13      	ldr	r3, [pc, #76]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	4910      	ldr	r1, [pc, #64]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042a8:	f000 f824 	bl	80042f4 <HAL_RCC_GetSysClockFreq>
 80042ac:	4602      	mov	r2, r0
 80042ae:	4b0d      	ldr	r3, [pc, #52]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f0>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	091b      	lsrs	r3, r3, #4
 80042b4:	f003 030f 	and.w	r3, r3, #15
 80042b8:	490b      	ldr	r1, [pc, #44]	@ (80042e8 <HAL_RCC_ClockConfig+0x1f4>)
 80042ba:	5ccb      	ldrb	r3, [r1, r3]
 80042bc:	f003 031f 	and.w	r3, r3, #31
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
 80042c4:	4a09      	ldr	r2, [pc, #36]	@ (80042ec <HAL_RCC_ClockConfig+0x1f8>)
 80042c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80042c8:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <HAL_RCC_ClockConfig+0x1fc>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7fd ffef 	bl	80022b0 <HAL_InitTick>
 80042d2:	4603      	mov	r3, r0
 80042d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80042d6:	7afb      	ldrb	r3, [r7, #11]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40022000 	.word	0x40022000
 80042e4:	40021000 	.word	0x40021000
 80042e8:	0800c68c 	.word	0x0800c68c
 80042ec:	20000004 	.word	0x20000004
 80042f0:	20000008 	.word	0x20000008

080042f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b089      	sub	sp, #36	@ 0x24
 80042f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61fb      	str	r3, [r7, #28]
 80042fe:	2300      	movs	r3, #0
 8004300:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004302:	4b3e      	ldr	r3, [pc, #248]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 030c 	and.w	r3, r3, #12
 800430a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800430c:	4b3b      	ldr	r3, [pc, #236]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f003 0303 	and.w	r3, r3, #3
 8004314:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d005      	beq.n	8004328 <HAL_RCC_GetSysClockFreq+0x34>
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b0c      	cmp	r3, #12
 8004320:	d121      	bne.n	8004366 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d11e      	bne.n	8004366 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004328:	4b34      	ldr	r3, [pc, #208]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0308 	and.w	r3, r3, #8
 8004330:	2b00      	cmp	r3, #0
 8004332:	d107      	bne.n	8004344 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004334:	4b31      	ldr	r3, [pc, #196]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 8004336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800433a:	0a1b      	lsrs	r3, r3, #8
 800433c:	f003 030f 	and.w	r3, r3, #15
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	e005      	b.n	8004350 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004344:	4b2d      	ldr	r3, [pc, #180]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004350:	4a2b      	ldr	r2, [pc, #172]	@ (8004400 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004358:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10d      	bne.n	800437c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004364:	e00a      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	2b04      	cmp	r3, #4
 800436a:	d102      	bne.n	8004372 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800436c:	4b25      	ldr	r3, [pc, #148]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x110>)
 800436e:	61bb      	str	r3, [r7, #24]
 8004370:	e004      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	2b08      	cmp	r3, #8
 8004376:	d101      	bne.n	800437c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004378:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <HAL_RCC_GetSysClockFreq+0x114>)
 800437a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	2b0c      	cmp	r3, #12
 8004380:	d134      	bne.n	80043ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004382:	4b1e      	ldr	r3, [pc, #120]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d003      	beq.n	800439a <HAL_RCC_GetSysClockFreq+0xa6>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d003      	beq.n	80043a0 <HAL_RCC_GetSysClockFreq+0xac>
 8004398:	e005      	b.n	80043a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800439a:	4b1a      	ldr	r3, [pc, #104]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x110>)
 800439c:	617b      	str	r3, [r7, #20]
      break;
 800439e:	e005      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80043a0:	4b19      	ldr	r3, [pc, #100]	@ (8004408 <HAL_RCC_GetSysClockFreq+0x114>)
 80043a2:	617b      	str	r3, [r7, #20]
      break;
 80043a4:	e002      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	617b      	str	r3, [r7, #20]
      break;
 80043aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043ac:	4b13      	ldr	r3, [pc, #76]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	091b      	lsrs	r3, r3, #4
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	3301      	adds	r3, #1
 80043b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80043ba:	4b10      	ldr	r3, [pc, #64]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	0a1b      	lsrs	r3, r3, #8
 80043c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	fb03 f202 	mul.w	r2, r3, r2
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043d2:	4b0a      	ldr	r3, [pc, #40]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x108>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	0e5b      	lsrs	r3, r3, #25
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	3301      	adds	r3, #1
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80043ec:	69bb      	ldr	r3, [r7, #24]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3724      	adds	r7, #36	@ 0x24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40021000 	.word	0x40021000
 8004400:	0800c6a4 	.word	0x0800c6a4
 8004404:	00f42400 	.word	0x00f42400
 8004408:	007a1200 	.word	0x007a1200

0800440c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004410:	4b03      	ldr	r3, [pc, #12]	@ (8004420 <HAL_RCC_GetHCLKFreq+0x14>)
 8004412:	681b      	ldr	r3, [r3, #0]
}
 8004414:	4618      	mov	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	20000004 	.word	0x20000004

08004424 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004428:	f7ff fff0 	bl	800440c <HAL_RCC_GetHCLKFreq>
 800442c:	4602      	mov	r2, r0
 800442e:	4b06      	ldr	r3, [pc, #24]	@ (8004448 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	0a1b      	lsrs	r3, r3, #8
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	4904      	ldr	r1, [pc, #16]	@ (800444c <HAL_RCC_GetPCLK1Freq+0x28>)
 800443a:	5ccb      	ldrb	r3, [r1, r3]
 800443c:	f003 031f 	and.w	r3, r3, #31
 8004440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004444:	4618      	mov	r0, r3
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40021000 	.word	0x40021000
 800444c:	0800c69c 	.word	0x0800c69c

08004450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004454:	f7ff ffda 	bl	800440c <HAL_RCC_GetHCLKFreq>
 8004458:	4602      	mov	r2, r0
 800445a:	4b06      	ldr	r3, [pc, #24]	@ (8004474 <HAL_RCC_GetPCLK2Freq+0x24>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	0adb      	lsrs	r3, r3, #11
 8004460:	f003 0307 	and.w	r3, r3, #7
 8004464:	4904      	ldr	r1, [pc, #16]	@ (8004478 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004466:	5ccb      	ldrb	r3, [r1, r3]
 8004468:	f003 031f 	and.w	r3, r3, #31
 800446c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004470:	4618      	mov	r0, r3
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40021000 	.word	0x40021000
 8004478:	0800c69c 	.word	0x0800c69c

0800447c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004484:	2300      	movs	r3, #0
 8004486:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004488:	4b2a      	ldr	r3, [pc, #168]	@ (8004534 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800448a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004494:	f7ff f9ee 	bl	8003874 <HAL_PWREx_GetVoltageRange>
 8004498:	6178      	str	r0, [r7, #20]
 800449a:	e014      	b.n	80044c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800449c:	4b25      	ldr	r3, [pc, #148]	@ (8004534 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800449e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a0:	4a24      	ldr	r2, [pc, #144]	@ (8004534 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80044a8:	4b22      	ldr	r3, [pc, #136]	@ (8004534 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80044b4:	f7ff f9de 	bl	8003874 <HAL_PWREx_GetVoltageRange>
 80044b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80044ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004534 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	4a1d      	ldr	r2, [pc, #116]	@ (8004534 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044cc:	d10b      	bne.n	80044e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2b80      	cmp	r3, #128	@ 0x80
 80044d2:	d919      	bls.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80044d8:	d902      	bls.n	80044e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044da:	2302      	movs	r3, #2
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	e013      	b.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044e0:	2301      	movs	r3, #1
 80044e2:	613b      	str	r3, [r7, #16]
 80044e4:	e010      	b.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b80      	cmp	r3, #128	@ 0x80
 80044ea:	d902      	bls.n	80044f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80044ec:	2303      	movs	r3, #3
 80044ee:	613b      	str	r3, [r7, #16]
 80044f0:	e00a      	b.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b80      	cmp	r3, #128	@ 0x80
 80044f6:	d102      	bne.n	80044fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044f8:	2302      	movs	r3, #2
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	e004      	b.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b70      	cmp	r3, #112	@ 0x70
 8004502:	d101      	bne.n	8004508 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004504:	2301      	movs	r3, #1
 8004506:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004508:	4b0b      	ldr	r3, [pc, #44]	@ (8004538 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f023 0207 	bic.w	r2, r3, #7
 8004510:	4909      	ldr	r1, [pc, #36]	@ (8004538 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004518:	4b07      	ldr	r3, [pc, #28]	@ (8004538 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	429a      	cmp	r2, r3
 8004524:	d001      	beq.n	800452a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40021000 	.word	0x40021000
 8004538:	40022000 	.word	0x40022000

0800453c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004544:	2300      	movs	r3, #0
 8004546:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004548:	2300      	movs	r3, #0
 800454a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004554:	2b00      	cmp	r3, #0
 8004556:	d041      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800455c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004560:	d02a      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004562:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004566:	d824      	bhi.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004568:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800456c:	d008      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800456e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004572:	d81e      	bhi.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004578:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800457c:	d010      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800457e:	e018      	b.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004580:	4b86      	ldr	r3, [pc, #536]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	4a85      	ldr	r2, [pc, #532]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004586:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800458a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800458c:	e015      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3304      	adds	r3, #4
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f000 fabb 	bl	8004b10 <RCCEx_PLLSAI1_Config>
 800459a:	4603      	mov	r3, r0
 800459c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800459e:	e00c      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3320      	adds	r3, #32
 80045a4:	2100      	movs	r1, #0
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fba6 	bl	8004cf8 <RCCEx_PLLSAI2_Config>
 80045ac:	4603      	mov	r3, r0
 80045ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045b0:	e003      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	74fb      	strb	r3, [r7, #19]
      break;
 80045b6:	e000      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80045b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045ba:	7cfb      	ldrb	r3, [r7, #19]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10b      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045c0:	4b76      	ldr	r3, [pc, #472]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045ce:	4973      	ldr	r1, [pc, #460]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80045d6:	e001      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d8:	7cfb      	ldrb	r3, [r7, #19]
 80045da:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d041      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045f0:	d02a      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80045f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045f6:	d824      	bhi.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045fc:	d008      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80045fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004602:	d81e      	bhi.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00a      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800460c:	d010      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800460e:	e018      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004610:	4b62      	ldr	r3, [pc, #392]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	4a61      	ldr	r2, [pc, #388]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800461a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800461c:	e015      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	3304      	adds	r3, #4
 8004622:	2100      	movs	r1, #0
 8004624:	4618      	mov	r0, r3
 8004626:	f000 fa73 	bl	8004b10 <RCCEx_PLLSAI1_Config>
 800462a:	4603      	mov	r3, r0
 800462c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800462e:	e00c      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	3320      	adds	r3, #32
 8004634:	2100      	movs	r1, #0
 8004636:	4618      	mov	r0, r3
 8004638:	f000 fb5e 	bl	8004cf8 <RCCEx_PLLSAI2_Config>
 800463c:	4603      	mov	r3, r0
 800463e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004640:	e003      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	74fb      	strb	r3, [r7, #19]
      break;
 8004646:	e000      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004648:	bf00      	nop
    }

    if(ret == HAL_OK)
 800464a:	7cfb      	ldrb	r3, [r7, #19]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10b      	bne.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004650:	4b52      	ldr	r3, [pc, #328]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004656:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800465e:	494f      	ldr	r1, [pc, #316]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004666:	e001      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004668:	7cfb      	ldrb	r3, [r7, #19]
 800466a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 80a0 	beq.w	80047ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800467a:	2300      	movs	r3, #0
 800467c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800467e:	4b47      	ldr	r3, [pc, #284]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800468a:	2301      	movs	r3, #1
 800468c:	e000      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800468e:	2300      	movs	r3, #0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00d      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004694:	4b41      	ldr	r3, [pc, #260]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004698:	4a40      	ldr	r2, [pc, #256]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800469a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800469e:	6593      	str	r3, [r2, #88]	@ 0x58
 80046a0:	4b3e      	ldr	r3, [pc, #248]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a8:	60bb      	str	r3, [r7, #8]
 80046aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ac:	2301      	movs	r3, #1
 80046ae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046b0:	4b3b      	ldr	r3, [pc, #236]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a3a      	ldr	r2, [pc, #232]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046bc:	f7fd fe48 	bl	8002350 <HAL_GetTick>
 80046c0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046c2:	e009      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046c4:	f7fd fe44 	bl	8002350 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d902      	bls.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	74fb      	strb	r3, [r7, #19]
        break;
 80046d6:	e005      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046d8:	4b31      	ldr	r3, [pc, #196]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0ef      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80046e4:	7cfb      	ldrb	r3, [r7, #19]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d15c      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046ea:	4b2c      	ldr	r3, [pc, #176]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046f4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d01f      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	429a      	cmp	r2, r3
 8004706:	d019      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004708:	4b24      	ldr	r3, [pc, #144]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800470a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004712:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004714:	4b21      	ldr	r3, [pc, #132]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800471a:	4a20      	ldr	r2, [pc, #128]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800471c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004724:	4b1d      	ldr	r3, [pc, #116]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472a:	4a1c      	ldr	r2, [pc, #112]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800472c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004734:	4a19      	ldr	r2, [pc, #100]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d016      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004746:	f7fd fe03 	bl	8002350 <HAL_GetTick>
 800474a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800474c:	e00b      	b.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800474e:	f7fd fdff 	bl	8002350 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475c:	4293      	cmp	r3, r2
 800475e:	d902      	bls.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	74fb      	strb	r3, [r7, #19]
            break;
 8004764:	e006      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004766:	4b0d      	ldr	r3, [pc, #52]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0ec      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004774:	7cfb      	ldrb	r3, [r7, #19]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10c      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800477a:	4b08      	ldr	r3, [pc, #32]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004780:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800478a:	4904      	ldr	r1, [pc, #16]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004792:	e009      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004794:	7cfb      	ldrb	r3, [r7, #19]
 8004796:	74bb      	strb	r3, [r7, #18]
 8004798:	e006      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800479a:	bf00      	nop
 800479c:	40021000 	.word	0x40021000
 80047a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a4:	7cfb      	ldrb	r3, [r7, #19]
 80047a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a8:	7c7b      	ldrb	r3, [r7, #17]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d105      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ae:	4b9e      	ldr	r3, [pc, #632]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b2:	4a9d      	ldr	r2, [pc, #628]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00a      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047c6:	4b98      	ldr	r3, [pc, #608]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047cc:	f023 0203 	bic.w	r2, r3, #3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d4:	4994      	ldr	r1, [pc, #592]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047e8:	4b8f      	ldr	r3, [pc, #572]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ee:	f023 020c 	bic.w	r2, r3, #12
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f6:	498c      	ldr	r1, [pc, #560]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800480a:	4b87      	ldr	r3, [pc, #540]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004810:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004818:	4983      	ldr	r1, [pc, #524]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0308 	and.w	r3, r3, #8
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800482c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004832:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483a:	497b      	ldr	r1, [pc, #492]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483c:	4313      	orrs	r3, r2
 800483e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0310 	and.w	r3, r3, #16
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800484e:	4b76      	ldr	r3, [pc, #472]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004854:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800485c:	4972      	ldr	r1, [pc, #456]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004870:	4b6d      	ldr	r3, [pc, #436]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004876:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800487e:	496a      	ldr	r1, [pc, #424]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004892:	4b65      	ldr	r3, [pc, #404]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004898:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a0:	4961      	ldr	r1, [pc, #388]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048b4:	4b5c      	ldr	r3, [pc, #368]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c2:	4959      	ldr	r1, [pc, #356]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048d6:	4b54      	ldr	r3, [pc, #336]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048e4:	4950      	ldr	r1, [pc, #320]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048f8:	4b4b      	ldr	r3, [pc, #300]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004906:	4948      	ldr	r1, [pc, #288]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800491a:	4b43      	ldr	r3, [pc, #268]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004920:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004928:	493f      	ldr	r1, [pc, #252]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492a:	4313      	orrs	r3, r2
 800492c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d028      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800493c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004942:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800494a:	4937      	ldr	r1, [pc, #220]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800495a:	d106      	bne.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800495c:	4b32      	ldr	r3, [pc, #200]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	4a31      	ldr	r2, [pc, #196]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004966:	60d3      	str	r3, [r2, #12]
 8004968:	e011      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800496e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004972:	d10c      	bne.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3304      	adds	r3, #4
 8004978:	2101      	movs	r1, #1
 800497a:	4618      	mov	r0, r3
 800497c:	f000 f8c8 	bl	8004b10 <RCCEx_PLLSAI1_Config>
 8004980:	4603      	mov	r3, r0
 8004982:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004984:	7cfb      	ldrb	r3, [r7, #19]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800498a:	7cfb      	ldrb	r3, [r7, #19]
 800498c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d028      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800499a:	4b23      	ldr	r3, [pc, #140]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a8:	491f      	ldr	r1, [pc, #124]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049b8:	d106      	bne.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	4a1a      	ldr	r2, [pc, #104]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049c4:	60d3      	str	r3, [r2, #12]
 80049c6:	e011      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049d0:	d10c      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3304      	adds	r3, #4
 80049d6:	2101      	movs	r1, #1
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 f899 	bl	8004b10 <RCCEx_PLLSAI1_Config>
 80049de:	4603      	mov	r3, r0
 80049e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049e2:	7cfb      	ldrb	r3, [r7, #19]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80049e8:	7cfb      	ldrb	r3, [r7, #19]
 80049ea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d02b      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a06:	4908      	ldr	r1, [pc, #32]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a16:	d109      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a18:	4b03      	ldr	r3, [pc, #12]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	4a02      	ldr	r2, [pc, #8]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a22:	60d3      	str	r3, [r2, #12]
 8004a24:	e014      	b.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004a26:	bf00      	nop
 8004a28:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a34:	d10c      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3304      	adds	r3, #4
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 f867 	bl	8004b10 <RCCEx_PLLSAI1_Config>
 8004a42:	4603      	mov	r3, r0
 8004a44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a46:	7cfb      	ldrb	r3, [r7, #19]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004a4c:	7cfb      	ldrb	r3, [r7, #19]
 8004a4e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d02f      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a62:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a6a:	4928      	ldr	r1, [pc, #160]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a7a:	d10d      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3304      	adds	r3, #4
 8004a80:	2102      	movs	r1, #2
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f844 	bl	8004b10 <RCCEx_PLLSAI1_Config>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a8c:	7cfb      	ldrb	r3, [r7, #19]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d014      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a92:	7cfb      	ldrb	r3, [r7, #19]
 8004a94:	74bb      	strb	r3, [r7, #18]
 8004a96:	e011      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aa0:	d10c      	bne.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3320      	adds	r3, #32
 8004aa6:	2102      	movs	r1, #2
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 f925 	bl	8004cf8 <RCCEx_PLLSAI2_Config>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ab2:	7cfb      	ldrb	r3, [r7, #19]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004ab8:	7cfb      	ldrb	r3, [r7, #19]
 8004aba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00a      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ac8:	4b10      	ldr	r3, [pc, #64]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ace:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ad6:	490d      	ldr	r1, [pc, #52]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00b      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004aea:	4b08      	ldr	r3, [pc, #32]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004afa:	4904      	ldr	r1, [pc, #16]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004b02:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	40021000 	.word	0x40021000

08004b10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b1e:	4b75      	ldr	r3, [pc, #468]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	f003 0303 	and.w	r3, r3, #3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d018      	beq.n	8004b5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b2a:	4b72      	ldr	r3, [pc, #456]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	f003 0203 	and.w	r2, r3, #3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d10d      	bne.n	8004b56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
       ||
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d009      	beq.n	8004b56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004b42:	4b6c      	ldr	r3, [pc, #432]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	091b      	lsrs	r3, r3, #4
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
       ||
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d047      	beq.n	8004be6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	73fb      	strb	r3, [r7, #15]
 8004b5a:	e044      	b.n	8004be6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2b03      	cmp	r3, #3
 8004b62:	d018      	beq.n	8004b96 <RCCEx_PLLSAI1_Config+0x86>
 8004b64:	2b03      	cmp	r3, #3
 8004b66:	d825      	bhi.n	8004bb4 <RCCEx_PLLSAI1_Config+0xa4>
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d002      	beq.n	8004b72 <RCCEx_PLLSAI1_Config+0x62>
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d009      	beq.n	8004b84 <RCCEx_PLLSAI1_Config+0x74>
 8004b70:	e020      	b.n	8004bb4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b72:	4b60      	ldr	r3, [pc, #384]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d11d      	bne.n	8004bba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b82:	e01a      	b.n	8004bba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b84:	4b5b      	ldr	r3, [pc, #364]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d116      	bne.n	8004bbe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b94:	e013      	b.n	8004bbe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b96:	4b57      	ldr	r3, [pc, #348]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10f      	bne.n	8004bc2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ba2:	4b54      	ldr	r3, [pc, #336]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d109      	bne.n	8004bc2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004bb2:	e006      	b.n	8004bc2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bb8:	e004      	b.n	8004bc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004bba:	bf00      	nop
 8004bbc:	e002      	b.n	8004bc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004bbe:	bf00      	nop
 8004bc0:	e000      	b.n	8004bc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004bc2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004bc4:	7bfb      	ldrb	r3, [r7, #15]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10d      	bne.n	8004be6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004bca:	4b4a      	ldr	r3, [pc, #296]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6819      	ldr	r1, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	430b      	orrs	r3, r1
 8004be0:	4944      	ldr	r1, [pc, #272]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004be6:	7bfb      	ldrb	r3, [r7, #15]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d17d      	bne.n	8004ce8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004bec:	4b41      	ldr	r3, [pc, #260]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a40      	ldr	r2, [pc, #256]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004bf6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bf8:	f7fd fbaa 	bl	8002350 <HAL_GetTick>
 8004bfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bfe:	e009      	b.n	8004c14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c00:	f7fd fba6 	bl	8002350 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d902      	bls.n	8004c14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	73fb      	strb	r3, [r7, #15]
        break;
 8004c12:	e005      	b.n	8004c20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c14:	4b37      	ldr	r3, [pc, #220]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1ef      	bne.n	8004c00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d160      	bne.n	8004ce8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d111      	bne.n	8004c50 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c2c:	4b31      	ldr	r3, [pc, #196]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004c34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6892      	ldr	r2, [r2, #8]
 8004c3c:	0211      	lsls	r1, r2, #8
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	68d2      	ldr	r2, [r2, #12]
 8004c42:	0912      	lsrs	r2, r2, #4
 8004c44:	0452      	lsls	r2, r2, #17
 8004c46:	430a      	orrs	r2, r1
 8004c48:	492a      	ldr	r1, [pc, #168]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	610b      	str	r3, [r1, #16]
 8004c4e:	e027      	b.n	8004ca0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d112      	bne.n	8004c7c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c56:	4b27      	ldr	r3, [pc, #156]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004c5e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	6892      	ldr	r2, [r2, #8]
 8004c66:	0211      	lsls	r1, r2, #8
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	6912      	ldr	r2, [r2, #16]
 8004c6c:	0852      	lsrs	r2, r2, #1
 8004c6e:	3a01      	subs	r2, #1
 8004c70:	0552      	lsls	r2, r2, #21
 8004c72:	430a      	orrs	r2, r1
 8004c74:	491f      	ldr	r1, [pc, #124]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	610b      	str	r3, [r1, #16]
 8004c7a:	e011      	b.n	8004ca0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004c84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6892      	ldr	r2, [r2, #8]
 8004c8c:	0211      	lsls	r1, r2, #8
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6952      	ldr	r2, [r2, #20]
 8004c92:	0852      	lsrs	r2, r2, #1
 8004c94:	3a01      	subs	r2, #1
 8004c96:	0652      	lsls	r2, r2, #25
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	4916      	ldr	r1, [pc, #88]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ca0:	4b14      	ldr	r3, [pc, #80]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a13      	ldr	r2, [pc, #76]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ca6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004caa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cac:	f7fd fb50 	bl	8002350 <HAL_GetTick>
 8004cb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004cb2:	e009      	b.n	8004cc8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cb4:	f7fd fb4c 	bl	8002350 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d902      	bls.n	8004cc8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	73fb      	strb	r3, [r7, #15]
          break;
 8004cc6:	e005      	b.n	8004cd4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d0ef      	beq.n	8004cb4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004cda:	4b06      	ldr	r3, [pc, #24]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cdc:	691a      	ldr	r2, [r3, #16]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	4904      	ldr	r1, [pc, #16]	@ (8004cf4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40021000 	.word	0x40021000

08004cf8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d02:	2300      	movs	r3, #0
 8004d04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d06:	4b6a      	ldr	r3, [pc, #424]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f003 0303 	and.w	r3, r3, #3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d018      	beq.n	8004d44 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004d12:	4b67      	ldr	r3, [pc, #412]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f003 0203 	and.w	r2, r3, #3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d10d      	bne.n	8004d3e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
       ||
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d009      	beq.n	8004d3e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d2a:	4b61      	ldr	r3, [pc, #388]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	091b      	lsrs	r3, r3, #4
 8004d30:	f003 0307 	and.w	r3, r3, #7
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
       ||
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d047      	beq.n	8004dce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	73fb      	strb	r3, [r7, #15]
 8004d42:	e044      	b.n	8004dce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b03      	cmp	r3, #3
 8004d4a:	d018      	beq.n	8004d7e <RCCEx_PLLSAI2_Config+0x86>
 8004d4c:	2b03      	cmp	r3, #3
 8004d4e:	d825      	bhi.n	8004d9c <RCCEx_PLLSAI2_Config+0xa4>
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d002      	beq.n	8004d5a <RCCEx_PLLSAI2_Config+0x62>
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d009      	beq.n	8004d6c <RCCEx_PLLSAI2_Config+0x74>
 8004d58:	e020      	b.n	8004d9c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d5a:	4b55      	ldr	r3, [pc, #340]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11d      	bne.n	8004da2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d6a:	e01a      	b.n	8004da2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d6c:	4b50      	ldr	r3, [pc, #320]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d116      	bne.n	8004da6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d7c:	e013      	b.n	8004da6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d7e:	4b4c      	ldr	r3, [pc, #304]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10f      	bne.n	8004daa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d8a:	4b49      	ldr	r3, [pc, #292]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d109      	bne.n	8004daa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d9a:	e006      	b.n	8004daa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004da0:	e004      	b.n	8004dac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004da2:	bf00      	nop
 8004da4:	e002      	b.n	8004dac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004da6:	bf00      	nop
 8004da8:	e000      	b.n	8004dac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004daa:	bf00      	nop
    }

    if(status == HAL_OK)
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10d      	bne.n	8004dce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004db2:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6819      	ldr	r1, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	430b      	orrs	r3, r1
 8004dc8:	4939      	ldr	r1, [pc, #228]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d167      	bne.n	8004ea4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004dd4:	4b36      	ldr	r3, [pc, #216]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a35      	ldr	r2, [pc, #212]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004de0:	f7fd fab6 	bl	8002350 <HAL_GetTick>
 8004de4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004de6:	e009      	b.n	8004dfc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004de8:	f7fd fab2 	bl	8002350 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d902      	bls.n	8004dfc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	73fb      	strb	r3, [r7, #15]
        break;
 8004dfa:	e005      	b.n	8004e08 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dfc:	4b2c      	ldr	r3, [pc, #176]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1ef      	bne.n	8004de8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d14a      	bne.n	8004ea4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d111      	bne.n	8004e38 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e14:	4b26      	ldr	r3, [pc, #152]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6892      	ldr	r2, [r2, #8]
 8004e24:	0211      	lsls	r1, r2, #8
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	68d2      	ldr	r2, [r2, #12]
 8004e2a:	0912      	lsrs	r2, r2, #4
 8004e2c:	0452      	lsls	r2, r2, #17
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	491f      	ldr	r1, [pc, #124]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	614b      	str	r3, [r1, #20]
 8004e36:	e011      	b.n	8004e5c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e38:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e40:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6892      	ldr	r2, [r2, #8]
 8004e48:	0211      	lsls	r1, r2, #8
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	6912      	ldr	r2, [r2, #16]
 8004e4e:	0852      	lsrs	r2, r2, #1
 8004e50:	3a01      	subs	r2, #1
 8004e52:	0652      	lsls	r2, r2, #25
 8004e54:	430a      	orrs	r2, r1
 8004e56:	4916      	ldr	r1, [pc, #88]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e5c:	4b14      	ldr	r3, [pc, #80]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a13      	ldr	r2, [pc, #76]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e68:	f7fd fa72 	bl	8002350 <HAL_GetTick>
 8004e6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e6e:	e009      	b.n	8004e84 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e70:	f7fd fa6e 	bl	8002350 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d902      	bls.n	8004e84 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	73fb      	strb	r3, [r7, #15]
          break;
 8004e82:	e005      	b.n	8004e90 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e84:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d0ef      	beq.n	8004e70 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004e90:	7bfb      	ldrb	r3, [r7, #15]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d106      	bne.n	8004ea4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e96:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e98:	695a      	ldr	r2, [r3, #20]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	4904      	ldr	r1, [pc, #16]	@ (8004eb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40021000 	.word	0x40021000

08004eb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e049      	b.n	8004f5a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d106      	bne.n	8004ee0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fd f8ac 	bl	8002038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	3304      	adds	r3, #4
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	f000 fd7c 	bl	80059f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d001      	beq.n	8004f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e04f      	b.n	800501c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a23      	ldr	r2, [pc, #140]	@ (8005028 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d01d      	beq.n	8004fda <HAL_TIM_Base_Start_IT+0x76>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa6:	d018      	beq.n	8004fda <HAL_TIM_Base_Start_IT+0x76>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a1f      	ldr	r2, [pc, #124]	@ (800502c <HAL_TIM_Base_Start_IT+0xc8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d013      	beq.n	8004fda <HAL_TIM_Base_Start_IT+0x76>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8005030 <HAL_TIM_Base_Start_IT+0xcc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00e      	beq.n	8004fda <HAL_TIM_Base_Start_IT+0x76>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8005034 <HAL_TIM_Base_Start_IT+0xd0>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d009      	beq.n	8004fda <HAL_TIM_Base_Start_IT+0x76>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a1b      	ldr	r2, [pc, #108]	@ (8005038 <HAL_TIM_Base_Start_IT+0xd4>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d004      	beq.n	8004fda <HAL_TIM_Base_Start_IT+0x76>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a19      	ldr	r2, [pc, #100]	@ (800503c <HAL_TIM_Base_Start_IT+0xd8>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d115      	bne.n	8005006 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	4b17      	ldr	r3, [pc, #92]	@ (8005040 <HAL_TIM_Base_Start_IT+0xdc>)
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2b06      	cmp	r3, #6
 8004fea:	d015      	beq.n	8005018 <HAL_TIM_Base_Start_IT+0xb4>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff2:	d011      	beq.n	8005018 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005004:	e008      	b.n	8005018 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f042 0201 	orr.w	r2, r2, #1
 8005014:	601a      	str	r2, [r3, #0]
 8005016:	e000      	b.n	800501a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005018:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40000400 	.word	0x40000400
 8005030:	40000800 	.word	0x40000800
 8005034:	40000c00 	.word	0x40000c00
 8005038:	40013400 	.word	0x40013400
 800503c:	40014000 	.word	0x40014000
 8005040:	00010007 	.word	0x00010007

08005044 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e049      	b.n	80050ea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b00      	cmp	r3, #0
 8005060:	d106      	bne.n	8005070 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7fc ff52 	bl	8001f14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3304      	adds	r3, #4
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f000 fcb4 	bl	80059f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d109      	bne.n	8005118 <HAL_TIM_PWM_Start+0x24>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b01      	cmp	r3, #1
 800510e:	bf14      	ite	ne
 8005110:	2301      	movne	r3, #1
 8005112:	2300      	moveq	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	e03c      	b.n	8005192 <HAL_TIM_PWM_Start+0x9e>
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2b04      	cmp	r3, #4
 800511c:	d109      	bne.n	8005132 <HAL_TIM_PWM_Start+0x3e>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b01      	cmp	r3, #1
 8005128:	bf14      	ite	ne
 800512a:	2301      	movne	r3, #1
 800512c:	2300      	moveq	r3, #0
 800512e:	b2db      	uxtb	r3, r3
 8005130:	e02f      	b.n	8005192 <HAL_TIM_PWM_Start+0x9e>
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2b08      	cmp	r3, #8
 8005136:	d109      	bne.n	800514c <HAL_TIM_PWM_Start+0x58>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b01      	cmp	r3, #1
 8005142:	bf14      	ite	ne
 8005144:	2301      	movne	r3, #1
 8005146:	2300      	moveq	r3, #0
 8005148:	b2db      	uxtb	r3, r3
 800514a:	e022      	b.n	8005192 <HAL_TIM_PWM_Start+0x9e>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b0c      	cmp	r3, #12
 8005150:	d109      	bne.n	8005166 <HAL_TIM_PWM_Start+0x72>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b01      	cmp	r3, #1
 800515c:	bf14      	ite	ne
 800515e:	2301      	movne	r3, #1
 8005160:	2300      	moveq	r3, #0
 8005162:	b2db      	uxtb	r3, r3
 8005164:	e015      	b.n	8005192 <HAL_TIM_PWM_Start+0x9e>
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b10      	cmp	r3, #16
 800516a:	d109      	bne.n	8005180 <HAL_TIM_PWM_Start+0x8c>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005172:	b2db      	uxtb	r3, r3
 8005174:	2b01      	cmp	r3, #1
 8005176:	bf14      	ite	ne
 8005178:	2301      	movne	r3, #1
 800517a:	2300      	moveq	r3, #0
 800517c:	b2db      	uxtb	r3, r3
 800517e:	e008      	b.n	8005192 <HAL_TIM_PWM_Start+0x9e>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b01      	cmp	r3, #1
 800518a:	bf14      	ite	ne
 800518c:	2301      	movne	r3, #1
 800518e:	2300      	moveq	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e09c      	b.n	80052d4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d104      	bne.n	80051aa <HAL_TIM_PWM_Start+0xb6>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a8:	e023      	b.n	80051f2 <HAL_TIM_PWM_Start+0xfe>
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	2b04      	cmp	r3, #4
 80051ae:	d104      	bne.n	80051ba <HAL_TIM_PWM_Start+0xc6>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051b8:	e01b      	b.n	80051f2 <HAL_TIM_PWM_Start+0xfe>
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	2b08      	cmp	r3, #8
 80051be:	d104      	bne.n	80051ca <HAL_TIM_PWM_Start+0xd6>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2202      	movs	r2, #2
 80051c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051c8:	e013      	b.n	80051f2 <HAL_TIM_PWM_Start+0xfe>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b0c      	cmp	r3, #12
 80051ce:	d104      	bne.n	80051da <HAL_TIM_PWM_Start+0xe6>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051d8:	e00b      	b.n	80051f2 <HAL_TIM_PWM_Start+0xfe>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b10      	cmp	r3, #16
 80051de:	d104      	bne.n	80051ea <HAL_TIM_PWM_Start+0xf6>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051e8:	e003      	b.n	80051f2 <HAL_TIM_PWM_Start+0xfe>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2202      	movs	r2, #2
 80051ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2201      	movs	r2, #1
 80051f8:	6839      	ldr	r1, [r7, #0]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 ff74 	bl	80060e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a35      	ldr	r2, [pc, #212]	@ (80052dc <HAL_TIM_PWM_Start+0x1e8>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d013      	beq.n	8005232 <HAL_TIM_PWM_Start+0x13e>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a34      	ldr	r2, [pc, #208]	@ (80052e0 <HAL_TIM_PWM_Start+0x1ec>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00e      	beq.n	8005232 <HAL_TIM_PWM_Start+0x13e>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a32      	ldr	r2, [pc, #200]	@ (80052e4 <HAL_TIM_PWM_Start+0x1f0>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d009      	beq.n	8005232 <HAL_TIM_PWM_Start+0x13e>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a31      	ldr	r2, [pc, #196]	@ (80052e8 <HAL_TIM_PWM_Start+0x1f4>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d004      	beq.n	8005232 <HAL_TIM_PWM_Start+0x13e>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a2f      	ldr	r2, [pc, #188]	@ (80052ec <HAL_TIM_PWM_Start+0x1f8>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d101      	bne.n	8005236 <HAL_TIM_PWM_Start+0x142>
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <HAL_TIM_PWM_Start+0x144>
 8005236:	2300      	movs	r3, #0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d007      	beq.n	800524c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800524a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a22      	ldr	r2, [pc, #136]	@ (80052dc <HAL_TIM_PWM_Start+0x1e8>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d01d      	beq.n	8005292 <HAL_TIM_PWM_Start+0x19e>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525e:	d018      	beq.n	8005292 <HAL_TIM_PWM_Start+0x19e>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a22      	ldr	r2, [pc, #136]	@ (80052f0 <HAL_TIM_PWM_Start+0x1fc>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d013      	beq.n	8005292 <HAL_TIM_PWM_Start+0x19e>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a21      	ldr	r2, [pc, #132]	@ (80052f4 <HAL_TIM_PWM_Start+0x200>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00e      	beq.n	8005292 <HAL_TIM_PWM_Start+0x19e>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a1f      	ldr	r2, [pc, #124]	@ (80052f8 <HAL_TIM_PWM_Start+0x204>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d009      	beq.n	8005292 <HAL_TIM_PWM_Start+0x19e>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a17      	ldr	r2, [pc, #92]	@ (80052e0 <HAL_TIM_PWM_Start+0x1ec>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d004      	beq.n	8005292 <HAL_TIM_PWM_Start+0x19e>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a15      	ldr	r2, [pc, #84]	@ (80052e4 <HAL_TIM_PWM_Start+0x1f0>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d115      	bne.n	80052be <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	4b18      	ldr	r3, [pc, #96]	@ (80052fc <HAL_TIM_PWM_Start+0x208>)
 800529a:	4013      	ands	r3, r2
 800529c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2b06      	cmp	r3, #6
 80052a2:	d015      	beq.n	80052d0 <HAL_TIM_PWM_Start+0x1dc>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052aa:	d011      	beq.n	80052d0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0201 	orr.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052bc:	e008      	b.n	80052d0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f042 0201 	orr.w	r2, r2, #1
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	e000      	b.n	80052d2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40012c00 	.word	0x40012c00
 80052e0:	40013400 	.word	0x40013400
 80052e4:	40014000 	.word	0x40014000
 80052e8:	40014400 	.word	0x40014400
 80052ec:	40014800 	.word	0x40014800
 80052f0:	40000400 	.word	0x40000400
 80052f4:	40000800 	.word	0x40000800
 80052f8:	40000c00 	.word	0x40000c00
 80052fc:	00010007 	.word	0x00010007

08005300 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e097      	b.n	8005444 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	d106      	bne.n	800532e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7fc fe13 	bl	8001f54 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6812      	ldr	r2, [r2, #0]
 8005340:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005344:	f023 0307 	bic.w	r3, r3, #7
 8005348:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	3304      	adds	r3, #4
 8005352:	4619      	mov	r1, r3
 8005354:	4610      	mov	r0, r2
 8005356:	f000 fb4b 	bl	80059f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6a1b      	ldr	r3, [r3, #32]
 8005370:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005382:	f023 0303 	bic.w	r3, r3, #3
 8005386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	689a      	ldr	r2, [r3, #8]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	021b      	lsls	r3, r3, #8
 8005392:	4313      	orrs	r3, r2
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4313      	orrs	r3, r2
 8005398:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80053a0:	f023 030c 	bic.w	r3, r3, #12
 80053a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	021b      	lsls	r3, r3, #8
 80053bc:	4313      	orrs	r3, r2
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	011a      	lsls	r2, r3, #4
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	031b      	lsls	r3, r3, #12
 80053d0:	4313      	orrs	r3, r2
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80053de:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80053e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	4313      	orrs	r3, r2
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2201      	movs	r2, #1
 8005436:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3718      	adds	r7, #24
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800545c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005464:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800546c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005474:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d110      	bne.n	800549e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800547c:	7bfb      	ldrb	r3, [r7, #15]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d102      	bne.n	8005488 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005482:	7b7b      	ldrb	r3, [r7, #13]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d001      	beq.n	800548c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e069      	b.n	8005560 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2202      	movs	r2, #2
 8005490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800549c:	e031      	b.n	8005502 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b04      	cmp	r3, #4
 80054a2:	d110      	bne.n	80054c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80054a4:	7bbb      	ldrb	r3, [r7, #14]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d102      	bne.n	80054b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80054aa:	7b3b      	ldrb	r3, [r7, #12]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d001      	beq.n	80054b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e055      	b.n	8005560 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054c4:	e01d      	b.n	8005502 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054c6:	7bfb      	ldrb	r3, [r7, #15]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d108      	bne.n	80054de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80054cc:	7bbb      	ldrb	r3, [r7, #14]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d105      	bne.n	80054de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054d2:	7b7b      	ldrb	r3, [r7, #13]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d102      	bne.n	80054de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80054d8:	7b3b      	ldrb	r3, [r7, #12]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d001      	beq.n	80054e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e03e      	b.n	8005560 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2202      	movs	r2, #2
 80054e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2202      	movs	r2, #2
 80054ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2202      	movs	r2, #2
 80054f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2202      	movs	r2, #2
 80054fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d003      	beq.n	8005510 <HAL_TIM_Encoder_Start+0xc4>
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	2b04      	cmp	r3, #4
 800550c:	d008      	beq.n	8005520 <HAL_TIM_Encoder_Start+0xd4>
 800550e:	e00f      	b.n	8005530 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2201      	movs	r2, #1
 8005516:	2100      	movs	r1, #0
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fde5 	bl	80060e8 <TIM_CCxChannelCmd>
      break;
 800551e:	e016      	b.n	800554e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2201      	movs	r2, #1
 8005526:	2104      	movs	r1, #4
 8005528:	4618      	mov	r0, r3
 800552a:	f000 fddd 	bl	80060e8 <TIM_CCxChannelCmd>
      break;
 800552e:	e00e      	b.n	800554e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2201      	movs	r2, #1
 8005536:	2100      	movs	r1, #0
 8005538:	4618      	mov	r0, r3
 800553a:	f000 fdd5 	bl	80060e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2201      	movs	r2, #1
 8005544:	2104      	movs	r1, #4
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fdce 	bl	80060e8 <TIM_CCxChannelCmd>
      break;
 800554c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f042 0201 	orr.w	r2, r2, #1
 800555c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d020      	beq.n	80055cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01b      	beq.n	80055cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f06f 0202 	mvn.w	r2, #2
 800559c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9fe 	bl	80059b4 <HAL_TIM_IC_CaptureCallback>
 80055b8:	e005      	b.n	80055c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f9f0 	bl	80059a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 fa01 	bl	80059c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 0304 	and.w	r3, r3, #4
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d020      	beq.n	8005618 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01b      	beq.n	8005618 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0204 	mvn.w	r2, #4
 80055e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2202      	movs	r2, #2
 80055ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f9d8 	bl	80059b4 <HAL_TIM_IC_CaptureCallback>
 8005604:	e005      	b.n	8005612 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f9ca 	bl	80059a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f9db 	bl	80059c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0308 	and.w	r3, r3, #8
 800561e:	2b00      	cmp	r3, #0
 8005620:	d020      	beq.n	8005664 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f003 0308 	and.w	r3, r3, #8
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01b      	beq.n	8005664 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f06f 0208 	mvn.w	r2, #8
 8005634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2204      	movs	r2, #4
 800563a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	f003 0303 	and.w	r3, r3, #3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f9b2 	bl	80059b4 <HAL_TIM_IC_CaptureCallback>
 8005650:	e005      	b.n	800565e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f9a4 	bl	80059a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f9b5 	bl	80059c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f003 0310 	and.w	r3, r3, #16
 800566a:	2b00      	cmp	r3, #0
 800566c:	d020      	beq.n	80056b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f003 0310 	and.w	r3, r3, #16
 8005674:	2b00      	cmp	r3, #0
 8005676:	d01b      	beq.n	80056b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f06f 0210 	mvn.w	r2, #16
 8005680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2208      	movs	r2, #8
 8005686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f98c 	bl	80059b4 <HAL_TIM_IC_CaptureCallback>
 800569c:	e005      	b.n	80056aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f97e 	bl	80059a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 f98f 	bl	80059c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00c      	beq.n	80056d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d007      	beq.n	80056d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f06f 0201 	mvn.w	r2, #1
 80056cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7fb fd20 	bl	8001114 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d104      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00c      	beq.n	8005702 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d007      	beq.n	8005702 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80056fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 fe29 	bl	8006354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00c      	beq.n	8005726 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005712:	2b00      	cmp	r3, #0
 8005714:	d007      	beq.n	8005726 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800571e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 fe21 	bl	8006368 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00c      	beq.n	800574a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005736:	2b00      	cmp	r3, #0
 8005738:	d007      	beq.n	800574a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f949 	bl	80059dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f003 0320 	and.w	r3, r3, #32
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00c      	beq.n	800576e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f003 0320 	and.w	r3, r3, #32
 800575a:	2b00      	cmp	r3, #0
 800575c:	d007      	beq.n	800576e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f06f 0220 	mvn.w	r2, #32
 8005766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 fde9 	bl	8006340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
	...

08005778 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005784:	2300      	movs	r3, #0
 8005786:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005792:	2302      	movs	r3, #2
 8005794:	e0ff      	b.n	8005996 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2b14      	cmp	r3, #20
 80057a2:	f200 80f0 	bhi.w	8005986 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80057a6:	a201      	add	r2, pc, #4	@ (adr r2, 80057ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ac:	08005801 	.word	0x08005801
 80057b0:	08005987 	.word	0x08005987
 80057b4:	08005987 	.word	0x08005987
 80057b8:	08005987 	.word	0x08005987
 80057bc:	08005841 	.word	0x08005841
 80057c0:	08005987 	.word	0x08005987
 80057c4:	08005987 	.word	0x08005987
 80057c8:	08005987 	.word	0x08005987
 80057cc:	08005883 	.word	0x08005883
 80057d0:	08005987 	.word	0x08005987
 80057d4:	08005987 	.word	0x08005987
 80057d8:	08005987 	.word	0x08005987
 80057dc:	080058c3 	.word	0x080058c3
 80057e0:	08005987 	.word	0x08005987
 80057e4:	08005987 	.word	0x08005987
 80057e8:	08005987 	.word	0x08005987
 80057ec:	08005905 	.word	0x08005905
 80057f0:	08005987 	.word	0x08005987
 80057f4:	08005987 	.word	0x08005987
 80057f8:	08005987 	.word	0x08005987
 80057fc:	08005945 	.word	0x08005945
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68b9      	ldr	r1, [r7, #8]
 8005806:	4618      	mov	r0, r3
 8005808:	f000 f998 	bl	8005b3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	699a      	ldr	r2, [r3, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0208 	orr.w	r2, r2, #8
 800581a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	699a      	ldr	r2, [r3, #24]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 0204 	bic.w	r2, r2, #4
 800582a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6999      	ldr	r1, [r3, #24]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	619a      	str	r2, [r3, #24]
      break;
 800583e:	e0a5      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68b9      	ldr	r1, [r7, #8]
 8005846:	4618      	mov	r0, r3
 8005848:	f000 fa08 	bl	8005c5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699a      	ldr	r2, [r3, #24]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800585a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800586a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6999      	ldr	r1, [r3, #24]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	021a      	lsls	r2, r3, #8
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	430a      	orrs	r2, r1
 800587e:	619a      	str	r2, [r3, #24]
      break;
 8005880:	e084      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68b9      	ldr	r1, [r7, #8]
 8005888:	4618      	mov	r0, r3
 800588a:	f000 fa71 	bl	8005d70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	69da      	ldr	r2, [r3, #28]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f042 0208 	orr.w	r2, r2, #8
 800589c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	69da      	ldr	r2, [r3, #28]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f022 0204 	bic.w	r2, r2, #4
 80058ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69d9      	ldr	r1, [r3, #28]
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	691a      	ldr	r2, [r3, #16]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	61da      	str	r2, [r3, #28]
      break;
 80058c0:	e064      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68b9      	ldr	r1, [r7, #8]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 fad9 	bl	8005e80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	69da      	ldr	r2, [r3, #28]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	69da      	ldr	r2, [r3, #28]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	69d9      	ldr	r1, [r3, #28]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	021a      	lsls	r2, r3, #8
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	61da      	str	r2, [r3, #28]
      break;
 8005902:	e043      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fb22 	bl	8005f54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0208 	orr.w	r2, r2, #8
 800591e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 0204 	bic.w	r2, r2, #4
 800592e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	691a      	ldr	r2, [r3, #16]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005942:	e023      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68b9      	ldr	r1, [r7, #8]
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fb66 	bl	800601c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800595e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800596e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	021a      	lsls	r2, r3, #8
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005984:	e002      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	75fb      	strb	r3, [r7, #23]
      break;
 800598a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005994:	7dfb      	ldrb	r3, [r7, #23]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3718      	adds	r7, #24
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop

080059a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a46      	ldr	r2, [pc, #280]	@ (8005b1c <TIM_Base_SetConfig+0x12c>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d013      	beq.n	8005a30 <TIM_Base_SetConfig+0x40>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a0e:	d00f      	beq.n	8005a30 <TIM_Base_SetConfig+0x40>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a43      	ldr	r2, [pc, #268]	@ (8005b20 <TIM_Base_SetConfig+0x130>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d00b      	beq.n	8005a30 <TIM_Base_SetConfig+0x40>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a42      	ldr	r2, [pc, #264]	@ (8005b24 <TIM_Base_SetConfig+0x134>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d007      	beq.n	8005a30 <TIM_Base_SetConfig+0x40>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a41      	ldr	r2, [pc, #260]	@ (8005b28 <TIM_Base_SetConfig+0x138>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d003      	beq.n	8005a30 <TIM_Base_SetConfig+0x40>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a40      	ldr	r2, [pc, #256]	@ (8005b2c <TIM_Base_SetConfig+0x13c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d108      	bne.n	8005a42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a35      	ldr	r2, [pc, #212]	@ (8005b1c <TIM_Base_SetConfig+0x12c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d01f      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a50:	d01b      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a32      	ldr	r2, [pc, #200]	@ (8005b20 <TIM_Base_SetConfig+0x130>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d017      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a31      	ldr	r2, [pc, #196]	@ (8005b24 <TIM_Base_SetConfig+0x134>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d013      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a30      	ldr	r2, [pc, #192]	@ (8005b28 <TIM_Base_SetConfig+0x138>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00f      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a2f      	ldr	r2, [pc, #188]	@ (8005b2c <TIM_Base_SetConfig+0x13c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00b      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a2e      	ldr	r2, [pc, #184]	@ (8005b30 <TIM_Base_SetConfig+0x140>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d007      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b34 <TIM_Base_SetConfig+0x144>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d003      	beq.n	8005a8a <TIM_Base_SetConfig+0x9a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <TIM_Base_SetConfig+0x148>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d108      	bne.n	8005a9c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	689a      	ldr	r2, [r3, #8]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a16      	ldr	r2, [pc, #88]	@ (8005b1c <TIM_Base_SetConfig+0x12c>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d00f      	beq.n	8005ae8 <TIM_Base_SetConfig+0xf8>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a18      	ldr	r2, [pc, #96]	@ (8005b2c <TIM_Base_SetConfig+0x13c>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d00b      	beq.n	8005ae8 <TIM_Base_SetConfig+0xf8>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a17      	ldr	r2, [pc, #92]	@ (8005b30 <TIM_Base_SetConfig+0x140>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d007      	beq.n	8005ae8 <TIM_Base_SetConfig+0xf8>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a16      	ldr	r2, [pc, #88]	@ (8005b34 <TIM_Base_SetConfig+0x144>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d003      	beq.n	8005ae8 <TIM_Base_SetConfig+0xf8>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a15      	ldr	r2, [pc, #84]	@ (8005b38 <TIM_Base_SetConfig+0x148>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d103      	bne.n	8005af0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	691a      	ldr	r2, [r3, #16]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d105      	bne.n	8005b0e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	f023 0201 	bic.w	r2, r3, #1
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	611a      	str	r2, [r3, #16]
  }
}
 8005b0e:	bf00      	nop
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40012c00 	.word	0x40012c00
 8005b20:	40000400 	.word	0x40000400
 8005b24:	40000800 	.word	0x40000800
 8005b28:	40000c00 	.word	0x40000c00
 8005b2c:	40013400 	.word	0x40013400
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40014400 	.word	0x40014400
 8005b38:	40014800 	.word	0x40014800

08005b3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f023 0201 	bic.w	r2, r3, #1
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f023 0303 	bic.w	r3, r3, #3
 8005b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f023 0302 	bic.w	r3, r3, #2
 8005b88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a2c      	ldr	r2, [pc, #176]	@ (8005c48 <TIM_OC1_SetConfig+0x10c>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d00f      	beq.n	8005bbc <TIM_OC1_SetConfig+0x80>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a2b      	ldr	r2, [pc, #172]	@ (8005c4c <TIM_OC1_SetConfig+0x110>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d00b      	beq.n	8005bbc <TIM_OC1_SetConfig+0x80>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8005c50 <TIM_OC1_SetConfig+0x114>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d007      	beq.n	8005bbc <TIM_OC1_SetConfig+0x80>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a29      	ldr	r2, [pc, #164]	@ (8005c54 <TIM_OC1_SetConfig+0x118>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d003      	beq.n	8005bbc <TIM_OC1_SetConfig+0x80>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a28      	ldr	r2, [pc, #160]	@ (8005c58 <TIM_OC1_SetConfig+0x11c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d10c      	bne.n	8005bd6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0308 	bic.w	r3, r3, #8
 8005bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f023 0304 	bic.w	r3, r3, #4
 8005bd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a1b      	ldr	r2, [pc, #108]	@ (8005c48 <TIM_OC1_SetConfig+0x10c>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00f      	beq.n	8005bfe <TIM_OC1_SetConfig+0xc2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a1a      	ldr	r2, [pc, #104]	@ (8005c4c <TIM_OC1_SetConfig+0x110>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d00b      	beq.n	8005bfe <TIM_OC1_SetConfig+0xc2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a19      	ldr	r2, [pc, #100]	@ (8005c50 <TIM_OC1_SetConfig+0x114>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d007      	beq.n	8005bfe <TIM_OC1_SetConfig+0xc2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a18      	ldr	r2, [pc, #96]	@ (8005c54 <TIM_OC1_SetConfig+0x118>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d003      	beq.n	8005bfe <TIM_OC1_SetConfig+0xc2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a17      	ldr	r2, [pc, #92]	@ (8005c58 <TIM_OC1_SetConfig+0x11c>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d111      	bne.n	8005c22 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	621a      	str	r2, [r3, #32]
}
 8005c3c:	bf00      	nop
 8005c3e:	371c      	adds	r7, #28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	40012c00 	.word	0x40012c00
 8005c4c:	40013400 	.word	0x40013400
 8005c50:	40014000 	.word	0x40014000
 8005c54:	40014400 	.word	0x40014400
 8005c58:	40014800 	.word	0x40014800

08005c5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b087      	sub	sp, #28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	f023 0210 	bic.w	r2, r3, #16
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	021b      	lsls	r3, r3, #8
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f023 0320 	bic.w	r3, r3, #32
 8005caa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a28      	ldr	r2, [pc, #160]	@ (8005d5c <TIM_OC2_SetConfig+0x100>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <TIM_OC2_SetConfig+0x6c>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a27      	ldr	r2, [pc, #156]	@ (8005d60 <TIM_OC2_SetConfig+0x104>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d10d      	bne.n	8005ce4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	011b      	lsls	r3, r3, #4
 8005cd6:	697a      	ldr	r2, [r7, #20]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ce2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8005d5c <TIM_OC2_SetConfig+0x100>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d00f      	beq.n	8005d0c <TIM_OC2_SetConfig+0xb0>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a1c      	ldr	r2, [pc, #112]	@ (8005d60 <TIM_OC2_SetConfig+0x104>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d00b      	beq.n	8005d0c <TIM_OC2_SetConfig+0xb0>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a1b      	ldr	r2, [pc, #108]	@ (8005d64 <TIM_OC2_SetConfig+0x108>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d007      	beq.n	8005d0c <TIM_OC2_SetConfig+0xb0>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a1a      	ldr	r2, [pc, #104]	@ (8005d68 <TIM_OC2_SetConfig+0x10c>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d003      	beq.n	8005d0c <TIM_OC2_SetConfig+0xb0>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a19      	ldr	r2, [pc, #100]	@ (8005d6c <TIM_OC2_SetConfig+0x110>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d113      	bne.n	8005d34 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	693a      	ldr	r2, [r7, #16]
 8005d38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	685a      	ldr	r2, [r3, #4]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	621a      	str	r2, [r3, #32]
}
 8005d4e:	bf00      	nop
 8005d50:	371c      	adds	r7, #28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	40012c00 	.word	0x40012c00
 8005d60:	40013400 	.word	0x40013400
 8005d64:	40014000 	.word	0x40014000
 8005d68:	40014400 	.word	0x40014400
 8005d6c:	40014800 	.word	0x40014800

08005d70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f023 0303 	bic.w	r3, r3, #3
 8005daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	021b      	lsls	r3, r3, #8
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a27      	ldr	r2, [pc, #156]	@ (8005e6c <TIM_OC3_SetConfig+0xfc>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d003      	beq.n	8005dda <TIM_OC3_SetConfig+0x6a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a26      	ldr	r2, [pc, #152]	@ (8005e70 <TIM_OC3_SetConfig+0x100>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d10d      	bne.n	8005df6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005de0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	021b      	lsls	r3, r3, #8
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a1c      	ldr	r2, [pc, #112]	@ (8005e6c <TIM_OC3_SetConfig+0xfc>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00f      	beq.n	8005e1e <TIM_OC3_SetConfig+0xae>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a1b      	ldr	r2, [pc, #108]	@ (8005e70 <TIM_OC3_SetConfig+0x100>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00b      	beq.n	8005e1e <TIM_OC3_SetConfig+0xae>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a1a      	ldr	r2, [pc, #104]	@ (8005e74 <TIM_OC3_SetConfig+0x104>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d007      	beq.n	8005e1e <TIM_OC3_SetConfig+0xae>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a19      	ldr	r2, [pc, #100]	@ (8005e78 <TIM_OC3_SetConfig+0x108>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_OC3_SetConfig+0xae>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a18      	ldr	r2, [pc, #96]	@ (8005e7c <TIM_OC3_SetConfig+0x10c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d113      	bne.n	8005e46 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	621a      	str	r2, [r3, #32]
}
 8005e60:	bf00      	nop
 8005e62:	371c      	adds	r7, #28
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40013400 	.word	0x40013400
 8005e74:	40014000 	.word	0x40014000
 8005e78:	40014400 	.word	0x40014400
 8005e7c:	40014800 	.word	0x40014800

08005e80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	69db      	ldr	r3, [r3, #28]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	021b      	lsls	r3, r3, #8
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ece:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	031b      	lsls	r3, r3, #12
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a18      	ldr	r2, [pc, #96]	@ (8005f40 <TIM_OC4_SetConfig+0xc0>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d00f      	beq.n	8005f04 <TIM_OC4_SetConfig+0x84>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a17      	ldr	r2, [pc, #92]	@ (8005f44 <TIM_OC4_SetConfig+0xc4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00b      	beq.n	8005f04 <TIM_OC4_SetConfig+0x84>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a16      	ldr	r2, [pc, #88]	@ (8005f48 <TIM_OC4_SetConfig+0xc8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d007      	beq.n	8005f04 <TIM_OC4_SetConfig+0x84>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a15      	ldr	r2, [pc, #84]	@ (8005f4c <TIM_OC4_SetConfig+0xcc>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d003      	beq.n	8005f04 <TIM_OC4_SetConfig+0x84>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a14      	ldr	r2, [pc, #80]	@ (8005f50 <TIM_OC4_SetConfig+0xd0>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d109      	bne.n	8005f18 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	019b      	lsls	r3, r3, #6
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	621a      	str	r2, [r3, #32]
}
 8005f32:	bf00      	nop
 8005f34:	371c      	adds	r7, #28
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	40012c00 	.word	0x40012c00
 8005f44:	40013400 	.word	0x40013400
 8005f48:	40014000 	.word	0x40014000
 8005f4c:	40014400 	.word	0x40014400
 8005f50:	40014800 	.word	0x40014800

08005f54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b087      	sub	sp, #28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a1b      	ldr	r3, [r3, #32]
 8005f68:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	041b      	lsls	r3, r3, #16
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a17      	ldr	r2, [pc, #92]	@ (8006008 <TIM_OC5_SetConfig+0xb4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d00f      	beq.n	8005fce <TIM_OC5_SetConfig+0x7a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a16      	ldr	r2, [pc, #88]	@ (800600c <TIM_OC5_SetConfig+0xb8>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d00b      	beq.n	8005fce <TIM_OC5_SetConfig+0x7a>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a15      	ldr	r2, [pc, #84]	@ (8006010 <TIM_OC5_SetConfig+0xbc>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d007      	beq.n	8005fce <TIM_OC5_SetConfig+0x7a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a14      	ldr	r2, [pc, #80]	@ (8006014 <TIM_OC5_SetConfig+0xc0>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d003      	beq.n	8005fce <TIM_OC5_SetConfig+0x7a>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a13      	ldr	r2, [pc, #76]	@ (8006018 <TIM_OC5_SetConfig+0xc4>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d109      	bne.n	8005fe2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fd4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	021b      	lsls	r3, r3, #8
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	621a      	str	r2, [r3, #32]
}
 8005ffc:	bf00      	nop
 8005ffe:	371c      	adds	r7, #28
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr
 8006008:	40012c00 	.word	0x40012c00
 800600c:	40013400 	.word	0x40013400
 8006010:	40014000 	.word	0x40014000
 8006014:	40014400 	.word	0x40014400
 8006018:	40014800 	.word	0x40014800

0800601c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800604a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800604e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	021b      	lsls	r3, r3, #8
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	4313      	orrs	r3, r2
 800605a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006062:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	051b      	lsls	r3, r3, #20
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a18      	ldr	r2, [pc, #96]	@ (80060d4 <TIM_OC6_SetConfig+0xb8>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d00f      	beq.n	8006098 <TIM_OC6_SetConfig+0x7c>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a17      	ldr	r2, [pc, #92]	@ (80060d8 <TIM_OC6_SetConfig+0xbc>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d00b      	beq.n	8006098 <TIM_OC6_SetConfig+0x7c>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a16      	ldr	r2, [pc, #88]	@ (80060dc <TIM_OC6_SetConfig+0xc0>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d007      	beq.n	8006098 <TIM_OC6_SetConfig+0x7c>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a15      	ldr	r2, [pc, #84]	@ (80060e0 <TIM_OC6_SetConfig+0xc4>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d003      	beq.n	8006098 <TIM_OC6_SetConfig+0x7c>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a14      	ldr	r2, [pc, #80]	@ (80060e4 <TIM_OC6_SetConfig+0xc8>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d109      	bne.n	80060ac <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800609e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	029b      	lsls	r3, r3, #10
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	621a      	str	r2, [r3, #32]
}
 80060c6:	bf00      	nop
 80060c8:	371c      	adds	r7, #28
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40012c00 	.word	0x40012c00
 80060d8:	40013400 	.word	0x40013400
 80060dc:	40014000 	.word	0x40014000
 80060e0:	40014400 	.word	0x40014400
 80060e4:	40014800 	.word	0x40014800

080060e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	f003 031f 	and.w	r3, r3, #31
 80060fa:	2201      	movs	r2, #1
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6a1a      	ldr	r2, [r3, #32]
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	43db      	mvns	r3, r3
 800610a:	401a      	ands	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a1a      	ldr	r2, [r3, #32]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	f003 031f 	and.w	r3, r3, #31
 800611a:	6879      	ldr	r1, [r7, #4]
 800611c:	fa01 f303 	lsl.w	r3, r1, r3
 8006120:	431a      	orrs	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	621a      	str	r2, [r3, #32]
}
 8006126:	bf00      	nop
 8006128:	371c      	adds	r7, #28
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
	...

08006134 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006144:	2b01      	cmp	r3, #1
 8006146:	d101      	bne.n	800614c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006148:	2302      	movs	r3, #2
 800614a:	e068      	b.n	800621e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a2e      	ldr	r2, [pc, #184]	@ (800622c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d004      	beq.n	8006180 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a2d      	ldr	r2, [pc, #180]	@ (8006230 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d108      	bne.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006186:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006198:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a1e      	ldr	r2, [pc, #120]	@ (800622c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d01d      	beq.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061be:	d018      	beq.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006234 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d013      	beq.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a1a      	ldr	r2, [pc, #104]	@ (8006238 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00e      	beq.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a18      	ldr	r2, [pc, #96]	@ (800623c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d009      	beq.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a13      	ldr	r2, [pc, #76]	@ (8006230 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d004      	beq.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a14      	ldr	r2, [pc, #80]	@ (8006240 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d10c      	bne.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	68ba      	ldr	r2, [r7, #8]
 8006200:	4313      	orrs	r3, r2
 8006202:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3714      	adds	r7, #20
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40012c00 	.word	0x40012c00
 8006230:	40013400 	.word	0x40013400
 8006234:	40000400 	.word	0x40000400
 8006238:	40000800 	.word	0x40000800
 800623c:	40000c00 	.word	0x40000c00
 8006240:	40014000 	.word	0x40014000

08006244 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800624e:	2300      	movs	r3, #0
 8006250:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800625c:	2302      	movs	r3, #2
 800625e:	e065      	b.n	800632c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	4313      	orrs	r3, r2
 8006282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c6:	4313      	orrs	r3, r2
 80062c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	041b      	lsls	r3, r3, #16
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a16      	ldr	r2, [pc, #88]	@ (8006338 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d004      	beq.n	80062ee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a14      	ldr	r2, [pc, #80]	@ (800633c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d115      	bne.n	800631a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f8:	051b      	lsls	r3, r3, #20
 80062fa:	4313      	orrs	r3, r2
 80062fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	4313      	orrs	r3, r2
 800630a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3714      	adds	r7, #20
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	40012c00 	.word	0x40012c00
 800633c:	40013400 	.word	0x40013400

08006340 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d101      	bne.n	800638e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e040      	b.n	8006410 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006392:	2b00      	cmp	r3, #0
 8006394:	d106      	bne.n	80063a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7fb fed8 	bl	8002154 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2224      	movs	r2, #36	@ 0x24
 80063a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0201 	bic.w	r2, r2, #1
 80063b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d002      	beq.n	80063c8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fedc 	bl	8007180 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fc21 	bl	8006c10 <UART_SetConfig>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e01b      	b.n	8006410 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	685a      	ldr	r2, [r3, #4]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	689a      	ldr	r2, [r3, #8]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f042 0201 	orr.w	r2, r2, #1
 8006406:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 ff5b 	bl	80072c4 <UART_CheckIdleState>
 800640e:	4603      	mov	r3, r0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3708      	adds	r7, #8
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b08a      	sub	sp, #40	@ 0x28
 800641c:	af02      	add	r7, sp, #8
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	603b      	str	r3, [r7, #0]
 8006424:	4613      	mov	r3, r2
 8006426:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800642c:	2b20      	cmp	r3, #32
 800642e:	d177      	bne.n	8006520 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <HAL_UART_Transmit+0x24>
 8006436:	88fb      	ldrh	r3, [r7, #6]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d101      	bne.n	8006440 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e070      	b.n	8006522 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2221      	movs	r2, #33	@ 0x21
 800644c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800644e:	f7fb ff7f 	bl	8002350 <HAL_GetTick>
 8006452:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	88fa      	ldrh	r2, [r7, #6]
 8006458:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	88fa      	ldrh	r2, [r7, #6]
 8006460:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800646c:	d108      	bne.n	8006480 <HAL_UART_Transmit+0x68>
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d104      	bne.n	8006480 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006476:	2300      	movs	r3, #0
 8006478:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	61bb      	str	r3, [r7, #24]
 800647e:	e003      	b.n	8006488 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006484:	2300      	movs	r3, #0
 8006486:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006488:	e02f      	b.n	80064ea <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	2200      	movs	r2, #0
 8006492:	2180      	movs	r1, #128	@ 0x80
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 ffbd 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d004      	beq.n	80064aa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e03b      	b.n	8006522 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10b      	bne.n	80064c8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	881a      	ldrh	r2, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064bc:	b292      	uxth	r2, r2
 80064be:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	3302      	adds	r3, #2
 80064c4:	61bb      	str	r3, [r7, #24]
 80064c6:	e007      	b.n	80064d8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	781a      	ldrb	r2, [r3, #0]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	3301      	adds	r3, #1
 80064d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1c9      	bne.n	800648a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	2200      	movs	r2, #0
 80064fe:	2140      	movs	r1, #64	@ 0x40
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f000 ff87 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d004      	beq.n	8006516 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2220      	movs	r2, #32
 8006510:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e005      	b.n	8006522 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2220      	movs	r2, #32
 800651a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	e000      	b.n	8006522 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006520:	2302      	movs	r3, #2
  }
}
 8006522:	4618      	mov	r0, r3
 8006524:	3720      	adds	r7, #32
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
	...

0800652c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08a      	sub	sp, #40	@ 0x28
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	4613      	mov	r3, r2
 8006538:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006540:	2b20      	cmp	r3, #32
 8006542:	d137      	bne.n	80065b4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d002      	beq.n	8006550 <HAL_UART_Receive_IT+0x24>
 800654a:	88fb      	ldrh	r3, [r7, #6]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d101      	bne.n	8006554 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e030      	b.n	80065b6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a18      	ldr	r2, [pc, #96]	@ (80065c0 <HAL_UART_Receive_IT+0x94>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d01f      	beq.n	80065a4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d018      	beq.n	80065a4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	e853 3f00 	ldrex	r3, [r3]
 800657e:	613b      	str	r3, [r7, #16]
   return(result);
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006586:	627b      	str	r3, [r7, #36]	@ 0x24
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	461a      	mov	r2, r3
 800658e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006590:	623b      	str	r3, [r7, #32]
 8006592:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006594:	69f9      	ldr	r1, [r7, #28]
 8006596:	6a3a      	ldr	r2, [r7, #32]
 8006598:	e841 2300 	strex	r3, r2, [r1]
 800659c:	61bb      	str	r3, [r7, #24]
   return(result);
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1e6      	bne.n	8006572 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80065a4:	88fb      	ldrh	r3, [r7, #6]
 80065a6:	461a      	mov	r2, r3
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f000 ffa0 	bl	80074f0 <UART_Start_Receive_IT>
 80065b0:	4603      	mov	r3, r0
 80065b2:	e000      	b.n	80065b6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80065b4:	2302      	movs	r3, #2
  }
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3728      	adds	r7, #40	@ 0x28
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	40008000 	.word	0x40008000

080065c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b0ba      	sub	sp, #232	@ 0xe8
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80065ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 80065f2:	4013      	ands	r3, r2
 80065f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80065f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d115      	bne.n	800662c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006604:	f003 0320 	and.w	r3, r3, #32
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00f      	beq.n	800662c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800660c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006610:	f003 0320 	and.w	r3, r3, #32
 8006614:	2b00      	cmp	r3, #0
 8006616:	d009      	beq.n	800662c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 82ca 	beq.w	8006bb6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	4798      	blx	r3
      }
      return;
 800662a:	e2c4      	b.n	8006bb6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800662c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006630:	2b00      	cmp	r3, #0
 8006632:	f000 8117 	beq.w	8006864 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b00      	cmp	r3, #0
 8006640:	d106      	bne.n	8006650 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006642:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006646:	4b85      	ldr	r3, [pc, #532]	@ (800685c <HAL_UART_IRQHandler+0x298>)
 8006648:	4013      	ands	r3, r2
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 810a 	beq.w	8006864 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d011      	beq.n	8006680 <HAL_UART_IRQHandler+0xbc>
 800665c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00b      	beq.n	8006680 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2201      	movs	r2, #1
 800666e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006676:	f043 0201 	orr.w	r2, r3, #1
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006684:	f003 0302 	and.w	r3, r3, #2
 8006688:	2b00      	cmp	r3, #0
 800668a:	d011      	beq.n	80066b0 <HAL_UART_IRQHandler+0xec>
 800668c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006690:	f003 0301 	and.w	r3, r3, #1
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00b      	beq.n	80066b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2202      	movs	r2, #2
 800669e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066a6:	f043 0204 	orr.w	r2, r3, #4
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d011      	beq.n	80066e0 <HAL_UART_IRQHandler+0x11c>
 80066bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066c0:	f003 0301 	and.w	r3, r3, #1
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00b      	beq.n	80066e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2204      	movs	r2, #4
 80066ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066d6:	f043 0202 	orr.w	r2, r3, #2
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e4:	f003 0308 	and.w	r3, r3, #8
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d017      	beq.n	800671c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f0:	f003 0320 	and.w	r3, r3, #32
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d105      	bne.n	8006704 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00b      	beq.n	800671c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2208      	movs	r2, #8
 800670a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006712:	f043 0208 	orr.w	r2, r3, #8
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800671c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006720:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006724:	2b00      	cmp	r3, #0
 8006726:	d012      	beq.n	800674e <HAL_UART_IRQHandler+0x18a>
 8006728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800672c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00c      	beq.n	800674e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800673c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006744:	f043 0220 	orr.w	r2, r3, #32
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006754:	2b00      	cmp	r3, #0
 8006756:	f000 8230 	beq.w	8006bba <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800675a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800675e:	f003 0320 	and.w	r3, r3, #32
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00d      	beq.n	8006782 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800676a:	f003 0320 	and.w	r3, r3, #32
 800676e:	2b00      	cmp	r3, #0
 8006770:	d007      	beq.n	8006782 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006776:	2b00      	cmp	r3, #0
 8006778:	d003      	beq.n	8006782 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006788:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006796:	2b40      	cmp	r3, #64	@ 0x40
 8006798:	d005      	beq.n	80067a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800679a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800679e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d04f      	beq.n	8006846 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 ff68 	bl	800767c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b6:	2b40      	cmp	r3, #64	@ 0x40
 80067b8:	d141      	bne.n	800683e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	3308      	adds	r3, #8
 80067c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80067d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80067d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3308      	adds	r3, #8
 80067e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80067e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80067ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067f6:	e841 2300 	strex	r3, r2, [r1]
 80067fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1d9      	bne.n	80067ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800680a:	2b00      	cmp	r3, #0
 800680c:	d013      	beq.n	8006836 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006812:	4a13      	ldr	r2, [pc, #76]	@ (8006860 <HAL_UART_IRQHandler+0x29c>)
 8006814:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800681a:	4618      	mov	r0, r3
 800681c:	f7fb ff17 	bl	800264e <HAL_DMA_Abort_IT>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d017      	beq.n	8006856 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800682a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006830:	4610      	mov	r0, r2
 8006832:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006834:	e00f      	b.n	8006856 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f9d4 	bl	8006be4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800683c:	e00b      	b.n	8006856 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f9d0 	bl	8006be4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006844:	e007      	b.n	8006856 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f9cc 	bl	8006be4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006854:	e1b1      	b.n	8006bba <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006856:	bf00      	nop
    return;
 8006858:	e1af      	b.n	8006bba <HAL_UART_IRQHandler+0x5f6>
 800685a:	bf00      	nop
 800685c:	04000120 	.word	0x04000120
 8006860:	08007745 	.word	0x08007745

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006868:	2b01      	cmp	r3, #1
 800686a:	f040 816a 	bne.w	8006b42 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800686e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006872:	f003 0310 	and.w	r3, r3, #16
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 8163 	beq.w	8006b42 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800687c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006880:	f003 0310 	and.w	r3, r3, #16
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 815c 	beq.w	8006b42 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2210      	movs	r2, #16
 8006890:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800689c:	2b40      	cmp	r3, #64	@ 0x40
 800689e:	f040 80d4 	bne.w	8006a4a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 80ad 	beq.w	8006a12 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80068be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80068c2:	429a      	cmp	r2, r3
 80068c4:	f080 80a5 	bcs.w	8006a12 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80068ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f040 8086 	bne.w	80069f0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068f0:	e853 3f00 	ldrex	r3, [r3]
 80068f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006900:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	461a      	mov	r2, r3
 800690a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800690e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006912:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006916:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800691a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006926:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1da      	bne.n	80068e4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3308      	adds	r3, #8
 8006934:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006936:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800693e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006940:	f023 0301 	bic.w	r3, r3, #1
 8006944:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3308      	adds	r3, #8
 800694e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006952:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006956:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006958:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800695a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006964:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1e1      	bne.n	800692e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	3308      	adds	r3, #8
 8006970:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006972:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006974:	e853 3f00 	ldrex	r3, [r3]
 8006978:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800697a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800697c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006980:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	3308      	adds	r3, #8
 800698a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800698e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006990:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006992:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006994:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006996:	e841 2300 	strex	r3, r2, [r1]
 800699a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800699c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1e3      	bne.n	800696a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069b8:	e853 3f00 	ldrex	r3, [r3]
 80069bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069c0:	f023 0310 	bic.w	r3, r3, #16
 80069c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	461a      	mov	r2, r3
 80069ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069da:	e841 2300 	strex	r3, r2, [r1]
 80069de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1e4      	bne.n	80069b0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fb fdf1 	bl	80025d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2202      	movs	r2, #2
 80069f4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	4619      	mov	r1, r3
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f8f4 	bl	8006bf8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006a10:	e0d5      	b.n	8006bbe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	f040 80ce 	bne.w	8006bbe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0320 	and.w	r3, r3, #32
 8006a2e:	2b20      	cmp	r3, #32
 8006a30:	f040 80c5 	bne.w	8006bbe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2202      	movs	r2, #2
 8006a38:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a40:	4619      	mov	r1, r3
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f8d8 	bl	8006bf8 <HAL_UARTEx_RxEventCallback>
      return;
 8006a48:	e0b9      	b.n	8006bbe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 80ab 	beq.w	8006bc2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006a6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 80a6 	beq.w	8006bc2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
 8006a82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	461a      	mov	r2, r3
 8006a94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006aa0:	e841 2300 	strex	r3, r2, [r1]
 8006aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1e4      	bne.n	8006a76 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	3308      	adds	r3, #8
 8006ab2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab6:	e853 3f00 	ldrex	r3, [r3]
 8006aba:	623b      	str	r3, [r7, #32]
   return(result);
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	f023 0301 	bic.w	r3, r3, #1
 8006ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3308      	adds	r3, #8
 8006acc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ad0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ad8:	e841 2300 	strex	r3, r2, [r1]
 8006adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1e3      	bne.n	8006aac <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	e853 3f00 	ldrex	r3, [r3]
 8006b04:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f023 0310 	bic.w	r3, r3, #16
 8006b0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	461a      	mov	r2, r3
 8006b16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b1a:	61fb      	str	r3, [r7, #28]
 8006b1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1e:	69b9      	ldr	r1, [r7, #24]
 8006b20:	69fa      	ldr	r2, [r7, #28]
 8006b22:	e841 2300 	strex	r3, r2, [r1]
 8006b26:	617b      	str	r3, [r7, #20]
   return(result);
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d1e4      	bne.n	8006af8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2202      	movs	r2, #2
 8006b32:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b38:	4619      	mov	r1, r3
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f85c 	bl	8006bf8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006b40:	e03f      	b.n	8006bc2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00e      	beq.n	8006b6c <HAL_UART_IRQHandler+0x5a8>
 8006b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d008      	beq.n	8006b6c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006b62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 ffe9 	bl	8007b3c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b6a:	e02d      	b.n	8006bc8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00e      	beq.n	8006b96 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d01c      	beq.n	8006bc6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	4798      	blx	r3
    }
    return;
 8006b94:	e017      	b.n	8006bc6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d012      	beq.n	8006bc8 <HAL_UART_IRQHandler+0x604>
 8006ba2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00c      	beq.n	8006bc8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 fdde 	bl	8007770 <UART_EndTransmit_IT>
    return;
 8006bb4:	e008      	b.n	8006bc8 <HAL_UART_IRQHandler+0x604>
      return;
 8006bb6:	bf00      	nop
 8006bb8:	e006      	b.n	8006bc8 <HAL_UART_IRQHandler+0x604>
    return;
 8006bba:	bf00      	nop
 8006bbc:	e004      	b.n	8006bc8 <HAL_UART_IRQHandler+0x604>
      return;
 8006bbe:	bf00      	nop
 8006bc0:	e002      	b.n	8006bc8 <HAL_UART_IRQHandler+0x604>
      return;
 8006bc2:	bf00      	nop
 8006bc4:	e000      	b.n	8006bc8 <HAL_UART_IRQHandler+0x604>
    return;
 8006bc6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006bc8:	37e8      	adds	r7, #232	@ 0xe8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop

08006bd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	460b      	mov	r3, r1
 8006c02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c04:	bf00      	nop
 8006c06:	370c      	adds	r7, #12
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c14:	b08a      	sub	sp, #40	@ 0x28
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	689a      	ldr	r2, [r3, #8]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	431a      	orrs	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	431a      	orrs	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	69db      	ldr	r3, [r3, #28]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	4ba4      	ldr	r3, [pc, #656]	@ (8006ed0 <UART_SetConfig+0x2c0>)
 8006c40:	4013      	ands	r3, r2
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	6812      	ldr	r2, [r2, #0]
 8006c46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	68da      	ldr	r2, [r3, #12]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a99      	ldr	r2, [pc, #612]	@ (8006ed4 <UART_SetConfig+0x2c4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d004      	beq.n	8006c7c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c8c:	430a      	orrs	r2, r1
 8006c8e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a90      	ldr	r2, [pc, #576]	@ (8006ed8 <UART_SetConfig+0x2c8>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d126      	bne.n	8006ce8 <UART_SetConfig+0xd8>
 8006c9a:	4b90      	ldr	r3, [pc, #576]	@ (8006edc <UART_SetConfig+0x2cc>)
 8006c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ca0:	f003 0303 	and.w	r3, r3, #3
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d81b      	bhi.n	8006ce0 <UART_SetConfig+0xd0>
 8006ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb0 <UART_SetConfig+0xa0>)
 8006caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cae:	bf00      	nop
 8006cb0:	08006cc1 	.word	0x08006cc1
 8006cb4:	08006cd1 	.word	0x08006cd1
 8006cb8:	08006cc9 	.word	0x08006cc9
 8006cbc:	08006cd9 	.word	0x08006cd9
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cc6:	e116      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cce:	e112      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006cd0:	2304      	movs	r3, #4
 8006cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cd6:	e10e      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006cd8:	2308      	movs	r3, #8
 8006cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cde:	e10a      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006ce0:	2310      	movs	r3, #16
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ce6:	e106      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a7c      	ldr	r2, [pc, #496]	@ (8006ee0 <UART_SetConfig+0x2d0>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d138      	bne.n	8006d64 <UART_SetConfig+0x154>
 8006cf2:	4b7a      	ldr	r3, [pc, #488]	@ (8006edc <UART_SetConfig+0x2cc>)
 8006cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cf8:	f003 030c 	and.w	r3, r3, #12
 8006cfc:	2b0c      	cmp	r3, #12
 8006cfe:	d82d      	bhi.n	8006d5c <UART_SetConfig+0x14c>
 8006d00:	a201      	add	r2, pc, #4	@ (adr r2, 8006d08 <UART_SetConfig+0xf8>)
 8006d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d06:	bf00      	nop
 8006d08:	08006d3d 	.word	0x08006d3d
 8006d0c:	08006d5d 	.word	0x08006d5d
 8006d10:	08006d5d 	.word	0x08006d5d
 8006d14:	08006d5d 	.word	0x08006d5d
 8006d18:	08006d4d 	.word	0x08006d4d
 8006d1c:	08006d5d 	.word	0x08006d5d
 8006d20:	08006d5d 	.word	0x08006d5d
 8006d24:	08006d5d 	.word	0x08006d5d
 8006d28:	08006d45 	.word	0x08006d45
 8006d2c:	08006d5d 	.word	0x08006d5d
 8006d30:	08006d5d 	.word	0x08006d5d
 8006d34:	08006d5d 	.word	0x08006d5d
 8006d38:	08006d55 	.word	0x08006d55
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d42:	e0d8      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006d44:	2302      	movs	r3, #2
 8006d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d4a:	e0d4      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006d4c:	2304      	movs	r3, #4
 8006d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d52:	e0d0      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006d54:	2308      	movs	r3, #8
 8006d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d5a:	e0cc      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006d5c:	2310      	movs	r3, #16
 8006d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d62:	e0c8      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a5e      	ldr	r2, [pc, #376]	@ (8006ee4 <UART_SetConfig+0x2d4>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d125      	bne.n	8006dba <UART_SetConfig+0x1aa>
 8006d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8006edc <UART_SetConfig+0x2cc>)
 8006d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d74:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d78:	2b30      	cmp	r3, #48	@ 0x30
 8006d7a:	d016      	beq.n	8006daa <UART_SetConfig+0x19a>
 8006d7c:	2b30      	cmp	r3, #48	@ 0x30
 8006d7e:	d818      	bhi.n	8006db2 <UART_SetConfig+0x1a2>
 8006d80:	2b20      	cmp	r3, #32
 8006d82:	d00a      	beq.n	8006d9a <UART_SetConfig+0x18a>
 8006d84:	2b20      	cmp	r3, #32
 8006d86:	d814      	bhi.n	8006db2 <UART_SetConfig+0x1a2>
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d002      	beq.n	8006d92 <UART_SetConfig+0x182>
 8006d8c:	2b10      	cmp	r3, #16
 8006d8e:	d008      	beq.n	8006da2 <UART_SetConfig+0x192>
 8006d90:	e00f      	b.n	8006db2 <UART_SetConfig+0x1a2>
 8006d92:	2300      	movs	r3, #0
 8006d94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d98:	e0ad      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006d9a:	2302      	movs	r3, #2
 8006d9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006da0:	e0a9      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006da2:	2304      	movs	r3, #4
 8006da4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006da8:	e0a5      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006daa:	2308      	movs	r3, #8
 8006dac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006db0:	e0a1      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006db2:	2310      	movs	r3, #16
 8006db4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006db8:	e09d      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a4a      	ldr	r2, [pc, #296]	@ (8006ee8 <UART_SetConfig+0x2d8>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d125      	bne.n	8006e10 <UART_SetConfig+0x200>
 8006dc4:	4b45      	ldr	r3, [pc, #276]	@ (8006edc <UART_SetConfig+0x2cc>)
 8006dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dce:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dd0:	d016      	beq.n	8006e00 <UART_SetConfig+0x1f0>
 8006dd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dd4:	d818      	bhi.n	8006e08 <UART_SetConfig+0x1f8>
 8006dd6:	2b80      	cmp	r3, #128	@ 0x80
 8006dd8:	d00a      	beq.n	8006df0 <UART_SetConfig+0x1e0>
 8006dda:	2b80      	cmp	r3, #128	@ 0x80
 8006ddc:	d814      	bhi.n	8006e08 <UART_SetConfig+0x1f8>
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d002      	beq.n	8006de8 <UART_SetConfig+0x1d8>
 8006de2:	2b40      	cmp	r3, #64	@ 0x40
 8006de4:	d008      	beq.n	8006df8 <UART_SetConfig+0x1e8>
 8006de6:	e00f      	b.n	8006e08 <UART_SetConfig+0x1f8>
 8006de8:	2300      	movs	r3, #0
 8006dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dee:	e082      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006df0:	2302      	movs	r3, #2
 8006df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006df6:	e07e      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006df8:	2304      	movs	r3, #4
 8006dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dfe:	e07a      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e00:	2308      	movs	r3, #8
 8006e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e06:	e076      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e08:	2310      	movs	r3, #16
 8006e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e0e:	e072      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a35      	ldr	r2, [pc, #212]	@ (8006eec <UART_SetConfig+0x2dc>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d12a      	bne.n	8006e70 <UART_SetConfig+0x260>
 8006e1a:	4b30      	ldr	r3, [pc, #192]	@ (8006edc <UART_SetConfig+0x2cc>)
 8006e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e28:	d01a      	beq.n	8006e60 <UART_SetConfig+0x250>
 8006e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e2e:	d81b      	bhi.n	8006e68 <UART_SetConfig+0x258>
 8006e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e34:	d00c      	beq.n	8006e50 <UART_SetConfig+0x240>
 8006e36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e3a:	d815      	bhi.n	8006e68 <UART_SetConfig+0x258>
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d003      	beq.n	8006e48 <UART_SetConfig+0x238>
 8006e40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e44:	d008      	beq.n	8006e58 <UART_SetConfig+0x248>
 8006e46:	e00f      	b.n	8006e68 <UART_SetConfig+0x258>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e4e:	e052      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e50:	2302      	movs	r3, #2
 8006e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e56:	e04e      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e58:	2304      	movs	r3, #4
 8006e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e5e:	e04a      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e60:	2308      	movs	r3, #8
 8006e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e66:	e046      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e68:	2310      	movs	r3, #16
 8006e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e6e:	e042      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a17      	ldr	r2, [pc, #92]	@ (8006ed4 <UART_SetConfig+0x2c4>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d13a      	bne.n	8006ef0 <UART_SetConfig+0x2e0>
 8006e7a:	4b18      	ldr	r3, [pc, #96]	@ (8006edc <UART_SetConfig+0x2cc>)
 8006e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e88:	d01a      	beq.n	8006ec0 <UART_SetConfig+0x2b0>
 8006e8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e8e:	d81b      	bhi.n	8006ec8 <UART_SetConfig+0x2b8>
 8006e90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e94:	d00c      	beq.n	8006eb0 <UART_SetConfig+0x2a0>
 8006e96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e9a:	d815      	bhi.n	8006ec8 <UART_SetConfig+0x2b8>
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d003      	beq.n	8006ea8 <UART_SetConfig+0x298>
 8006ea0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ea4:	d008      	beq.n	8006eb8 <UART_SetConfig+0x2a8>
 8006ea6:	e00f      	b.n	8006ec8 <UART_SetConfig+0x2b8>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eae:	e022      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006eb0:	2302      	movs	r3, #2
 8006eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eb6:	e01e      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006eb8:	2304      	movs	r3, #4
 8006eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ebe:	e01a      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006ec0:	2308      	movs	r3, #8
 8006ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ec6:	e016      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006ec8:	2310      	movs	r3, #16
 8006eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ece:	e012      	b.n	8006ef6 <UART_SetConfig+0x2e6>
 8006ed0:	efff69f3 	.word	0xefff69f3
 8006ed4:	40008000 	.word	0x40008000
 8006ed8:	40013800 	.word	0x40013800
 8006edc:	40021000 	.word	0x40021000
 8006ee0:	40004400 	.word	0x40004400
 8006ee4:	40004800 	.word	0x40004800
 8006ee8:	40004c00 	.word	0x40004c00
 8006eec:	40005000 	.word	0x40005000
 8006ef0:	2310      	movs	r3, #16
 8006ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a9f      	ldr	r2, [pc, #636]	@ (8007178 <UART_SetConfig+0x568>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d17a      	bne.n	8006ff6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d824      	bhi.n	8006f52 <UART_SetConfig+0x342>
 8006f08:	a201      	add	r2, pc, #4	@ (adr r2, 8006f10 <UART_SetConfig+0x300>)
 8006f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0e:	bf00      	nop
 8006f10:	08006f35 	.word	0x08006f35
 8006f14:	08006f53 	.word	0x08006f53
 8006f18:	08006f3d 	.word	0x08006f3d
 8006f1c:	08006f53 	.word	0x08006f53
 8006f20:	08006f43 	.word	0x08006f43
 8006f24:	08006f53 	.word	0x08006f53
 8006f28:	08006f53 	.word	0x08006f53
 8006f2c:	08006f53 	.word	0x08006f53
 8006f30:	08006f4b 	.word	0x08006f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f34:	f7fd fa76 	bl	8004424 <HAL_RCC_GetPCLK1Freq>
 8006f38:	61f8      	str	r0, [r7, #28]
        break;
 8006f3a:	e010      	b.n	8006f5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f3c:	4b8f      	ldr	r3, [pc, #572]	@ (800717c <UART_SetConfig+0x56c>)
 8006f3e:	61fb      	str	r3, [r7, #28]
        break;
 8006f40:	e00d      	b.n	8006f5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f42:	f7fd f9d7 	bl	80042f4 <HAL_RCC_GetSysClockFreq>
 8006f46:	61f8      	str	r0, [r7, #28]
        break;
 8006f48:	e009      	b.n	8006f5e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f4e:	61fb      	str	r3, [r7, #28]
        break;
 8006f50:	e005      	b.n	8006f5e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f000 80fb 	beq.w	800715c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	685a      	ldr	r2, [r3, #4]
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	005b      	lsls	r3, r3, #1
 8006f6e:	4413      	add	r3, r2
 8006f70:	69fa      	ldr	r2, [r7, #28]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d305      	bcc.n	8006f82 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f7c:	69fa      	ldr	r2, [r7, #28]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d903      	bls.n	8006f8a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f88:	e0e8      	b.n	800715c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	461c      	mov	r4, r3
 8006f90:	4615      	mov	r5, r2
 8006f92:	f04f 0200 	mov.w	r2, #0
 8006f96:	f04f 0300 	mov.w	r3, #0
 8006f9a:	022b      	lsls	r3, r5, #8
 8006f9c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006fa0:	0222      	lsls	r2, r4, #8
 8006fa2:	68f9      	ldr	r1, [r7, #12]
 8006fa4:	6849      	ldr	r1, [r1, #4]
 8006fa6:	0849      	lsrs	r1, r1, #1
 8006fa8:	2000      	movs	r0, #0
 8006faa:	4688      	mov	r8, r1
 8006fac:	4681      	mov	r9, r0
 8006fae:	eb12 0a08 	adds.w	sl, r2, r8
 8006fb2:	eb43 0b09 	adc.w	fp, r3, r9
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	603b      	str	r3, [r7, #0]
 8006fbe:	607a      	str	r2, [r7, #4]
 8006fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fc4:	4650      	mov	r0, sl
 8006fc6:	4659      	mov	r1, fp
 8006fc8:	f7f9 fdee 	bl	8000ba8 <__aeabi_uldivmod>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fda:	d308      	bcc.n	8006fee <UART_SetConfig+0x3de>
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fe2:	d204      	bcs.n	8006fee <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	69ba      	ldr	r2, [r7, #24]
 8006fea:	60da      	str	r2, [r3, #12]
 8006fec:	e0b6      	b.n	800715c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ff4:	e0b2      	b.n	800715c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	69db      	ldr	r3, [r3, #28]
 8006ffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ffe:	d15e      	bne.n	80070be <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007000:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007004:	2b08      	cmp	r3, #8
 8007006:	d828      	bhi.n	800705a <UART_SetConfig+0x44a>
 8007008:	a201      	add	r2, pc, #4	@ (adr r2, 8007010 <UART_SetConfig+0x400>)
 800700a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700e:	bf00      	nop
 8007010:	08007035 	.word	0x08007035
 8007014:	0800703d 	.word	0x0800703d
 8007018:	08007045 	.word	0x08007045
 800701c:	0800705b 	.word	0x0800705b
 8007020:	0800704b 	.word	0x0800704b
 8007024:	0800705b 	.word	0x0800705b
 8007028:	0800705b 	.word	0x0800705b
 800702c:	0800705b 	.word	0x0800705b
 8007030:	08007053 	.word	0x08007053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007034:	f7fd f9f6 	bl	8004424 <HAL_RCC_GetPCLK1Freq>
 8007038:	61f8      	str	r0, [r7, #28]
        break;
 800703a:	e014      	b.n	8007066 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800703c:	f7fd fa08 	bl	8004450 <HAL_RCC_GetPCLK2Freq>
 8007040:	61f8      	str	r0, [r7, #28]
        break;
 8007042:	e010      	b.n	8007066 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007044:	4b4d      	ldr	r3, [pc, #308]	@ (800717c <UART_SetConfig+0x56c>)
 8007046:	61fb      	str	r3, [r7, #28]
        break;
 8007048:	e00d      	b.n	8007066 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800704a:	f7fd f953 	bl	80042f4 <HAL_RCC_GetSysClockFreq>
 800704e:	61f8      	str	r0, [r7, #28]
        break;
 8007050:	e009      	b.n	8007066 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007056:	61fb      	str	r3, [r7, #28]
        break;
 8007058:	e005      	b.n	8007066 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800705a:	2300      	movs	r3, #0
 800705c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007064:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d077      	beq.n	800715c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	005a      	lsls	r2, r3, #1
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	085b      	lsrs	r3, r3, #1
 8007076:	441a      	add	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007080:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	2b0f      	cmp	r3, #15
 8007086:	d916      	bls.n	80070b6 <UART_SetConfig+0x4a6>
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800708e:	d212      	bcs.n	80070b6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	b29b      	uxth	r3, r3
 8007094:	f023 030f 	bic.w	r3, r3, #15
 8007098:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	085b      	lsrs	r3, r3, #1
 800709e:	b29b      	uxth	r3, r3
 80070a0:	f003 0307 	and.w	r3, r3, #7
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	8afb      	ldrh	r3, [r7, #22]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	8afa      	ldrh	r2, [r7, #22]
 80070b2:	60da      	str	r2, [r3, #12]
 80070b4:	e052      	b.n	800715c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070bc:	e04e      	b.n	800715c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070c2:	2b08      	cmp	r3, #8
 80070c4:	d827      	bhi.n	8007116 <UART_SetConfig+0x506>
 80070c6:	a201      	add	r2, pc, #4	@ (adr r2, 80070cc <UART_SetConfig+0x4bc>)
 80070c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070cc:	080070f1 	.word	0x080070f1
 80070d0:	080070f9 	.word	0x080070f9
 80070d4:	08007101 	.word	0x08007101
 80070d8:	08007117 	.word	0x08007117
 80070dc:	08007107 	.word	0x08007107
 80070e0:	08007117 	.word	0x08007117
 80070e4:	08007117 	.word	0x08007117
 80070e8:	08007117 	.word	0x08007117
 80070ec:	0800710f 	.word	0x0800710f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070f0:	f7fd f998 	bl	8004424 <HAL_RCC_GetPCLK1Freq>
 80070f4:	61f8      	str	r0, [r7, #28]
        break;
 80070f6:	e014      	b.n	8007122 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070f8:	f7fd f9aa 	bl	8004450 <HAL_RCC_GetPCLK2Freq>
 80070fc:	61f8      	str	r0, [r7, #28]
        break;
 80070fe:	e010      	b.n	8007122 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007100:	4b1e      	ldr	r3, [pc, #120]	@ (800717c <UART_SetConfig+0x56c>)
 8007102:	61fb      	str	r3, [r7, #28]
        break;
 8007104:	e00d      	b.n	8007122 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007106:	f7fd f8f5 	bl	80042f4 <HAL_RCC_GetSysClockFreq>
 800710a:	61f8      	str	r0, [r7, #28]
        break;
 800710c:	e009      	b.n	8007122 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800710e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007112:	61fb      	str	r3, [r7, #28]
        break;
 8007114:	e005      	b.n	8007122 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007120:	bf00      	nop
    }

    if (pclk != 0U)
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d019      	beq.n	800715c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	085a      	lsrs	r2, r3, #1
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	441a      	add	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	fbb2 f3f3 	udiv	r3, r2, r3
 800713a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	2b0f      	cmp	r3, #15
 8007140:	d909      	bls.n	8007156 <UART_SetConfig+0x546>
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007148:	d205      	bcs.n	8007156 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	b29a      	uxth	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	60da      	str	r2, [r3, #12]
 8007154:	e002      	b.n	800715c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007168:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800716c:	4618      	mov	r0, r3
 800716e:	3728      	adds	r7, #40	@ 0x28
 8007170:	46bd      	mov	sp, r7
 8007172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007176:	bf00      	nop
 8007178:	40008000 	.word	0x40008000
 800717c:	00f42400 	.word	0x00f42400

08007180 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718c:	f003 0308 	and.w	r3, r3, #8
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00a      	beq.n	80071aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	430a      	orrs	r2, r1
 80071a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00a      	beq.n	80071cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	430a      	orrs	r2, r1
 80071ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d0:	f003 0302 	and.w	r3, r3, #2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00a      	beq.n	80071ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	430a      	orrs	r2, r1
 80071ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f2:	f003 0304 	and.w	r3, r3, #4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00a      	beq.n	8007210 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007214:	f003 0310 	and.w	r3, r3, #16
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00a      	beq.n	8007232 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007236:	f003 0320 	and.w	r3, r3, #32
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00a      	beq.n	8007254 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	430a      	orrs	r2, r1
 8007252:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725c:	2b00      	cmp	r3, #0
 800725e:	d01a      	beq.n	8007296 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	430a      	orrs	r2, r1
 8007274:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800727e:	d10a      	bne.n	8007296 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	430a      	orrs	r2, r1
 8007294:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800729a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00a      	beq.n	80072b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	430a      	orrs	r2, r1
 80072b6:	605a      	str	r2, [r3, #4]
  }
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b098      	sub	sp, #96	@ 0x60
 80072c8:	af02      	add	r7, sp, #8
 80072ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072d4:	f7fb f83c 	bl	8002350 <HAL_GetTick>
 80072d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0308 	and.w	r3, r3, #8
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d12e      	bne.n	8007346 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072f0:	2200      	movs	r2, #0
 80072f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f88c 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d021      	beq.n	8007346 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800730a:	e853 3f00 	ldrex	r3, [r3]
 800730e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007316:	653b      	str	r3, [r7, #80]	@ 0x50
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	461a      	mov	r2, r3
 800731e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007320:	647b      	str	r3, [r7, #68]	@ 0x44
 8007322:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007324:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007326:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007328:	e841 2300 	strex	r3, r2, [r1]
 800732c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800732e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1e6      	bne.n	8007302 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2220      	movs	r2, #32
 8007338:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e062      	b.n	800740c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0304 	and.w	r3, r3, #4
 8007350:	2b04      	cmp	r3, #4
 8007352:	d149      	bne.n	80073e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007354:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007358:	9300      	str	r3, [sp, #0]
 800735a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800735c:	2200      	movs	r2, #0
 800735e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f856 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d03c      	beq.n	80073e8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007376:	e853 3f00 	ldrex	r3, [r3]
 800737a:	623b      	str	r3, [r7, #32]
   return(result);
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	461a      	mov	r2, r3
 800738a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800738c:	633b      	str	r3, [r7, #48]	@ 0x30
 800738e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007390:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007392:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007394:	e841 2300 	strex	r3, r2, [r1]
 8007398:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800739a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800739c:	2b00      	cmp	r3, #0
 800739e:	d1e6      	bne.n	800736e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	3308      	adds	r3, #8
 80073a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	e853 3f00 	ldrex	r3, [r3]
 80073ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f023 0301 	bic.w	r3, r3, #1
 80073b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	3308      	adds	r3, #8
 80073be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073c0:	61fa      	str	r2, [r7, #28]
 80073c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	69b9      	ldr	r1, [r7, #24]
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	e841 2300 	strex	r3, r2, [r1]
 80073cc:	617b      	str	r3, [r7, #20]
   return(result);
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1e5      	bne.n	80073a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2220      	movs	r2, #32
 80073d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e011      	b.n	800740c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2220      	movs	r2, #32
 80073ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3758      	adds	r7, #88	@ 0x58
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	603b      	str	r3, [r7, #0]
 8007420:	4613      	mov	r3, r2
 8007422:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007424:	e04f      	b.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800742c:	d04b      	beq.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800742e:	f7fa ff8f 	bl	8002350 <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	69ba      	ldr	r2, [r7, #24]
 800743a:	429a      	cmp	r2, r3
 800743c:	d302      	bcc.n	8007444 <UART_WaitOnFlagUntilTimeout+0x30>
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d101      	bne.n	8007448 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e04e      	b.n	80074e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0304 	and.w	r3, r3, #4
 8007452:	2b00      	cmp	r3, #0
 8007454:	d037      	beq.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	2b80      	cmp	r3, #128	@ 0x80
 800745a:	d034      	beq.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b40      	cmp	r3, #64	@ 0x40
 8007460:	d031      	beq.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69db      	ldr	r3, [r3, #28]
 8007468:	f003 0308 	and.w	r3, r3, #8
 800746c:	2b08      	cmp	r3, #8
 800746e:	d110      	bne.n	8007492 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2208      	movs	r2, #8
 8007476:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f000 f8ff 	bl	800767c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2208      	movs	r2, #8
 8007482:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e029      	b.n	80074e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	69db      	ldr	r3, [r3, #28]
 8007498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800749c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074a0:	d111      	bne.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f000 f8e5 	bl	800767c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e00f      	b.n	80074e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	69da      	ldr	r2, [r3, #28]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	4013      	ands	r3, r2
 80074d0:	68ba      	ldr	r2, [r7, #8]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	bf0c      	ite	eq
 80074d6:	2301      	moveq	r3, #1
 80074d8:	2300      	movne	r3, #0
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	461a      	mov	r2, r3
 80074de:	79fb      	ldrb	r3, [r7, #7]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d0a0      	beq.n	8007426 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
	...

080074f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b097      	sub	sp, #92	@ 0x5c
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	4613      	mov	r3, r2
 80074fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	88fa      	ldrh	r2, [r7, #6]
 8007508:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	88fa      	ldrh	r2, [r7, #6]
 8007510:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007522:	d10e      	bne.n	8007542 <UART_Start_Receive_IT+0x52>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d105      	bne.n	8007538 <UART_Start_Receive_IT+0x48>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007532:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007536:	e02d      	b.n	8007594 <UART_Start_Receive_IT+0xa4>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	22ff      	movs	r2, #255	@ 0xff
 800753c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007540:	e028      	b.n	8007594 <UART_Start_Receive_IT+0xa4>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10d      	bne.n	8007566 <UART_Start_Receive_IT+0x76>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d104      	bne.n	800755c <UART_Start_Receive_IT+0x6c>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	22ff      	movs	r2, #255	@ 0xff
 8007556:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800755a:	e01b      	b.n	8007594 <UART_Start_Receive_IT+0xa4>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	227f      	movs	r2, #127	@ 0x7f
 8007560:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007564:	e016      	b.n	8007594 <UART_Start_Receive_IT+0xa4>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800756e:	d10d      	bne.n	800758c <UART_Start_Receive_IT+0x9c>
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d104      	bne.n	8007582 <UART_Start_Receive_IT+0x92>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	227f      	movs	r2, #127	@ 0x7f
 800757c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007580:	e008      	b.n	8007594 <UART_Start_Receive_IT+0xa4>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	223f      	movs	r2, #63	@ 0x3f
 8007586:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800758a:	e003      	b.n	8007594 <UART_Start_Receive_IT+0xa4>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2222      	movs	r2, #34	@ 0x22
 80075a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	3308      	adds	r3, #8
 80075aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075ae:	e853 3f00 	ldrex	r3, [r3]
 80075b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b6:	f043 0301 	orr.w	r3, r3, #1
 80075ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	3308      	adds	r3, #8
 80075c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80075c4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80075c6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80075ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075cc:	e841 2300 	strex	r3, r2, [r1]
 80075d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80075d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1e5      	bne.n	80075a4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075e0:	d107      	bne.n	80075f2 <UART_Start_Receive_IT+0x102>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d103      	bne.n	80075f2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4a21      	ldr	r2, [pc, #132]	@ (8007674 <UART_Start_Receive_IT+0x184>)
 80075ee:	669a      	str	r2, [r3, #104]	@ 0x68
 80075f0:	e002      	b.n	80075f8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	4a20      	ldr	r2, [pc, #128]	@ (8007678 <UART_Start_Receive_IT+0x188>)
 80075f6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	691b      	ldr	r3, [r3, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d019      	beq.n	8007634 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007608:	e853 3f00 	ldrex	r3, [r3]
 800760c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800760e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007610:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007614:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	461a      	mov	r2, r3
 800761c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800761e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007620:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007622:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007624:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007626:	e841 2300 	strex	r3, r2, [r1]
 800762a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800762c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1e6      	bne.n	8007600 <UART_Start_Receive_IT+0x110>
 8007632:	e018      	b.n	8007666 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	e853 3f00 	ldrex	r3, [r3]
 8007640:	613b      	str	r3, [r7, #16]
   return(result);
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f043 0320 	orr.w	r3, r3, #32
 8007648:	653b      	str	r3, [r7, #80]	@ 0x50
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	461a      	mov	r2, r3
 8007650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007652:	623b      	str	r3, [r7, #32]
 8007654:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007656:	69f9      	ldr	r1, [r7, #28]
 8007658:	6a3a      	ldr	r2, [r7, #32]
 800765a:	e841 2300 	strex	r3, r2, [r1]
 800765e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1e6      	bne.n	8007634 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	375c      	adds	r7, #92	@ 0x5c
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	08007981 	.word	0x08007981
 8007678:	080077c5 	.word	0x080077c5

0800767c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800767c:	b480      	push	{r7}
 800767e:	b095      	sub	sp, #84	@ 0x54
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	461a      	mov	r2, r3
 80076a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80076a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076aa:	e841 2300 	strex	r3, r2, [r1]
 80076ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1e6      	bne.n	8007684 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	3308      	adds	r3, #8
 80076bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	f023 0301 	bic.w	r3, r3, #1
 80076cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3308      	adds	r3, #8
 80076d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e5      	bne.n	80076b6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d118      	bne.n	8007724 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	e853 3f00 	ldrex	r3, [r3]
 80076fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f023 0310 	bic.w	r3, r3, #16
 8007706:	647b      	str	r3, [r7, #68]	@ 0x44
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	461a      	mov	r2, r3
 800770e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007710:	61bb      	str	r3, [r7, #24]
 8007712:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007714:	6979      	ldr	r1, [r7, #20]
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	e841 2300 	strex	r3, r2, [r1]
 800771c:	613b      	str	r3, [r7, #16]
   return(result);
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1e6      	bne.n	80076f2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2220      	movs	r2, #32
 8007728:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007738:	bf00      	nop
 800773a:	3754      	adds	r7, #84	@ 0x54
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007750:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f7ff fa3e 	bl	8006be4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007768:	bf00      	nop
 800776a:	3710      	adds	r7, #16
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b088      	sub	sp, #32
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	e853 3f00 	ldrex	r3, [r3]
 8007784:	60bb      	str	r3, [r7, #8]
   return(result);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800778c:	61fb      	str	r3, [r7, #28]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	461a      	mov	r2, r3
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	61bb      	str	r3, [r7, #24]
 8007798:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779a:	6979      	ldr	r1, [r7, #20]
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	e841 2300 	strex	r3, r2, [r1]
 80077a2:	613b      	str	r3, [r7, #16]
   return(result);
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1e6      	bne.n	8007778 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2220      	movs	r2, #32
 80077ae:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f7ff fa0a 	bl	8006bd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077bc:	bf00      	nop
 80077be:	3720      	adds	r7, #32
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b09c      	sub	sp, #112	@ 0x70
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077d2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077dc:	2b22      	cmp	r3, #34	@ 0x22
 80077de:	f040 80be 	bne.w	800795e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80077e8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80077ec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077f0:	b2d9      	uxtb	r1, r3
 80077f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077fc:	400a      	ands	r2, r1
 80077fe:	b2d2      	uxtb	r2, r2
 8007800:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007806:	1c5a      	adds	r2, r3, #1
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007812:	b29b      	uxth	r3, r3
 8007814:	3b01      	subs	r3, #1
 8007816:	b29a      	uxth	r2, r3
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007824:	b29b      	uxth	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	f040 80a3 	bne.w	8007972 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007834:	e853 3f00 	ldrex	r3, [r3]
 8007838:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800783a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800783c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007840:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	461a      	mov	r2, r3
 8007848:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800784a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800784c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007850:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007858:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e6      	bne.n	800782c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3308      	adds	r3, #8
 8007864:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800786e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007870:	f023 0301 	bic.w	r3, r3, #1
 8007874:	667b      	str	r3, [r7, #100]	@ 0x64
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800787e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007880:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007882:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007884:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007886:	e841 2300 	strex	r3, r2, [r1]
 800788a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800788c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1e5      	bne.n	800785e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2220      	movs	r2, #32
 8007896:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a34      	ldr	r2, [pc, #208]	@ (800797c <UART_RxISR_8BIT+0x1b8>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d01f      	beq.n	80078f0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d018      	beq.n	80078f0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c6:	e853 3f00 	ldrex	r3, [r3]
 80078ca:	623b      	str	r3, [r7, #32]
   return(result);
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80078d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	461a      	mov	r2, r3
 80078da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80078de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078e4:	e841 2300 	strex	r3, r2, [r1]
 80078e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e6      	bne.n	80078be <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d12e      	bne.n	8007956 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	e853 3f00 	ldrex	r3, [r3]
 800790a:	60fb      	str	r3, [r7, #12]
   return(result);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0310 	bic.w	r3, r3, #16
 8007912:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	461a      	mov	r2, r3
 800791a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800791c:	61fb      	str	r3, [r7, #28]
 800791e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007920:	69b9      	ldr	r1, [r7, #24]
 8007922:	69fa      	ldr	r2, [r7, #28]
 8007924:	e841 2300 	strex	r3, r2, [r1]
 8007928:	617b      	str	r3, [r7, #20]
   return(result);
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1e6      	bne.n	80078fe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	f003 0310 	and.w	r3, r3, #16
 800793a:	2b10      	cmp	r3, #16
 800793c:	d103      	bne.n	8007946 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2210      	movs	r2, #16
 8007944:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff f952 	bl	8006bf8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007954:	e00d      	b.n	8007972 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f7f9 fc30 	bl	80011bc <HAL_UART_RxCpltCallback>
}
 800795c:	e009      	b.n	8007972 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	8b1b      	ldrh	r3, [r3, #24]
 8007964:	b29a      	uxth	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f042 0208 	orr.w	r2, r2, #8
 800796e:	b292      	uxth	r2, r2
 8007970:	831a      	strh	r2, [r3, #24]
}
 8007972:	bf00      	nop
 8007974:	3770      	adds	r7, #112	@ 0x70
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	40008000 	.word	0x40008000

08007980 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b09c      	sub	sp, #112	@ 0x70
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800798e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007998:	2b22      	cmp	r3, #34	@ 0x22
 800799a:	f040 80be 	bne.w	8007b1a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80079a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079ac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80079ae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80079b2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80079b6:	4013      	ands	r3, r2
 80079b8:	b29a      	uxth	r2, r3
 80079ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079bc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c2:	1c9a      	adds	r2, r3, #2
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	3b01      	subs	r3, #1
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f040 80a3 	bne.w	8007b2e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079f0:	e853 3f00 	ldrex	r3, [r3]
 80079f4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80079f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a06:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a08:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007a14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e6      	bne.n	80079e8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3308      	adds	r3, #8
 8007a20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2c:	f023 0301 	bic.w	r3, r3, #1
 8007a30:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8007a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a42:	e841 2300 	strex	r3, r2, [r1]
 8007a46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1e5      	bne.n	8007a1a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2220      	movs	r2, #32
 8007a52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a34      	ldr	r2, [pc, #208]	@ (8007b38 <UART_RxISR_16BIT+0x1b8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d01f      	beq.n	8007aac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d018      	beq.n	8007aac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a80:	6a3b      	ldr	r3, [r7, #32]
 8007a82:	e853 3f00 	ldrex	r3, [r3]
 8007a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	461a      	mov	r2, r3
 8007a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a9a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aa0:	e841 2300 	strex	r3, r2, [r1]
 8007aa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1e6      	bne.n	8007a7a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d12e      	bne.n	8007b12 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	e853 3f00 	ldrex	r3, [r3]
 8007ac6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	f023 0310 	bic.w	r3, r3, #16
 8007ace:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ad8:	61bb      	str	r3, [r7, #24]
 8007ada:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007adc:	6979      	ldr	r1, [r7, #20]
 8007ade:	69ba      	ldr	r2, [r7, #24]
 8007ae0:	e841 2300 	strex	r3, r2, [r1]
 8007ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d1e6      	bne.n	8007aba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	69db      	ldr	r3, [r3, #28]
 8007af2:	f003 0310 	and.w	r3, r3, #16
 8007af6:	2b10      	cmp	r3, #16
 8007af8:	d103      	bne.n	8007b02 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2210      	movs	r2, #16
 8007b00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7ff f874 	bl	8006bf8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b10:	e00d      	b.n	8007b2e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7f9 fb52 	bl	80011bc <HAL_UART_RxCpltCallback>
}
 8007b18:	e009      	b.n	8007b2e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	8b1b      	ldrh	r3, [r3, #24]
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f042 0208 	orr.w	r2, r2, #8
 8007b2a:	b292      	uxth	r2, r2
 8007b2c:	831a      	strh	r2, [r3, #24]
}
 8007b2e:	bf00      	nop
 8007b30:	3770      	adds	r7, #112	@ 0x70
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	40008000 	.word	0x40008000

08007b3c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <_vl53l5cx_poll_for_answer>:
		uint8_t					size,
		uint8_t					pos,
		uint16_t				address,
		uint8_t					mask,
		uint8_t					expected_value)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	4608      	mov	r0, r1
 8007b5a:	4611      	mov	r1, r2
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	4603      	mov	r3, r0
 8007b60:	70fb      	strb	r3, [r7, #3]
 8007b62:	460b      	mov	r3, r1
 8007b64:	70bb      	strb	r3, [r7, #2]
 8007b66:	4613      	mov	r3, r2
 8007b68:	803b      	strh	r3, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	73fb      	strb	r3, [r7, #15]
	uint8_t timeout = 0;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	73bb      	strb	r3, [r7, #14]

	do {
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 8007b72:	6878      	ldr	r0, [r7, #4]
				p_dev->temp_buffer, size);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 8007b7a:	78fb      	ldrb	r3, [r7, #3]
 8007b7c:	8839      	ldrh	r1, [r7, #0]
 8007b7e:	f7f9 fea3 	bl	80018c8 <VL53L5CX_RdMulti>
 8007b82:	4603      	mov	r3, r0
 8007b84:	461a      	mov	r2, r3
 8007b86:	7bfb      	ldrb	r3, [r7, #15]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	73fb      	strb	r3, [r7, #15]
		status |= VL53L5CX_WaitMs(&(p_dev->platform), 10);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	210a      	movs	r1, #10
 8007b90:	4618      	mov	r0, r3
 8007b92:	f7f9 ff0f 	bl	80019b4 <VL53L5CX_WaitMs>
 8007b96:	4603      	mov	r3, r0
 8007b98:	461a      	mov	r2, r3
 8007b9a:	7bfb      	ldrb	r3, [r7, #15]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	73fb      	strb	r3, [r7, #15]

		if(timeout >= (uint8_t)200)	/* 2s timeout */
 8007ba0:	7bbb      	ldrb	r3, [r7, #14]
 8007ba2:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ba4:	d904      	bls.n	8007bb0 <_vl53l5cx_poll_for_answer+0x60>
		{
			status |= (uint8_t)VL53L5CX_STATUS_TIMEOUT_ERROR;
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
 8007ba8:	f043 0301 	orr.w	r3, r3, #1
 8007bac:	73fb      	strb	r3, [r7, #15]
			break;
 8007bae:	e01a      	b.n	8007be6 <_vl53l5cx_poll_for_answer+0x96>
		}else if((size >= (uint8_t)4) 
 8007bb0:	78fb      	ldrb	r3, [r7, #3]
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d909      	bls.n	8007bca <_vl53l5cx_poll_for_answer+0x7a>
                         && (p_dev->temp_buffer[2] >= (uint8_t)0x7f))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 8007bbc:	2b7e      	cmp	r3, #126	@ 0x7e
 8007bbe:	d904      	bls.n	8007bca <_vl53l5cx_poll_for_answer+0x7a>
		{
			status |= VL53L5CX_MCU_ERROR;
 8007bc0:	7bfb      	ldrb	r3, [r7, #15]
 8007bc2:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007bc6:	73fb      	strb	r3, [r7, #15]
			break;
 8007bc8:	e00d      	b.n	8007be6 <_vl53l5cx_poll_for_answer+0x96>
		}
		else
		{
			timeout++;
 8007bca:	7bbb      	ldrb	r3, [r7, #14]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	73bb      	strb	r3, [r7, #14]
		}
	}while ((p_dev->temp_buffer[pos] & mask) != expected_value);
 8007bd0:	78bb      	ldrb	r3, [r7, #2]
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	4413      	add	r3, r2
 8007bd6:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8007bda:	7e3b      	ldrb	r3, [r7, #24]
 8007bdc:	4013      	ands	r3, r2
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	7f3a      	ldrb	r2, [r7, #28]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d1c5      	bne.n	8007b72 <_vl53l5cx_poll_for_answer+0x22>

	return status;
 8007be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3710      	adds	r7, #16
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <_vl53l5cx_poll_for_mcu_boot>:
 * Inner function, not available outside this file. This function is used to
 * wait for the MCU to boot.
 */
static uint8_t _vl53l5cx_poll_for_mcu_boot(
              VL53L5CX_Configuration      *p_dev)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
   uint8_t go2_status0, go2_status1, status = VL53L5CX_STATUS_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	73fb      	strb	r3, [r7, #15]
   uint16_t timeout = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	81bb      	strh	r3, [r7, #12]

   do {
		status |= VL53L5CX_RdByte(&(p_dev->platform), 0x06, &go2_status0);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f107 020b 	add.w	r2, r7, #11
 8007c06:	2106      	movs	r1, #6
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f7f9 fdff 	bl	800180c <VL53L5CX_RdByte>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	461a      	mov	r2, r3
 8007c12:	7bfb      	ldrb	r3, [r7, #15]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	73fb      	strb	r3, [r7, #15]
		if((go2_status0 & (uint8_t)0x80) != (uint8_t)0){
 8007c18:	7afb      	ldrb	r3, [r7, #11]
 8007c1a:	b25b      	sxtb	r3, r3
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	da10      	bge.n	8007c42 <_vl53l5cx_poll_for_mcu_boot+0x52>
			status |= VL53L5CX_RdByte(&(p_dev->platform), 0x07, &go2_status1);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f107 020a 	add.w	r2, r7, #10
 8007c26:	2107      	movs	r1, #7
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7f9 fdef 	bl	800180c <VL53L5CX_RdByte>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	461a      	mov	r2, r3
 8007c32:	7bfb      	ldrb	r3, [r7, #15]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	73fb      	strb	r3, [r7, #15]
			status |= go2_status1;
 8007c38:	7aba      	ldrb	r2, [r7, #10]
 8007c3a:	7bfb      	ldrb	r3, [r7, #15]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	73fb      	strb	r3, [r7, #15]
			break;
 8007c40:	e012      	b.n	8007c68 <_vl53l5cx_poll_for_mcu_boot+0x78>
		}
		(void)VL53L5CX_WaitMs(&(p_dev->platform), 1);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2101      	movs	r1, #1
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7f9 feb4 	bl	80019b4 <VL53L5CX_WaitMs>
		timeout++;
 8007c4c:	89bb      	ldrh	r3, [r7, #12]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	81bb      	strh	r3, [r7, #12]

		if((go2_status0 & (uint8_t)0x1) != (uint8_t)0){
 8007c52:	7afb      	ldrb	r3, [r7, #11]
 8007c54:	f003 0301 	and.w	r3, r3, #1
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d104      	bne.n	8007c66 <_vl53l5cx_poll_for_mcu_boot+0x76>
			break;
		}

	}while (timeout < (uint16_t)500);
 8007c5c:	89bb      	ldrh	r3, [r7, #12]
 8007c5e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007c62:	d3cd      	bcc.n	8007c00 <_vl53l5cx_poll_for_mcu_boot+0x10>
 8007c64:	e000      	b.n	8007c68 <_vl53l5cx_poll_for_mcu_boot+0x78>
			break;
 8007c66:	bf00      	nop

   return status;
 8007c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <_vl53l5cx_send_offset_data>:
 */

static uint8_t _vl53l5cx_send_offset_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t						resolution)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b0ea      	sub	sp, #424	@ 0x1a8
 8007c78:	af02      	add	r7, sp, #8
 8007c7a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007c7e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007c82:	6018      	str	r0, [r3, #0]
 8007c84:	460a      	mov	r2, r1
 8007c86:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007c8a:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8007c8e:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
	uint32_t signal_grid[64];
	int16_t range_grid[64];
	uint8_t dss_4x4[] = {0x0F, 0x04, 0x04, 0x00, 0x08, 0x10, 0x10, 0x07};
 8007c96:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007c9a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8007c9e:	4ad9      	ldr	r2, [pc, #868]	@ (8008004 <_vl53l5cx_send_offset_data+0x390>)
 8007ca0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007ca4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0F, 0x03, 0x01, 0x01, 0xE4};
 8007ca8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007cac:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8007cb0:	4ad5      	ldr	r2, [pc, #852]	@ (8008008 <_vl53l5cx_send_offset_data+0x394>)
 8007cb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007cb6:	e883 0003 	stmia.w	r3, {r0, r1}
	int8_t i, j;
	uint16_t k;

	(void)memcpy(p_dev->temp_buffer,
 8007cba:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007cbe:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
               p_dev->offset_data, VL53L5CX_OFFSET_BUFFER_SIZE);
 8007cc8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007ccc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3310      	adds	r3, #16
	(void)memcpy(p_dev->temp_buffer,
 8007cd4:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8007cd8:	4619      	mov	r1, r3
 8007cda:	f002 fbae 	bl	800a43a <memcpy>

	/* Data extrapolation is required for 4X4 offset */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4){
 8007cde:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007ce2:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	2b10      	cmp	r3, #16
 8007cea:	f040 8122 	bne.w	8007f32 <_vl53l5cx_send_offset_data+0x2be>
		(void)memcpy(&(p_dev->temp_buffer[0x10]), dss_4x4, sizeof(dss_4x4));
 8007cee:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007cf2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 8007cfc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007d00:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8007d04:	cb03      	ldmia	r3!, {r0, r1}
 8007d06:	6010      	str	r0, [r2, #0]
 8007d08:	6051      	str	r1, [r2, #4]
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 8007d0a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007d0e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d18:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7f9 fe13 	bl	8001948 <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid,&(p_dev->temp_buffer[0x3C]),
 8007d22:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007d26:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f203 513c 	addw	r1, r3, #1340	@ 0x53c
 8007d30:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8007d34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f002 fb7e 	bl	800a43a <memcpy>
			sizeof(signal_grid));
		(void)memcpy(range_grid,&(p_dev->temp_buffer[0x140]),
 8007d3e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007d42:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f503 61c8 	add.w	r1, r3, #1600	@ 0x640
 8007d4c:	f107 0318 	add.w	r3, r7, #24
 8007d50:	2280      	movs	r2, #128	@ 0x80
 8007d52:	4618      	mov	r0, r3
 8007d54:	f002 fb71 	bl	800a43a <memcpy>
			sizeof(range_grid));

		for (j = 0; j < (int8_t)4; j++)
 8007d58:	2300      	movs	r3, #0
 8007d5a:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 8007d5e:	e0ac      	b.n	8007eba <_vl53l5cx_send_offset_data+0x246>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 8007d60:	2300      	movs	r3, #0
 8007d62:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8007d66:	e09c      	b.n	8007ea2 <_vl53l5cx_send_offset_data+0x22e>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+ (int8_t)0]
 8007d68:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8007d6c:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007d70:	00db      	lsls	r3, r3, #3
 8007d72:	4413      	add	r3, r2
 8007d74:	005a      	lsls	r2, r3, #1
 8007d76:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007d7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d7e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+(int8_t)1]
 8007d82:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8007d86:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007d8a:	00db      	lsls	r3, r3, #3
 8007d8c:	440b      	add	r3, r1
 8007d8e:	005b      	lsls	r3, r3, #1
 8007d90:	1c59      	adds	r1, r3, #1
 8007d92:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007d96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d9e:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)8]
 8007da0:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8007da4:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007da8:	00db      	lsls	r3, r3, #3
 8007daa:	440b      	add	r3, r1
 8007dac:	3304      	adds	r3, #4
 8007dae:	0059      	lsls	r1, r3, #1
 8007db0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007db8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007dbc:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)9])
 8007dbe:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8007dc2:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007dc6:	00db      	lsls	r3, r3, #3
 8007dc8:	440b      	add	r3, r1
 8007dca:	005b      	lsls	r3, r3, #1
 8007dcc:	f103 0109 	add.w	r1, r3, #9
 8007dd0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007dd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dd8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007ddc:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8007dde:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8007de2:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8007de6:	0092      	lsls	r2, r2, #2
 8007de8:	440a      	add	r2, r1
                                  /(uint32_t)4;
 8007dea:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8007dec:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				range_grid[i+(4*j)] =
				(range_grid[(2*i)+(16*j)]
 8007df8:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8007dfc:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007e00:	00db      	lsls	r3, r3, #3
 8007e02:	4413      	add	r3, r2
 8007e04:	005a      	lsls	r2, r3, #1
 8007e06:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007e0a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8007e0e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8007e12:	4619      	mov	r1, r3
				+ range_grid[(2*i)+(16*j)+1]
 8007e14:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8007e18:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007e1c:	00db      	lsls	r3, r3, #3
 8007e1e:	4413      	add	r3, r2
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	1c5a      	adds	r2, r3, #1
 8007e24:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007e28:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8007e2c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8007e30:	440b      	add	r3, r1
				+ range_grid[(2*i)+(16*j)+8]
 8007e32:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8007e36:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8007e3a:	00d2      	lsls	r2, r2, #3
 8007e3c:	440a      	add	r2, r1
 8007e3e:	3204      	adds	r2, #4
 8007e40:	0051      	lsls	r1, r2, #1
 8007e42:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8007e46:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8007e4a:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8007e4e:	4413      	add	r3, r2
				+ range_grid[(2*i)+(16*j)+9])
 8007e50:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8007e54:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8007e58:	00d2      	lsls	r2, r2, #3
 8007e5a:	440a      	add	r2, r1
 8007e5c:	0052      	lsls	r2, r2, #1
 8007e5e:	f102 0109 	add.w	r1, r2, #9
 8007e62:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8007e66:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8007e6a:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8007e6e:	4413      	add	r3, r2
                                  /(int16_t)4;
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	da00      	bge.n	8007e76 <_vl53l5cx_send_offset_data+0x202>
 8007e74:	3303      	adds	r3, #3
 8007e76:	109b      	asrs	r3, r3, #2
 8007e78:	4619      	mov	r1, r3
				range_grid[i+(4*j)] =
 8007e7a:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8007e7e:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	441a      	add	r2, r3
 8007e86:	b209      	sxth	r1, r1
 8007e88:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007e8c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8007e90:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < (int8_t)4 ; i++)
 8007e94:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8007ea2:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	f77f af5e 	ble.w	8007d68 <_vl53l5cx_send_offset_data+0xf4>
		for (j = 0; j < (int8_t)4; j++)
 8007eac:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 8007eba:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8007ebe:	2b03      	cmp	r3, #3
 8007ec0:	f77f af4e 	ble.w	8007d60 <_vl53l5cx_send_offset_data+0xec>
			}
		}
	    (void)memset(&range_grid[0x10], 0, (uint16_t)96);
 8007ec4:	f107 0318 	add.w	r3, r7, #24
 8007ec8:	3320      	adds	r3, #32
 8007eca:	2260      	movs	r2, #96	@ 0x60
 8007ecc:	2100      	movs	r1, #0
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f002 fa7a 	bl	800a3c8 <memset>
	    (void)memset(&signal_grid[0x10], 0, (uint16_t)192);
 8007ed4:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8007ed8:	3340      	adds	r3, #64	@ 0x40
 8007eda:	22c0      	movs	r2, #192	@ 0xc0
 8007edc:	2100      	movs	r1, #0
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f002 fa72 	bl	800a3c8 <memset>
            (void)memcpy(&(p_dev->temp_buffer[0x3C]),
 8007ee4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007ee8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 8007ef2:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8007ef6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007efa:	4618      	mov	r0, r3
 8007efc:	f002 fa9d 	bl	800a43a <memcpy>
		signal_grid, sizeof(signal_grid));
            (void)memcpy(&(p_dev->temp_buffer[0x140]),
 8007f00:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007f04:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8007f0e:	f107 0118 	add.w	r1, r7, #24
 8007f12:	2280      	movs	r2, #128	@ 0x80
 8007f14:	4618      	mov	r0, r3
 8007f16:	f002 fa90 	bl	800a43a <memcpy>
		range_grid, sizeof(range_grid));
            VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 8007f1a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007f1e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f28:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f7f9 fd0b 	bl	8001948 <VL53L5CX_SwapBuffer>
	}

	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8007f32:	2300      	movs	r3, #0
 8007f34:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8007f38:	e01b      	b.n	8007f72 <_vl53l5cx_send_offset_data+0x2fe>
	{
		p_dev->temp_buffer[k] = p_dev->temp_buffer[k + (uint16_t)8];
 8007f3a:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8007f3e:	f103 0208 	add.w	r2, r3, #8
 8007f42:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8007f46:	f507 71d0 	add.w	r1, r7, #416	@ 0x1a0
 8007f4a:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 8007f4e:	6809      	ldr	r1, [r1, #0]
 8007f50:	440a      	add	r2, r1
 8007f52:	f892 1500 	ldrb.w	r1, [r2, #1280]	@ 0x500
 8007f56:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8007f5a:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8007f5e:	6812      	ldr	r2, [r2, #0]
 8007f60:	4413      	add	r3, r2
 8007f62:	460a      	mov	r2, r1
 8007f64:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8007f68:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8007f72:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8007f76:	f5b3 7ff2 	cmp.w	r3, #484	@ 0x1e4
 8007f7a:	d3de      	bcc.n	8007f3a <_vl53l5cx_send_offset_data+0x2c6>
	}

	(void)memcpy(&(p_dev->temp_buffer[0x1E0]), footer, 8);
 8007f7c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007f80:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f503 62dc 	add.w	r2, r3, #1760	@ 0x6e0
 8007f8a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007f8e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8007f92:	cb03      	ldmia	r3!, {r0, r1}
 8007f94:	6010      	str	r0, [r2, #0]
 8007f96:	6051      	str	r1, [r2, #4]
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2e18, p_dev->temp_buffer,
 8007f98:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007f9c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007fa0:	6818      	ldr	r0, [r3, #0]
 8007fa2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007fa6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8007fb0:	f44f 73f4 	mov.w	r3, #488	@ 0x1e8
 8007fb4:	f642 6118 	movw	r1, #11800	@ 0x2e18
 8007fb8:	f7f9 fc66 	bl	8001888 <VL53L5CX_WrMulti>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8007fca:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8007fce:	f5a3 70ce 	sub.w	r0, r3, #412	@ 0x19c
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	9301      	str	r3, [sp, #4]
 8007fd6:	23ff      	movs	r3, #255	@ 0xff
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8007fde:	2201      	movs	r2, #1
 8007fe0:	2104      	movs	r1, #4
 8007fe2:	6800      	ldr	r0, [r0, #0]
 8007fe4:	f7ff fdb4 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	461a      	mov	r2, r3
 8007fec:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8007ff6:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	0800c620 	.word	0x0800c620
 8008008:	0800c628 	.word	0x0800c628

0800800c <_vl53l5cx_send_xtalk_data>:
 */

static uint8_t _vl53l5cx_send_xtalk_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				resolution)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b0ca      	sub	sp, #296	@ 0x128
 8008010:	af02      	add	r7, sp, #8
 8008012:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008016:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800801a:	6018      	str	r0, [r3, #0]
 800801c:	460a      	mov	r2, r1
 800801e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008022:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8008026:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8008028:	2300      	movs	r3, #0
 800802a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	uint8_t res4x4[] = {0x0F, 0x04, 0x04, 0x17, 0x08, 0x10, 0x10, 0x07};
 800802e:	4a9a      	ldr	r2, [pc, #616]	@ (8008298 <_vl53l5cx_send_xtalk_data+0x28c>)
 8008030:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8008034:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008038:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dss_4x4[] = {0x00, 0x78, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08};
 800803c:	4a97      	ldr	r2, [pc, #604]	@ (800829c <_vl53l5cx_send_xtalk_data+0x290>)
 800803e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8008042:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008046:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t profile_4x4[] = {0xA0, 0xFC, 0x01, 0x00};
 800804a:	4b95      	ldr	r3, [pc, #596]	@ (80082a0 <_vl53l5cx_send_xtalk_data+0x294>)
 800804c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	uint32_t signal_grid[64];
	int8_t i, j;

	(void)memcpy(p_dev->temp_buffer, &(p_dev->xtalk_data[0]),
 8008050:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008054:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
 800805e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008062:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800806c:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8008070:	4619      	mov	r1, r3
 8008072:	f002 f9e2 	bl	800a43a <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);

	/* Data extrapolation is required for 4X4 Xtalk */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4)
 8008076:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800807a:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	2b10      	cmp	r3, #16
 8008082:	f040 80d2 	bne.w	800822a <_vl53l5cx_send_xtalk_data+0x21e>
	{
		(void)memcpy(&(p_dev->temp_buffer[0x8]),
 8008086:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800808a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 8008094:	461a      	mov	r2, r3
 8008096:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800809a:	cb03      	ldmia	r3!, {r0, r1}
 800809c:	6010      	str	r0, [r2, #0]
 800809e:	6051      	str	r1, [r2, #4]
			res4x4, sizeof(res4x4));
		(void)memcpy(&(p_dev->temp_buffer[0x020]),
 80080a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80080a4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f503 63a4 	add.w	r3, r3, #1312	@ 0x520
 80080ae:	461a      	mov	r2, r3
 80080b0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80080b4:	cb03      	ldmia	r3!, {r0, r1}
 80080b6:	6010      	str	r0, [r2, #0]
 80080b8:	6051      	str	r1, [r2, #4]
			dss_4x4, sizeof(dss_4x4));

		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 80080ba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80080be:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080c8:	f44f 7142 	mov.w	r1, #776	@ 0x308
 80080cc:	4618      	mov	r0, r3
 80080ce:	f7f9 fc3b 	bl	8001948 <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid, &(p_dev->temp_buffer[0x34]),
 80080d2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80080d6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f203 5134 	addw	r1, r3, #1332	@ 0x534
 80080e0:	f107 0308 	add.w	r3, r7, #8
 80080e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080e8:	4618      	mov	r0, r3
 80080ea:	f002 f9a6 	bl	800a43a <memcpy>
			sizeof(signal_grid));

		for (j = 0; j < (int8_t)4; j++)
 80080ee:	2300      	movs	r3, #0
 80080f0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80080f4:	e05d      	b.n	80081b2 <_vl53l5cx_send_xtalk_data+0x1a6>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 80080f6:	2300      	movs	r3, #0
 80080f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 80080fc:	e04e      	b.n	800819c <_vl53l5cx_send_xtalk_data+0x190>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+0]
 80080fe:	f997 211f 	ldrsb.w	r2, [r7, #287]	@ 0x11f
 8008102:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8008106:	00db      	lsls	r3, r3, #3
 8008108:	4413      	add	r3, r2
 800810a:	005a      	lsls	r2, r3, #1
 800810c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008110:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8008114:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+1]
 8008118:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 800811c:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8008120:	00db      	lsls	r3, r3, #3
 8008122:	440b      	add	r3, r1
 8008124:	005b      	lsls	r3, r3, #1
 8008126:	1c59      	adds	r1, r3, #1
 8008128:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800812c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8008130:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008134:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+8]
 8008136:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 800813a:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 800813e:	00db      	lsls	r3, r3, #3
 8008140:	440b      	add	r3, r1
 8008142:	3304      	adds	r3, #4
 8008144:	0059      	lsls	r1, r3, #1
 8008146:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800814a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800814e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008152:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8008154:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8008158:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 800815c:	00db      	lsls	r3, r3, #3
 800815e:	440b      	add	r3, r1
 8008160:	005b      	lsls	r3, r3, #1
 8008162:	f103 0109 	add.w	r1, r3, #9
 8008166:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800816a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800816e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008172:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8008174:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8008178:	f997 211e 	ldrsb.w	r2, [r7, #286]	@ 0x11e
 800817c:	0092      	lsls	r2, r2, #2
 800817e:	440a      	add	r2, r1
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8008180:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8008182:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008186:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800818a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0; i < (int8_t)4 ; i++)
 800818e:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8008192:	b2db      	uxtb	r3, r3
 8008194:	3301      	adds	r3, #1
 8008196:	b2db      	uxtb	r3, r3
 8008198:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 800819c:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80081a0:	2b03      	cmp	r3, #3
 80081a2:	ddac      	ble.n	80080fe <_vl53l5cx_send_xtalk_data+0xf2>
		for (j = 0; j < (int8_t)4; j++)
 80081a4:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	3301      	adds	r3, #1
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80081b2:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 80081b6:	2b03      	cmp	r3, #3
 80081b8:	dd9d      	ble.n	80080f6 <_vl53l5cx_send_xtalk_data+0xea>
			}
		}
	    (void)memset(&signal_grid[0x10], 0, (uint32_t)192);
 80081ba:	f107 0308 	add.w	r3, r7, #8
 80081be:	3340      	adds	r3, #64	@ 0x40
 80081c0:	22c0      	movs	r2, #192	@ 0xc0
 80081c2:	2100      	movs	r1, #0
 80081c4:	4618      	mov	r0, r3
 80081c6:	f002 f8ff 	bl	800a3c8 <memset>
	    (void)memcpy(&(p_dev->temp_buffer[0x34]),
 80081ca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80081ce:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f203 5334 	addw	r3, r3, #1332	@ 0x534
 80081d8:	f107 0108 	add.w	r1, r7, #8
 80081dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081e0:	4618      	mov	r0, r3
 80081e2:	f002 f92a 	bl	800a43a <memcpy>
                  signal_grid, sizeof(signal_grid));
	    VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 80081e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80081ea:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081f4:	f44f 7142 	mov.w	r1, #776	@ 0x308
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7f9 fba5 	bl	8001948 <VL53L5CX_SwapBuffer>
	    (void)memcpy(&(p_dev->temp_buffer[0x134]),
 80081fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008202:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 800820c:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8008210:	601a      	str	r2, [r3, #0]
	    profile_4x4, sizeof(profile_4x4));
	    (void)memset(&(p_dev->temp_buffer[0x078]),0 ,
 8008212:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008216:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 8008220:	2204      	movs	r2, #4
 8008222:	2100      	movs	r1, #0
 8008224:	4618      	mov	r0, r3
 8008226:	f002 f8cf 	bl	800a3c8 <memset>
                         (uint32_t)4*sizeof(uint8_t));
	}

	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 800822a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800822e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008232:	6818      	ldr	r0, [r3, #0]
			p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8008234:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008238:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8008242:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8008246:	f642 41f8 	movw	r1, #11512	@ 0x2cf8
 800824a:	f7f9 fb1d 	bl	8001888 <VL53L5CX_WrMulti>
 800824e:	4603      	mov	r3, r0
 8008250:	461a      	mov	r2, r3
 8008252:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8008256:	4313      	orrs	r3, r2
 8008258:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 800825c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008260:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 8008264:	2303      	movs	r3, #3
 8008266:	9301      	str	r3, [sp, #4]
 8008268:	23ff      	movs	r3, #255	@ 0xff
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8008270:	2201      	movs	r2, #1
 8008272:	2104      	movs	r1, #4
 8008274:	6800      	ldr	r0, [r0, #0]
 8008276:	f7ff fc6b 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 800827a:	4603      	mov	r3, r0
 800827c:	461a      	mov	r2, r3
 800827e:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8008282:	4313      	orrs	r3, r2
 8008284:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8008288:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
}
 800828c:	4618      	mov	r0, r3
 800828e:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	0800c630 	.word	0x0800c630
 800829c:	0800c638 	.word	0x0800c638
 80082a0:	0001fca0 	.word	0x0001fca0

080082a4 <vl53l5cx_is_alive>:

uint8_t vl53l5cx_is_alive(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_is_alive)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80082ae:	2300      	movs	r3, #0
 80082b0:	73fb      	strb	r3, [r7, #15]
	uint8_t device_id, revision_id;

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7f9 fac4 	bl	8001848 <VL53L5CX_WrByte>
 80082c0:	4603      	mov	r3, r0
 80082c2:	461a      	mov	r2, r3
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0, &device_id);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f107 020e 	add.w	r2, r7, #14
 80082d0:	2100      	movs	r1, #0
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7f9 fa9a 	bl	800180c <VL53L5CX_RdByte>
 80082d8:	4603      	mov	r3, r0
 80082da:	461a      	mov	r2, r3
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
 80082de:	4313      	orrs	r3, r2
 80082e0:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 1, &revision_id);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f107 020d 	add.w	r2, r7, #13
 80082e8:	2101      	movs	r1, #1
 80082ea:	4618      	mov	r0, r3
 80082ec:	f7f9 fa8e 	bl	800180c <VL53L5CX_RdByte>
 80082f0:	4603      	mov	r3, r0
 80082f2:	461a      	mov	r2, r3
 80082f4:	7bfb      	ldrb	r3, [r7, #15]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2202      	movs	r2, #2
 80082fe:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008302:	4618      	mov	r0, r3
 8008304:	f7f9 faa0 	bl	8001848 <VL53L5CX_WrByte>
 8008308:	4603      	mov	r3, r0
 800830a:	461a      	mov	r2, r3
 800830c:	7bfb      	ldrb	r3, [r7, #15]
 800830e:	4313      	orrs	r3, r2
 8008310:	73fb      	strb	r3, [r7, #15]

	if((device_id == (uint8_t)0xF0) && (revision_id == (uint8_t)0x02))
 8008312:	7bbb      	ldrb	r3, [r7, #14]
 8008314:	2bf0      	cmp	r3, #240	@ 0xf0
 8008316:	d106      	bne.n	8008326 <vl53l5cx_is_alive+0x82>
 8008318:	7b7b      	ldrb	r3, [r7, #13]
 800831a:	2b02      	cmp	r3, #2
 800831c:	d103      	bne.n	8008326 <vl53l5cx_is_alive+0x82>
	{
		*p_is_alive = 1;
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2201      	movs	r2, #1
 8008322:	701a      	strb	r2, [r3, #0]
 8008324:	e002      	b.n	800832c <vl53l5cx_is_alive+0x88>
	}
	else
	{
		*p_is_alive = 0;
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	2200      	movs	r2, #0
 800832a:	701a      	strb	r2, [r3, #0]
	}

	return status;
 800832c:	7bfb      	ldrb	r3, [r7, #15]
}
 800832e:	4618      	mov	r0, r3
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
	...

08008338 <vl53l5cx_init>:

uint8_t vl53l5cx_init(
		VL53L5CX_Configuration		*p_dev)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b08a      	sub	sp, #40	@ 0x28
 800833c:	af04      	add	r7, sp, #16
 800833e:	6078      	str	r0, [r7, #4]
	uint8_t tmp, status = VL53L5CX_STATUS_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	75fb      	strb	r3, [r7, #23]
	uint8_t pipe_ctrl[] = {VL53L5CX_NB_TARGET_PER_ZONE, 0x00, 0x01, 0x00};
 8008344:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8008348:	613b      	str	r3, [r7, #16]
	uint32_t single_range = 0x01;
 800834a:	2301      	movs	r3, #1
 800834c:	60fb      	str	r3, [r7, #12]

	p_dev->default_xtalk = (uint8_t*)VL53L5CX_DEFAULT_XTALK;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a80      	ldr	r2, [pc, #512]	@ (8008554 <vl53l5cx_init+0x21c>)
 8008352:	60da      	str	r2, [r3, #12]
	p_dev->default_configuration = (uint8_t*)VL53L5CX_DEFAULT_CONFIGURATION;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a80      	ldr	r2, [pc, #512]	@ (8008558 <vl53l5cx_init+0x220>)
 8008358:	609a      	str	r2, [r3, #8]
	p_dev->is_auto_stop_enabled = (uint8_t)0x0;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2aac 	strb.w	r2, [r3, #2732]	@ 0xaac

	/* SW reboot sequence */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800836a:	4618      	mov	r0, r3
 800836c:	f7f9 fa6c 	bl	8001848 <VL53L5CX_WrByte>
 8008370:	4603      	mov	r3, r0
 8008372:	461a      	mov	r2, r3
 8008374:	7dfb      	ldrb	r3, [r7, #23]
 8008376:	4313      	orrs	r3, r2
 8008378:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0009, 0x04);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2204      	movs	r2, #4
 800837e:	2109      	movs	r1, #9
 8008380:	4618      	mov	r0, r3
 8008382:	f7f9 fa61 	bl	8001848 <VL53L5CX_WrByte>
 8008386:	4603      	mov	r3, r0
 8008388:	461a      	mov	r2, r3
 800838a:	7dfb      	ldrb	r3, [r7, #23]
 800838c:	4313      	orrs	r3, r2
 800838e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2240      	movs	r2, #64	@ 0x40
 8008394:	210f      	movs	r1, #15
 8008396:	4618      	mov	r0, r3
 8008398:	f7f9 fa56 	bl	8001848 <VL53L5CX_WrByte>
 800839c:	4603      	mov	r3, r0
 800839e:	461a      	mov	r2, r3
 80083a0:	7dfb      	ldrb	r3, [r7, #23]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x03);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2203      	movs	r2, #3
 80083aa:	210a      	movs	r1, #10
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7f9 fa4b 	bl	8001848 <VL53L5CX_WrByte>
 80083b2:	4603      	mov	r3, r0
 80083b4:	461a      	mov	r2, r3
 80083b6:	7dfb      	ldrb	r3, [r7, #23]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7FFF, &tmp);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f107 0216 	add.w	r2, r7, #22
 80083c2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7f9 fa20 	bl	800180c <VL53L5CX_RdByte>
 80083cc:	4603      	mov	r3, r0
 80083ce:	461a      	mov	r2, r3
 80083d0:	7dfb      	ldrb	r3, [r7, #23]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x01);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	210c      	movs	r1, #12
 80083dc:	4618      	mov	r0, r3
 80083de:	f7f9 fa33 	bl	8001848 <VL53L5CX_WrByte>
 80083e2:	4603      	mov	r3, r0
 80083e4:	461a      	mov	r2, r3
 80083e6:	7dfb      	ldrb	r3, [r7, #23]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0101, 0x00);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f240 1101 	movw	r1, #257	@ 0x101
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7f9 fa27 	bl	8001848 <VL53L5CX_WrByte>
 80083fa:	4603      	mov	r3, r0
 80083fc:	461a      	mov	r2, r3
 80083fe:	7dfb      	ldrb	r3, [r7, #23]
 8008400:	4313      	orrs	r3, r2
 8008402:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0102, 0x00);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800840c:	4618      	mov	r0, r3
 800840e:	f7f9 fa1b 	bl	8001848 <VL53L5CX_WrByte>
 8008412:	4603      	mov	r3, r0
 8008414:	461a      	mov	r2, r3
 8008416:	7dfb      	ldrb	r3, [r7, #23]
 8008418:	4313      	orrs	r3, r2
 800841a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8008424:	4618      	mov	r0, r3
 8008426:	f7f9 fa0f 	bl	8001848 <VL53L5CX_WrByte>
 800842a:	4603      	mov	r3, r0
 800842c:	461a      	mov	r2, r3
 800842e:	7dfb      	ldrb	r3, [r7, #23]
 8008430:	4313      	orrs	r3, r2
 8008432:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f244 0102 	movw	r1, #16386	@ 0x4002
 800843c:	4618      	mov	r0, r3
 800843e:	f7f9 fa03 	bl	8001848 <VL53L5CX_WrByte>
 8008442:	4603      	mov	r3, r0
 8008444:	461a      	mov	r2, r3
 8008446:	7dfb      	ldrb	r3, [r7, #23]
 8008448:	4313      	orrs	r3, r2
 800844a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	f244 0102 	movw	r1, #16386	@ 0x4002
 8008454:	4618      	mov	r0, r3
 8008456:	f7f9 f9f7 	bl	8001848 <VL53L5CX_WrByte>
 800845a:	4603      	mov	r3, r0
 800845c:	461a      	mov	r2, r3
 800845e:	7dfb      	ldrb	r3, [r7, #23]
 8008460:	4313      	orrs	r3, r2
 8008462:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2203      	movs	r2, #3
 8008468:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800846c:	4618      	mov	r0, r3
 800846e:	f7f9 f9eb 	bl	8001848 <VL53L5CX_WrByte>
 8008472:	4603      	mov	r3, r0
 8008474:	461a      	mov	r2, r3
 8008476:	7dfb      	ldrb	r3, [r7, #23]
 8008478:	4313      	orrs	r3, r2
 800847a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0103, 0x01);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f240 1103 	movw	r1, #259	@ 0x103
 8008484:	4618      	mov	r0, r3
 8008486:	f7f9 f9df 	bl	8001848 <VL53L5CX_WrByte>
 800848a:	4603      	mov	r3, r0
 800848c:	461a      	mov	r2, r3
 800848e:	7dfb      	ldrb	r3, [r7, #23]
 8008490:	4313      	orrs	r3, r2
 8008492:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x00);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	210c      	movs	r1, #12
 800849a:	4618      	mov	r0, r3
 800849c:	f7f9 f9d4 	bl	8001848 <VL53L5CX_WrByte>
 80084a0:	4603      	mov	r3, r0
 80084a2:	461a      	mov	r2, r3
 80084a4:	7dfb      	ldrb	r3, [r7, #23]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x43);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2243      	movs	r2, #67	@ 0x43
 80084ae:	210f      	movs	r1, #15
 80084b0:	4618      	mov	r0, r3
 80084b2:	f7f9 f9c9 	bl	8001848 <VL53L5CX_WrByte>
 80084b6:	4603      	mov	r3, r0
 80084b8:	461a      	mov	r2, r3
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
 80084bc:	4313      	orrs	r3, r2
 80084be:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 1);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2101      	movs	r1, #1
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7f9 fa75 	bl	80019b4 <VL53L5CX_WaitMs>
 80084ca:	4603      	mov	r3, r0
 80084cc:	461a      	mov	r2, r3
 80084ce:	7dfb      	ldrb	r3, [r7, #23]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2240      	movs	r2, #64	@ 0x40
 80084d8:	210f      	movs	r1, #15
 80084da:	4618      	mov	r0, r3
 80084dc:	f7f9 f9b4 	bl	8001848 <VL53L5CX_WrByte>
 80084e0:	4603      	mov	r3, r0
 80084e2:	461a      	mov	r2, r3
 80084e4:	7dfb      	ldrb	r3, [r7, #23]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x01);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	210a      	movs	r1, #10
 80084f0:	4618      	mov	r0, r3
 80084f2:	f7f9 f9a9 	bl	8001848 <VL53L5CX_WrByte>
 80084f6:	4603      	mov	r3, r0
 80084f8:	461a      	mov	r2, r3
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 100);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2164      	movs	r1, #100	@ 0x64
 8008504:	4618      	mov	r0, r3
 8008506:	f7f9 fa55 	bl	80019b4 <VL53L5CX_WaitMs>
 800850a:	4603      	mov	r3, r0
 800850c:	461a      	mov	r2, r3
 800850e:	7dfb      	ldrb	r3, [r7, #23]
 8008510:	4313      	orrs	r3, r2
 8008512:	75fb      	strb	r3, [r7, #23]

	/* Wait for sensor booted (several ms required to get sensor ready ) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800851c:	4618      	mov	r0, r3
 800851e:	f7f9 f993 	bl	8001848 <VL53L5CX_WrByte>
 8008522:	4603      	mov	r3, r0
 8008524:	461a      	mov	r2, r3
 8008526:	7dfb      	ldrb	r3, [r7, #23]
 8008528:	4313      	orrs	r3, r2
 800852a:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x06, 0xff, 1);
 800852c:	2301      	movs	r3, #1
 800852e:	9301      	str	r3, [sp, #4]
 8008530:	23ff      	movs	r3, #255	@ 0xff
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	2306      	movs	r3, #6
 8008536:	2200      	movs	r2, #0
 8008538:	2101      	movs	r1, #1
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7ff fb08 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8008540:	4603      	mov	r3, r0
 8008542:	461a      	mov	r2, r3
 8008544:	7dfb      	ldrb	r3, [r7, #23]
 8008546:	4313      	orrs	r3, r2
 8008548:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 800854a:	7dfb      	ldrb	r3, [r7, #23]
 800854c:	2b00      	cmp	r3, #0
 800854e:	f040 8354 	bne.w	8008bfa <vl53l5cx_init+0x8c2>
 8008552:	e003      	b.n	800855c <vl53l5cx_init+0x224>
 8008554:	08021aa0 	.word	0x08021aa0
 8008558:	080216d4 	.word	0x080216d4
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000E, 0x01);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	210e      	movs	r1, #14
 8008562:	4618      	mov	r0, r3
 8008564:	f7f9 f970 	bl	8001848 <VL53L5CX_WrByte>
 8008568:	4603      	mov	r3, r0
 800856a:	461a      	mov	r2, r3
 800856c:	7dfb      	ldrb	r3, [r7, #23]
 800856e:	4313      	orrs	r3, r2
 8008570:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2202      	movs	r2, #2
 8008576:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800857a:	4618      	mov	r0, r3
 800857c:	f7f9 f964 	bl	8001848 <VL53L5CX_WrByte>
 8008580:	4603      	mov	r3, r0
 8008582:	461a      	mov	r2, r3
 8008584:	7dfb      	ldrb	r3, [r7, #23]
 8008586:	4313      	orrs	r3, r2
 8008588:	75fb      	strb	r3, [r7, #23]

	/* Enable FW access */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	220d      	movs	r2, #13
 800858e:	2103      	movs	r1, #3
 8008590:	4618      	mov	r0, r3
 8008592:	f7f9 f959 	bl	8001848 <VL53L5CX_WrByte>
 8008596:	4603      	mov	r3, r0
 8008598:	461a      	mov	r2, r3
 800859a:	7dfb      	ldrb	r3, [r7, #23]
 800859c:	4313      	orrs	r3, r2
 800859e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80085a8:	4618      	mov	r0, r3
 80085aa:	f7f9 f94d 	bl	8001848 <VL53L5CX_WrByte>
 80085ae:	4603      	mov	r3, r0
 80085b0:	461a      	mov	r2, r3
 80085b2:	7dfb      	ldrb	r3, [r7, #23]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 80085b8:	2310      	movs	r3, #16
 80085ba:	9301      	str	r3, [sp, #4]
 80085bc:	2310      	movs	r3, #16
 80085be:	9300      	str	r3, [sp, #0]
 80085c0:	2321      	movs	r3, #33	@ 0x21
 80085c2:	2200      	movs	r2, #0
 80085c4:	2101      	movs	r1, #1
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f7ff fac2 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 80085cc:	4603      	mov	r3, r0
 80085ce:	461a      	mov	r2, r3
 80085d0:	7dfb      	ldrb	r3, [r7, #23]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80085de:	4618      	mov	r0, r3
 80085e0:	f7f9 f932 	bl	8001848 <VL53L5CX_WrByte>
 80085e4:	4603      	mov	r3, r0
 80085e6:	461a      	mov	r2, r3
 80085e8:	7dfb      	ldrb	r3, [r7, #23]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	75fb      	strb	r3, [r7, #23]

	/* Enable host access to GO1 */
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f107 0216 	add.w	r2, r7, #22
 80085f4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7f9 f907 	bl	800180c <VL53L5CX_RdByte>
 80085fe:	4603      	mov	r3, r0
 8008600:	461a      	mov	r2, r3
 8008602:	7dfb      	ldrb	r3, [r7, #23]
 8008604:	4313      	orrs	r3, r2
 8008606:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	210c      	movs	r1, #12
 800860e:	4618      	mov	r0, r3
 8008610:	f7f9 f91a 	bl	8001848 <VL53L5CX_WrByte>
 8008614:	4603      	mov	r3, r0
 8008616:	461a      	mov	r2, r3
 8008618:	7dfb      	ldrb	r3, [r7, #23]
 800861a:	4313      	orrs	r3, r2
 800861c:	75fb      	strb	r3, [r7, #23]

	/* Power ON status */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008626:	4618      	mov	r0, r3
 8008628:	f7f9 f90e 	bl	8001848 <VL53L5CX_WrByte>
 800862c:	4603      	mov	r3, r0
 800862e:	461a      	mov	r2, r3
 8008630:	7dfb      	ldrb	r3, [r7, #23]
 8008632:	4313      	orrs	r3, r2
 8008634:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x101, 0x00);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2200      	movs	r2, #0
 800863a:	f240 1101 	movw	r1, #257	@ 0x101
 800863e:	4618      	mov	r0, r3
 8008640:	f7f9 f902 	bl	8001848 <VL53L5CX_WrByte>
 8008644:	4603      	mov	r3, r0
 8008646:	461a      	mov	r2, r3
 8008648:	7dfb      	ldrb	r3, [r7, #23]
 800864a:	4313      	orrs	r3, r2
 800864c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x102, 0x00);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8008656:	4618      	mov	r0, r3
 8008658:	f7f9 f8f6 	bl	8001848 <VL53L5CX_WrByte>
 800865c:	4603      	mov	r3, r0
 800865e:	461a      	mov	r2, r3
 8008660:	7dfb      	ldrb	r3, [r7, #23]
 8008662:	4313      	orrs	r3, r2
 8008664:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2201      	movs	r2, #1
 800866a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800866e:	4618      	mov	r0, r3
 8008670:	f7f9 f8ea 	bl	8001848 <VL53L5CX_WrByte>
 8008674:	4603      	mov	r3, r0
 8008676:	461a      	mov	r2, r3
 8008678:	7dfb      	ldrb	r3, [r7, #23]
 800867a:	4313      	orrs	r3, r2
 800867c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	f244 0102 	movw	r1, #16386	@ 0x4002
 8008686:	4618      	mov	r0, r3
 8008688:	f7f9 f8de 	bl	8001848 <VL53L5CX_WrByte>
 800868c:	4603      	mov	r3, r0
 800868e:	461a      	mov	r2, r3
 8008690:	7dfb      	ldrb	r3, [r7, #23]
 8008692:	4313      	orrs	r3, r2
 8008694:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800869e:	4618      	mov	r0, r3
 80086a0:	f7f9 f8d2 	bl	8001848 <VL53L5CX_WrByte>
 80086a4:	4603      	mov	r3, r0
 80086a6:	461a      	mov	r2, r3
 80086a8:	7dfb      	ldrb	r3, [r7, #23]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2203      	movs	r2, #3
 80086b2:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7f9 f8c6 	bl	8001848 <VL53L5CX_WrByte>
 80086bc:	4603      	mov	r3, r0
 80086be:	461a      	mov	r2, r3
 80086c0:	7dfb      	ldrb	r3, [r7, #23]
 80086c2:	4313      	orrs	r3, r2
 80086c4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x103, 0x01);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2201      	movs	r2, #1
 80086ca:	f240 1103 	movw	r1, #259	@ 0x103
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7f9 f8ba 	bl	8001848 <VL53L5CX_WrByte>
 80086d4:	4603      	mov	r3, r0
 80086d6:	461a      	mov	r2, r3
 80086d8:	7dfb      	ldrb	r3, [r7, #23]
 80086da:	4313      	orrs	r3, r2
 80086dc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x400F, 0x00);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f244 010f 	movw	r1, #16399	@ 0x400f
 80086e6:	4618      	mov	r0, r3
 80086e8:	f7f9 f8ae 	bl	8001848 <VL53L5CX_WrByte>
 80086ec:	4603      	mov	r3, r0
 80086ee:	461a      	mov	r2, r3
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x43);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2243      	movs	r2, #67	@ 0x43
 80086fa:	f240 211a 	movw	r1, #538	@ 0x21a
 80086fe:	4618      	mov	r0, r3
 8008700:	f7f9 f8a2 	bl	8001848 <VL53L5CX_WrByte>
 8008704:	4603      	mov	r3, r0
 8008706:	461a      	mov	r2, r3
 8008708:	7dfb      	ldrb	r3, [r7, #23]
 800870a:	4313      	orrs	r3, r2
 800870c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x03);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2203      	movs	r2, #3
 8008712:	f240 211a 	movw	r1, #538	@ 0x21a
 8008716:	4618      	mov	r0, r3
 8008718:	f7f9 f896 	bl	8001848 <VL53L5CX_WrByte>
 800871c:	4603      	mov	r3, r0
 800871e:	461a      	mov	r2, r3
 8008720:	7dfb      	ldrb	r3, [r7, #23]
 8008722:	4313      	orrs	r3, r2
 8008724:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x01);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f240 211a 	movw	r1, #538	@ 0x21a
 800872e:	4618      	mov	r0, r3
 8008730:	f7f9 f88a 	bl	8001848 <VL53L5CX_WrByte>
 8008734:	4603      	mov	r3, r0
 8008736:	461a      	mov	r2, r3
 8008738:	7dfb      	ldrb	r3, [r7, #23]
 800873a:	4313      	orrs	r3, r2
 800873c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x00);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	f240 211a 	movw	r1, #538	@ 0x21a
 8008746:	4618      	mov	r0, r3
 8008748:	f7f9 f87e 	bl	8001848 <VL53L5CX_WrByte>
 800874c:	4603      	mov	r3, r0
 800874e:	461a      	mov	r2, r3
 8008750:	7dfb      	ldrb	r3, [r7, #23]
 8008752:	4313      	orrs	r3, r2
 8008754:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x219, 0x00);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	f240 2119 	movw	r1, #537	@ 0x219
 800875e:	4618      	mov	r0, r3
 8008760:	f7f9 f872 	bl	8001848 <VL53L5CX_WrByte>
 8008764:	4603      	mov	r3, r0
 8008766:	461a      	mov	r2, r3
 8008768:	7dfb      	ldrb	r3, [r7, #23]
 800876a:	4313      	orrs	r3, r2
 800876c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21B, 0x00);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f240 211b 	movw	r1, #539	@ 0x21b
 8008776:	4618      	mov	r0, r3
 8008778:	f7f9 f866 	bl	8001848 <VL53L5CX_WrByte>
 800877c:	4603      	mov	r3, r0
 800877e:	461a      	mov	r2, r3
 8008780:	7dfb      	ldrb	r3, [r7, #23]
 8008782:	4313      	orrs	r3, r2
 8008784:	75fb      	strb	r3, [r7, #23]

	/* Wake up MCU */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800878e:	4618      	mov	r0, r3
 8008790:	f7f9 f85a 	bl	8001848 <VL53L5CX_WrByte>
 8008794:	4603      	mov	r3, r0
 8008796:	461a      	mov	r2, r3
 8008798:	7dfb      	ldrb	r3, [r7, #23]
 800879a:	4313      	orrs	r3, r2
 800879c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f107 0216 	add.w	r2, r7, #22
 80087a4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7f9 f82f 	bl	800180c <VL53L5CX_RdByte>
 80087ae:	4603      	mov	r3, r0
 80087b0:	461a      	mov	r2, r3
 80087b2:	7dfb      	ldrb	r3, [r7, #23]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	210c      	movs	r1, #12
 80087be:	4618      	mov	r0, r3
 80087c0:	f7f9 f842 	bl	8001848 <VL53L5CX_WrByte>
 80087c4:	4603      	mov	r3, r0
 80087c6:	461a      	mov	r2, r3
 80087c8:	7dfb      	ldrb	r3, [r7, #23]
 80087ca:	4313      	orrs	r3, r2
 80087cc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80087d6:	4618      	mov	r0, r3
 80087d8:	f7f9 f836 	bl	8001848 <VL53L5CX_WrByte>
 80087dc:	4603      	mov	r3, r0
 80087de:	461a      	mov	r2, r3
 80087e0:	7dfb      	ldrb	r3, [r7, #23]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x07);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2207      	movs	r2, #7
 80087ea:	2120      	movs	r1, #32
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7f9 f82b 	bl	8001848 <VL53L5CX_WrByte>
 80087f2:	4603      	mov	r3, r0
 80087f4:	461a      	mov	r2, r3
 80087f6:	7dfb      	ldrb	r3, [r7, #23]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x06);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2206      	movs	r2, #6
 8008800:	2120      	movs	r1, #32
 8008802:	4618      	mov	r0, r3
 8008804:	f7f9 f820 	bl	8001848 <VL53L5CX_WrByte>
 8008808:	4603      	mov	r3, r0
 800880a:	461a      	mov	r2, r3
 800880c:	7dfb      	ldrb	r3, [r7, #23]
 800880e:	4313      	orrs	r3, r2
 8008810:	75fb      	strb	r3, [r7, #23]

	/* Download FW into VL53L5 */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x09);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2209      	movs	r2, #9
 8008816:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800881a:	4618      	mov	r0, r3
 800881c:	f7f9 f814 	bl	8001848 <VL53L5CX_WrByte>
 8008820:	4603      	mov	r3, r0
 8008822:	461a      	mov	r2, r3
 8008824:	7dfb      	ldrb	r3, [r7, #23]
 8008826:	4313      	orrs	r3, r2
 8008828:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008830:	4ae1      	ldr	r2, [pc, #900]	@ (8008bb8 <vl53l5cx_init+0x880>)
 8008832:	2100      	movs	r1, #0
 8008834:	f7f9 f828 	bl	8001888 <VL53L5CX_WrMulti>
 8008838:	4603      	mov	r3, r0
 800883a:	461a      	mov	r2, r3
 800883c:	7dfb      	ldrb	r3, [r7, #23]
 800883e:	4313      	orrs	r3, r2
 8008840:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0a);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	220a      	movs	r2, #10
 8008846:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800884a:	4618      	mov	r0, r3
 800884c:	f7f8 fffc 	bl	8001848 <VL53L5CX_WrByte>
 8008850:	4603      	mov	r3, r0
 8008852:	461a      	mov	r2, r3
 8008854:	7dfb      	ldrb	r3, [r7, #23]
 8008856:	4313      	orrs	r3, r2
 8008858:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008860:	4ad6      	ldr	r2, [pc, #856]	@ (8008bbc <vl53l5cx_init+0x884>)
 8008862:	2100      	movs	r1, #0
 8008864:	f7f9 f810 	bl	8001888 <VL53L5CX_WrMulti>
 8008868:	4603      	mov	r3, r0
 800886a:	461a      	mov	r2, r3
 800886c:	7dfb      	ldrb	r3, [r7, #23]
 800886e:	4313      	orrs	r3, r2
 8008870:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x8000],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0b);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	220b      	movs	r2, #11
 8008876:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800887a:	4618      	mov	r0, r3
 800887c:	f7f8 ffe4 	bl	8001848 <VL53L5CX_WrByte>
 8008880:	4603      	mov	r3, r0
 8008882:	461a      	mov	r2, r3
 8008884:	7dfb      	ldrb	r3, [r7, #23]
 8008886:	4313      	orrs	r3, r2
 8008888:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8008890:	4acb      	ldr	r2, [pc, #812]	@ (8008bc0 <vl53l5cx_init+0x888>)
 8008892:	2100      	movs	r1, #0
 8008894:	f7f8 fff8 	bl	8001888 <VL53L5CX_WrMulti>
 8008898:	4603      	mov	r3, r0
 800889a:	461a      	mov	r2, r3
 800889c:	7dfb      	ldrb	r3, [r7, #23]
 800889e:	4313      	orrs	r3, r2
 80088a0:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x10000],0x5000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2201      	movs	r2, #1
 80088a6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7f8 ffcc 	bl	8001848 <VL53L5CX_WrByte>
 80088b0:	4603      	mov	r3, r0
 80088b2:	461a      	mov	r2, r3
 80088b4:	7dfb      	ldrb	r3, [r7, #23]
 80088b6:	4313      	orrs	r3, r2
 80088b8:	75fb      	strb	r3, [r7, #23]

	/* Check if FW correctly downloaded */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2202      	movs	r2, #2
 80088be:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7f8 ffc0 	bl	8001848 <VL53L5CX_WrByte>
 80088c8:	4603      	mov	r3, r0
 80088ca:	461a      	mov	r2, r3
 80088cc:	7dfb      	ldrb	r3, [r7, #23]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	220d      	movs	r2, #13
 80088d6:	2103      	movs	r1, #3
 80088d8:	4618      	mov	r0, r3
 80088da:	f7f8 ffb5 	bl	8001848 <VL53L5CX_WrByte>
 80088de:	4603      	mov	r3, r0
 80088e0:	461a      	mov	r2, r3
 80088e2:	7dfb      	ldrb	r3, [r7, #23]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7f8 ffa9 	bl	8001848 <VL53L5CX_WrByte>
 80088f6:	4603      	mov	r3, r0
 80088f8:	461a      	mov	r2, r3
 80088fa:	7dfb      	ldrb	r3, [r7, #23]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8008900:	2310      	movs	r3, #16
 8008902:	9301      	str	r3, [sp, #4]
 8008904:	2310      	movs	r3, #16
 8008906:	9300      	str	r3, [sp, #0]
 8008908:	2321      	movs	r3, #33	@ 0x21
 800890a:	2200      	movs	r2, #0
 800890c:	2101      	movs	r1, #1
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7ff f91e 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8008914:	4603      	mov	r3, r0
 8008916:	461a      	mov	r2, r3
 8008918:	7dfb      	ldrb	r3, [r7, #23]
 800891a:	4313      	orrs	r3, r2
 800891c:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 800891e:	7dfb      	ldrb	r3, [r7, #23]
 8008920:	2b00      	cmp	r3, #0
 8008922:	f040 816c 	bne.w	8008bfe <vl53l5cx_init+0x8c6>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800892e:	4618      	mov	r0, r3
 8008930:	f7f8 ff8a 	bl	8001848 <VL53L5CX_WrByte>
 8008934:	4603      	mov	r3, r0
 8008936:	461a      	mov	r2, r3
 8008938:	7dfb      	ldrb	r3, [r7, #23]
 800893a:	4313      	orrs	r3, r2
 800893c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f107 0216 	add.w	r2, r7, #22
 8008944:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008948:	4618      	mov	r0, r3
 800894a:	f7f8 ff5f 	bl	800180c <VL53L5CX_RdByte>
 800894e:	4603      	mov	r3, r0
 8008950:	461a      	mov	r2, r3
 8008952:	7dfb      	ldrb	r3, [r7, #23]
 8008954:	4313      	orrs	r3, r2
 8008956:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	210c      	movs	r1, #12
 800895e:	4618      	mov	r0, r3
 8008960:	f7f8 ff72 	bl	8001848 <VL53L5CX_WrByte>
 8008964:	4603      	mov	r3, r0
 8008966:	461a      	mov	r2, r3
 8008968:	7dfb      	ldrb	r3, [r7, #23]
 800896a:	4313      	orrs	r3, r2
 800896c:	75fb      	strb	r3, [r7, #23]

	/* Reset MCU and wait boot */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2200      	movs	r2, #0
 8008972:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008976:	4618      	mov	r0, r3
 8008978:	f7f8 ff66 	bl	8001848 <VL53L5CX_WrByte>
 800897c:	4603      	mov	r3, r0
 800897e:	461a      	mov	r2, r3
 8008980:	7dfb      	ldrb	r3, [r7, #23]
 8008982:	4313      	orrs	r3, r2
 8008984:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x114, 0x00);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800898e:	4618      	mov	r0, r3
 8008990:	f7f8 ff5a 	bl	8001848 <VL53L5CX_WrByte>
 8008994:	4603      	mov	r3, r0
 8008996:	461a      	mov	r2, r3
 8008998:	7dfb      	ldrb	r3, [r7, #23]
 800899a:	4313      	orrs	r3, r2
 800899c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x115, 0x00);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f240 1115 	movw	r1, #277	@ 0x115
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7f8 ff4e 	bl	8001848 <VL53L5CX_WrByte>
 80089ac:	4603      	mov	r3, r0
 80089ae:	461a      	mov	r2, r3
 80089b0:	7dfb      	ldrb	r3, [r7, #23]
 80089b2:	4313      	orrs	r3, r2
 80089b4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x116, 0x42);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2242      	movs	r2, #66	@ 0x42
 80089ba:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80089be:	4618      	mov	r0, r3
 80089c0:	f7f8 ff42 	bl	8001848 <VL53L5CX_WrByte>
 80089c4:	4603      	mov	r3, r0
 80089c6:	461a      	mov	r2, r3
 80089c8:	7dfb      	ldrb	r3, [r7, #23]
 80089ca:	4313      	orrs	r3, r2
 80089cc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x117, 0x00);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f240 1117 	movw	r1, #279	@ 0x117
 80089d6:	4618      	mov	r0, r3
 80089d8:	f7f8 ff36 	bl	8001848 <VL53L5CX_WrByte>
 80089dc:	4603      	mov	r3, r0
 80089de:	461a      	mov	r2, r3
 80089e0:	7dfb      	ldrb	r3, [r7, #23]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x00);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	210b      	movs	r1, #11
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7f8 ff2b 	bl	8001848 <VL53L5CX_WrByte>
 80089f2:	4603      	mov	r3, r0
 80089f4:	461a      	mov	r2, r3
 80089f6:	7dfb      	ldrb	r3, [r7, #23]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f107 0216 	add.w	r2, r7, #22
 8008a02:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7f8 ff00 	bl	800180c <VL53L5CX_RdByte>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	461a      	mov	r2, r3
 8008a10:	7dfb      	ldrb	r3, [r7, #23]
 8008a12:	4313      	orrs	r3, r2
 8008a14:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	210c      	movs	r1, #12
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7f8 ff13 	bl	8001848 <VL53L5CX_WrByte>
 8008a22:	4603      	mov	r3, r0
 8008a24:	461a      	mov	r2, r3
 8008a26:	7dfb      	ldrb	r3, [r7, #23]
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x01);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	210b      	movs	r1, #11
 8008a32:	4618      	mov	r0, r3
 8008a34:	f7f8 ff08 	bl	8001848 <VL53L5CX_WrByte>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	7dfb      	ldrb	r3, [r7, #23]
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_mcu_boot(p_dev);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7ff f8d4 	bl	8007bf0 <_vl53l5cx_poll_for_mcu_boot>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	7dfb      	ldrb	r3, [r7, #23]
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8008a52:	7dfb      	ldrb	r3, [r7, #23]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f040 80d4 	bne.w	8008c02 <vl53l5cx_init+0x8ca>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7f8 fef0 	bl	8001848 <VL53L5CX_WrByte>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	7dfb      	ldrb	r3, [r7, #23]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	75fb      	strb	r3, [r7, #23]

	/* Get offset NVM data and store them into the offset buffer */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2fd8,
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	2328      	movs	r3, #40	@ 0x28
 8008a76:	4a53      	ldr	r2, [pc, #332]	@ (8008bc4 <vl53l5cx_init+0x88c>)
 8008a78:	f642 71d8 	movw	r1, #12248	@ 0x2fd8
 8008a7c:	f7f8 ff04 	bl	8001888 <VL53L5CX_WrMulti>
 8008a80:	4603      	mov	r3, r0
 8008a82:	461a      	mov	r2, r3
 8008a84:	7dfb      	ldrb	r3, [r7, #23]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)VL53L5CX_GET_NVM_CMD, sizeof(VL53L5CX_GET_NVM_CMD));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 0,
 8008a8a:	2302      	movs	r3, #2
 8008a8c:	9301      	str	r3, [sp, #4]
 8008a8e:	23ff      	movs	r3, #255	@ 0xff
 8008a90:	9300      	str	r3, [sp, #0]
 8008a92:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8008a96:	2200      	movs	r2, #0
 8008a98:	2104      	movs	r1, #4
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f7ff f858 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	7dfb      	ldrb	r3, [r7, #23]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 2);
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8008aaa:	6878      	ldr	r0, [r7, #4]
		p_dev->temp_buffer, VL53L5CX_NVM_DATA_SIZE);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8008ab2:	f44f 73f6 	mov.w	r3, #492	@ 0x1ec
 8008ab6:	f642 4104 	movw	r1, #11268	@ 0x2c04
 8008aba:	f7f8 ff05 	bl	80018c8 <VL53L5CX_RdMulti>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	7dfb      	ldrb	r3, [r7, #23]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(p_dev->offset_data, p_dev->temp_buffer,
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f103 0010 	add.w	r0, r3, #16
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ad4:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8008ad8:	4619      	mov	r1, r3
 8008ada:	f001 fcae 	bl	800a43a <memcpy>
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |= _vl53l5cx_send_offset_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 8008ade:	2110      	movs	r1, #16
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f7ff f8c7 	bl	8007c74 <_vl53l5cx_send_offset_data>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	461a      	mov	r2, r3
 8008aea:	7dfb      	ldrb	r3, [r7, #23]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	75fb      	strb	r3, [r7, #23]

	/* Set default Xtalk shape. Send Xtalk to sensor */
	(void)memcpy(p_dev->xtalk_data, (uint8_t*)VL53L5CX_DEFAULT_XTALK,
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8008af6:	4a34      	ldr	r2, [pc, #208]	@ (8008bc8 <vl53l5cx_init+0x890>)
 8008af8:	4618      	mov	r0, r3
 8008afa:	4611      	mov	r1, r2
 8008afc:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8008b00:	461a      	mov	r2, r3
 8008b02:	f001 fc9a 	bl	800a43a <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);
	status |= _vl53l5cx_send_xtalk_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 8008b06:	2110      	movs	r1, #16
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fa7f 	bl	800800c <_vl53l5cx_send_xtalk_data>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	461a      	mov	r2, r3
 8008b12:	7dfb      	ldrb	r3, [r7, #23]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	75fb      	strb	r3, [r7, #23]

	/* Send default configuration to VL53L5CX firmware */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2c34,
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	689a      	ldr	r2, [r3, #8]
 8008b1e:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 8008b22:	f642 4134 	movw	r1, #11316	@ 0x2c34
 8008b26:	f7f8 feaf 	bl	8001888 <VL53L5CX_WrMulti>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	7dfb      	ldrb	r3, [r7, #23]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	75fb      	strb	r3, [r7, #23]
		p_dev->default_configuration,
		sizeof(VL53L5CX_DEFAULT_CONFIGURATION));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8008b34:	2303      	movs	r3, #3
 8008b36:	9301      	str	r3, [sp, #4]
 8008b38:	23ff      	movs	r3, #255	@ 0xff
 8008b3a:	9300      	str	r3, [sp, #0]
 8008b3c:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8008b40:	2201      	movs	r2, #1
 8008b42:	2104      	movs	r1, #4
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f7ff f803 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	7dfb      	ldrb	r3, [r7, #23]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&pipe_ctrl,
 8008b54:	f107 0110 	add.w	r1, r7, #16
 8008b58:	2304      	movs	r3, #4
 8008b5a:	f64d 3280 	movw	r2, #56192	@ 0xdb80
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 fdde 	bl	8009720 <vl53l5cx_dci_write_data>
 8008b64:	4603      	mov	r3, r0
 8008b66:	461a      	mov	r2, r3
 8008b68:	7dfb      	ldrb	r3, [r7, #23]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	75fb      	strb	r3, [r7, #23]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
		VL53L5CX_DCI_FW_NB_TARGET, 16,
	(uint8_t*)&tmp, 1, 0x0C);
#endif

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 8008b6e:	f107 010c 	add.w	r1, r7, #12
 8008b72:	2304      	movs	r3, #4
 8008b74:	f64d 1264 	movw	r2, #55652	@ 0xd964
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fdd1 	bl	8009720 <vl53l5cx_dci_write_data>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	461a      	mov	r2, r3
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_DCI_SINGLE_RANGE,
			(uint16_t)sizeof(single_range));

	tmp = (uint8_t)1;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	75bb      	strb	r3, [r7, #22]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8008b92:	2326      	movs	r3, #38	@ 0x26
 8008b94:	9302      	str	r3, [sp, #8]
 8008b96:	2301      	movs	r3, #1
 8008b98:	9301      	str	r3, [sp, #4]
 8008b9a:	f107 0316 	add.w	r3, r7, #22
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	2328      	movs	r3, #40	@ 0x28
 8008ba2:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 fe58 	bl	800985c <vl53l5cx_dci_replace_data>
 8008bac:	4603      	mov	r3, r0
 8008bae:	461a      	mov	r2, r3
 8008bb0:	7dfb      	ldrb	r3, [r7, #23]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	e00a      	b.n	8008bcc <vl53l5cx_init+0x894>
 8008bb6:	bf00      	nop
 8008bb8:	0800c6d4 	.word	0x0800c6d4
 8008bbc:	080146d4 	.word	0x080146d4
 8008bc0:	0801c6d4 	.word	0x0801c6d4
 8008bc4:	08021da8 	.word	0x08021da8
 8008bc8:	08021aa0 	.word	0x08021aa0
 8008bcc:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x26);
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8008bd4:	2325      	movs	r3, #37	@ 0x25
 8008bd6:	9302      	str	r3, [sp, #8]
 8008bd8:	2301      	movs	r3, #1
 8008bda:	9301      	str	r3, [sp, #4]
 8008bdc:	f107 0316 	add.w	r3, r7, #22
 8008be0:	9300      	str	r3, [sp, #0]
 8008be2:	2328      	movs	r3, #40	@ 0x28
 8008be4:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fe37 	bl	800985c <vl53l5cx_dci_replace_data>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	7dfb      	ldrb	r3, [r7, #23]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	75fb      	strb	r3, [r7, #23]
 8008bf8:	e004      	b.n	8008c04 <vl53l5cx_init+0x8cc>
		goto exit;
 8008bfa:	bf00      	nop
 8008bfc:	e002      	b.n	8008c04 <vl53l5cx_init+0x8cc>
		goto exit;
 8008bfe:	bf00      	nop
 8008c00:	e000      	b.n	8008c04 <vl53l5cx_init+0x8cc>
		goto exit;
 8008c02:	bf00      	nop
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x25);

exit:
	return status;
 8008c04:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3718      	adds	r7, #24
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop

08008c10 <vl53l5cx_start_ranging>:
	return status;
}

uint8_t vl53l5cx_start_ranging(
		VL53L5CX_Configuration		*p_dev)
{
 8008c10:	b5b0      	push	{r4, r5, r7, lr}
 8008c12:	b09c      	sub	sp, #112	@ 0x70
 8008c14:	af02      	add	r7, sp, #8
 8008c16:	6078      	str	r0, [r7, #4]
	uint8_t resolution, status = VL53L5CX_STATUS_OK;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint16_t tmp;
	uint32_t i;
	uint32_t header_config[2] = {0, 0};
 8008c1e:	2300      	movs	r3, #0
 8008c20:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c22:	2300      	movs	r3, #0
 8008c24:	657b      	str	r3, [r7, #84]	@ 0x54

	union Block_header *bh_ptr;
	uint8_t cmd[] = {0x00, 0x03, 0x00, 0x00};
 8008c26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	status |= vl53l5cx_get_resolution(p_dev, &resolution);
 8008c2c:	f107 035b 	add.w	r3, r7, #91	@ 0x5b
 8008c30:	4619      	mov	r1, r3
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 fbd0 	bl	80093d8 <vl53l5cx_get_resolution>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008c40:	4313      	orrs	r3, r2
 8008c42:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	p_dev->data_read_size = 0;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	605a      	str	r2, [r3, #4]
	p_dev->streamcount = 255;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	22ff      	movs	r2, #255	@ 0xff
 8008c50:	709a      	strb	r2, [r3, #2]

	/* Enable mandatory output (meta and common data) */
	uint32_t output_bh_enable[] = {
 8008c52:	4baa      	ldr	r3, [pc, #680]	@ (8008efc <vl53l5cx_start_ranging+0x2ec>)
 8008c54:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8008c58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008c5a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00000000U,
		0x00000000U,
		0xC0000000U};

	/* Send addresses of possible output */
	uint32_t output[] ={VL53L5CX_START_BH,
 8008c5e:	4ba8      	ldr	r3, [pc, #672]	@ (8008f00 <vl53l5cx_start_ranging+0x2f0>)
 8008c60:	f107 040c 	add.w	r4, r7, #12
 8008c64:	461d      	mov	r5, r3
 8008c66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c6e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008c72:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		VL53L5CX_TARGET_STATUS_BH,
		VL53L5CX_MOTION_DETECT_BH};

	/* Enable selected outputs in the 'platform.h' file */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	output_bh_enable[0] += (uint32_t)8;
 8008c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c78:	3308      	adds	r3, #8
 8008c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_SPADS_ENABLED
	output_bh_enable[0] += (uint32_t)16;
 8008c7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c7e:	3310      	adds	r3, #16
 8008c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	output_bh_enable[0] += (uint32_t)32;
 8008c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c84:	3320      	adds	r3, #32
 8008c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
	output_bh_enable[0] += (uint32_t)64;
 8008c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c8a:	3340      	adds	r3, #64	@ 0x40
 8008c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
	output_bh_enable[0] += (uint32_t)128;
 8008c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c90:	3380      	adds	r3, #128	@ 0x80
 8008c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
	output_bh_enable[0] += (uint32_t)256;
 8008c94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c96:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
	output_bh_enable[0] += (uint32_t)512;
 8008c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
	output_bh_enable[0] += (uint32_t)1024;
 8008ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ca6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	output_bh_enable[0] += (uint32_t)2048;
 8008cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

	/* Update data size */
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8008cb8:	e073      	b.n	8008da2 <vl53l5cx_start_ranging+0x192>
	{
		if ((output[i] == (uint8_t)0) 
 8008cba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	3368      	adds	r3, #104	@ 0x68
 8008cc0:	443b      	add	r3, r7
 8008cc2:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d067      	beq.n	8008d9a <vl53l5cx_start_ranging+0x18a>
                    || ((output_bh_enable[i/(uint32_t)32]
 8008cca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ccc:	095b      	lsrs	r3, r3, #5
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	3368      	adds	r3, #104	@ 0x68
 8008cd2:	443b      	add	r3, r7
 8008cd4:	f853 2c2c 	ldr.w	r2, [r3, #-44]
                         &((uint32_t)1 << (i%(uint32_t)32))) == (uint32_t)0))
 8008cd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cda:	f003 031f 	and.w	r3, r3, #31
 8008cde:	fa22 f303 	lsr.w	r3, r2, r3
 8008ce2:	f003 0301 	and.w	r3, r3, #1
                    || ((output_bh_enable[i/(uint32_t)32]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d057      	beq.n	8008d9a <vl53l5cx_start_ranging+0x18a>
		{
			continue;
		}

		bh_ptr = (union Block_header *)&(output[i]);
 8008cea:	f107 020c 	add.w	r2, r7, #12
 8008cee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	4413      	add	r3, r2
 8008cf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (((uint8_t)bh_ptr->type >= (uint8_t)0x1) 
 8008cf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	f003 030f 	and.w	r3, r3, #15
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d03a      	beq.n	8008d7a <vl53l5cx_start_ranging+0x16a>
                    && ((uint8_t)bh_ptr->type < (uint8_t)0x0d))
 8008d04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b0c      	cmp	r3, #12
 8008d10:	d833      	bhi.n	8008d7a <vl53l5cx_start_ranging+0x16a>
		{
			if ((bh_ptr->idx >= (uint16_t)0x54d0) 
 8008d12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d14:	885b      	ldrh	r3, [r3, #2]
 8008d16:	f245 42cf 	movw	r2, #21711	@ 0x54cf
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d910      	bls.n	8008d40 <vl53l5cx_start_ranging+0x130>
                            && (bh_ptr->idx < (uint16_t)(0x54d0 + 960)))
 8008d1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d20:	885b      	ldrh	r3, [r3, #2]
 8008d22:	f645 028f 	movw	r2, #22671	@ 0x588f
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d80a      	bhi.n	8008d40 <vl53l5cx_start_ranging+0x130>
			{
				bh_ptr->size = resolution;
 8008d2a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8008d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d32:	b299      	uxth	r1, r3
 8008d34:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d36:	8813      	ldrh	r3, [r2, #0]
 8008d38:	f361 130f 	bfi	r3, r1, #4, #12
 8008d3c:	8013      	strh	r3, [r2, #0]
 8008d3e:	e009      	b.n	8008d54 <vl53l5cx_start_ranging+0x144>
			}
			else
			{
				bh_ptr->size = (uint16_t)((uint16_t)resolution
 8008d40:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8008d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d48:	b299      	uxth	r1, r3
 8008d4a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d4c:	8813      	ldrh	r3, [r2, #0]
 8008d4e:	f361 130f 	bfi	r3, r1, #4, #12
 8008d52:	8013      	strh	r3, [r2, #0]
                                  * (uint16_t)VL53L5CX_NB_TARGET_PER_ZONE);
			}
			p_dev->data_read_size += bh_ptr->type * bh_ptr->size;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d5a:	7812      	ldrb	r2, [r2, #0]
 8008d5c:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8008d60:	b2d2      	uxtb	r2, r2
 8008d62:	4611      	mov	r1, r2
 8008d64:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d66:	8812      	ldrh	r2, [r2, #0]
 8008d68:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8008d6c:	b292      	uxth	r2, r2
 8008d6e:	fb01 f202 	mul.w	r2, r1, r2
 8008d72:	441a      	add	r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	605a      	str	r2, [r3, #4]
 8008d78:	e009      	b.n	8008d8e <vl53l5cx_start_ranging+0x17e>
		}
		else
		{
			p_dev->data_read_size += bh_ptr->size;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d80:	8812      	ldrh	r2, [r2, #0]
 8008d82:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8008d86:	b292      	uxth	r2, r2
 8008d88:	441a      	add	r2, r3
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	605a      	str	r2, [r3, #4]
		}
		p_dev->data_read_size += (uint32_t)4;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	1d1a      	adds	r2, r3, #4
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	605a      	str	r2, [r3, #4]
 8008d98:	e000      	b.n	8008d9c <vl53l5cx_start_ranging+0x18c>
			continue;
 8008d9a:	bf00      	nop
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 8008d9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d9e:	3301      	adds	r3, #1
 8008da0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008da4:	2b0b      	cmp	r3, #11
 8008da6:	d988      	bls.n	8008cba <vl53l5cx_start_ranging+0xaa>
	}
	p_dev->data_read_size += (uint32_t)24;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	f103 0218 	add.w	r2, r3, #24
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	605a      	str	r2, [r3, #4]

	status |= vl53l5cx_dci_write_data(p_dev,
 8008db4:	f107 010c 	add.w	r1, r7, #12
 8008db8:	2330      	movs	r3, #48	@ 0x30
 8008dba:	f64d 1280 	movw	r2, #55680	@ 0xd980
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fcae 	bl	8009720 <vl53l5cx_dci_write_data>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output), VL53L5CX_DCI_OUTPUT_LIST,
			(uint16_t)sizeof(output));

	header_config[0] = p_dev->data_read_size;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	653b      	str	r3, [r7, #80]	@ 0x50
	header_config[1] = i + (uint32_t)1;
 8008dd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dda:	3301      	adds	r3, #1
 8008ddc:	657b      	str	r3, [r7, #84]	@ 0x54

	status |= vl53l5cx_dci_write_data(p_dev,
 8008dde:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8008de2:	2308      	movs	r3, #8
 8008de4:	f64d 1268 	movw	r2, #55656	@ 0xd968
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fc99 	bl	8009720 <vl53l5cx_dci_write_data>
 8008dee:	4603      	mov	r3, r0
 8008df0:	461a      	mov	r2, r3
 8008df2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008df6:	4313      	orrs	r3, r2
 8008df8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(header_config), VL53L5CX_DCI_OUTPUT_CONFIG,
			(uint16_t)sizeof(header_config));

	status |= vl53l5cx_dci_write_data(p_dev,
 8008dfc:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8008e00:	2310      	movs	r3, #16
 8008e02:	f64d 1270 	movw	r2, #55664	@ 0xd970
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 fc8a 	bl	8009720 <vl53l5cx_dci_write_data>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	461a      	mov	r2, r3
 8008e10:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008e14:	4313      	orrs	r3, r2
 8008e16:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output_bh_enable), VL53L5CX_DCI_OUTPUT_ENABLES,
			(uint16_t)sizeof(output_bh_enable));

	/* Start xshut bypass (interrupt mode) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7f8 fd10 	bl	8001848 <VL53L5CX_WrByte>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008e30:	4313      	orrs	r3, r2
 8008e32:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x05);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2205      	movs	r2, #5
 8008e3a:	2109      	movs	r1, #9
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7f8 fd03 	bl	8001848 <VL53L5CX_WrByte>
 8008e42:	4603      	mov	r3, r0
 8008e44:	461a      	mov	r2, r3
 8008e46:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2202      	movs	r2, #2
 8008e54:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7f8 fcf5 	bl	8001848 <VL53L5CX_WrByte>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	461a      	mov	r2, r3
 8008e62:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008e66:	4313      	orrs	r3, r2
 8008e68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	/* Start ranging session */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), VL53L5CX_UI_CMD_END -
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8008e72:	2304      	movs	r3, #4
 8008e74:	f642 71fc 	movw	r1, #12284	@ 0x2ffc
 8008e78:	f7f8 fd06 	bl	8001888 <VL53L5CX_WrMulti>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	461a      	mov	r2, r3
 8008e80:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008e84:	4313      	orrs	r3, r2
 8008e86:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint16_t)(4 - 1), (uint8_t*)cmd, sizeof(cmd));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8008e8a:	2303      	movs	r3, #3
 8008e8c:	9301      	str	r3, [sp, #4]
 8008e8e:	23ff      	movs	r3, #255	@ 0xff
 8008e90:	9300      	str	r3, [sp, #0]
 8008e92:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8008e96:	2201      	movs	r2, #1
 8008e98:	2104      	movs	r1, #4
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f7fe fe58 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	/* Read ui range data content and compare if data size is the correct one */
	status |= vl53l5cx_dci_read_data(p_dev,
			(uint8_t*)p_dev->temp_buffer, 0x5440, 12);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
	status |= vl53l5cx_dci_read_data(p_dev,
 8008eb4:	230c      	movs	r3, #12
 8008eb6:	f245 4240 	movw	r2, #21568	@ 0x5440
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 fba6 	bl	800960c <vl53l5cx_dci_read_data>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	(void)memcpy(&tmp, &(p_dev->temp_buffer[0x8]), sizeof(tmp));
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 8008ed4:	881b      	ldrh	r3, [r3, #0]
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
	if(tmp != p_dev->data_read_size)
 8008edc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d002      	beq.n	8008ef0 <vl53l5cx_start_ranging+0x2e0>
	{
		status |= VL53L5CX_STATUS_ERROR;
 8008eea:	23ff      	movs	r3, #255	@ 0xff
 8008eec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	}

	return status;
 8008ef0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3768      	adds	r7, #104	@ 0x68
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bdb0      	pop	{r4, r5, r7, pc}
 8008efc:	0800c640 	.word	0x0800c640
 8008f00:	0800c650 	.word	0x0800c650

08008f04 <vl53l5cx_check_data_ready>:
}

uint8_t vl53l5cx_check_data_ready(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_isReady)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0, p_dev->temp_buffer, 4);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8008f1a:	2304      	movs	r3, #4
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	f7f8 fcd3 	bl	80018c8 <VL53L5CX_RdMulti>
 8008f22:	4603      	mov	r3, r0
 8008f24:	461a      	mov	r2, r3
 8008f26:	7bfb      	ldrb	r3, [r7, #15]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	73fb      	strb	r3, [r7, #15]

	if((p_dev->temp_buffer[0] != p_dev->streamcount)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	789b      	ldrb	r3, [r3, #2]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d020      	beq.n	8008f7c <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[0] != (uint8_t)255)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8008f40:	2bff      	cmp	r3, #255	@ 0xff
 8008f42:	d01b      	beq.n	8008f7c <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[1] == (uint8_t)0x5)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 8008f4a:	2b05      	cmp	r3, #5
 8008f4c:	d116      	bne.n	8008f7c <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[2] & (uint8_t)0x5) == (uint8_t)0x5)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 8008f54:	f003 0305 	and.w	r3, r3, #5
 8008f58:	2b05      	cmp	r3, #5
 8008f5a:	d10f      	bne.n	8008f7c <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[3] & (uint8_t)0x10) ==(uint8_t)0x10)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8008f62:	f003 0310 	and.w	r3, r3, #16
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d008      	beq.n	8008f7c <vl53l5cx_check_data_ready+0x78>
			)
	{
		*p_isReady = (uint8_t)1;
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	701a      	strb	r2, [r3, #0]
		 p_dev->streamcount = p_dev->temp_buffer[0];
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	709a      	strb	r2, [r3, #2]
 8008f7a:	e00e      	b.n	8008f9a <vl53l5cx_check_data_ready+0x96>
	}
	else
	{
        if ((p_dev->temp_buffer[3] & (uint8_t)0x80) != (uint8_t)0)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8008f82:	b25b      	sxtb	r3, r3
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	da05      	bge.n	8008f94 <vl53l5cx_check_data_ready+0x90>
        {
        	status |= p_dev->temp_buffer[2];	/* Return GO2 error status */
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f893 2502 	ldrb.w	r2, [r3, #1282]	@ 0x502
 8008f8e:	7bfb      	ldrb	r3, [r7, #15]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	73fb      	strb	r3, [r7, #15]
        }

		*p_isReady = 0;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	2200      	movs	r2, #0
 8008f98:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8008f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <vl53l5cx_get_ranging_data>:

uint8_t vl53l5cx_get_ranging_data(
		VL53L5CX_Configuration		*p_dev,
		VL53L5CX_ResultsData		*p_results)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b088      	sub	sp, #32
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	77fb      	strb	r3, [r7, #31]
	union Block_header *bh_ptr;
	uint16_t header_id, footer_id;
	uint32_t i, j, msize;

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 8008fb2:	6878      	ldr	r0, [r7, #4]
			p_dev->temp_buffer, p_dev->data_read_size);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	f7f8 fc82 	bl	80018c8 <VL53L5CX_RdMulti>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	7ffb      	ldrb	r3, [r7, #31]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	77fb      	strb	r3, [r7, #31]
	p_dev->streamcount = p_dev->temp_buffer[0];
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	709a      	strb	r2, [r3, #2]
	VL53L5CX_SwapBuffer(p_dev->temp_buffer, (uint16_t)p_dev->data_read_size);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	4610      	mov	r0, r2
 8008fe8:	f7f8 fcae 	bl	8001948 <VL53L5CX_SwapBuffer>

	/* Start conversion at position 16 to avoid headers */
	for (i = (uint32_t)16; i 
 8008fec:	2310      	movs	r3, #16
 8008fee:	61bb      	str	r3, [r7, #24]
 8008ff0:	e10e      	b.n	8009210 <vl53l5cx_get_ranging_data+0x26c>
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
	{
		bh_ptr = (union Block_header *)&(p_dev->temp_buffer[i]);
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	60bb      	str	r3, [r7, #8]
		if ((bh_ptr->type > (uint32_t)0x1) 
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8009006:	b2db      	uxtb	r3, r3
 8009008:	2b01      	cmp	r3, #1
 800900a:	d915      	bls.n	8009038 <vl53l5cx_get_ranging_data+0x94>
                    && (bh_ptr->type < (uint32_t)0xd))
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8009014:	b2db      	uxtb	r3, r3
 8009016:	2b0c      	cmp	r3, #12
 8009018:	d80e      	bhi.n	8009038 <vl53l5cx_get_ranging_data+0x94>
		{
			msize = bh_ptr->type * bh_ptr->size;
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8009022:	b2db      	uxtb	r3, r3
 8009024:	461a      	mov	r2, r3
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	881b      	ldrh	r3, [r3, #0]
 800902a:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800902e:	b29b      	uxth	r3, r3
 8009030:	fb02 f303 	mul.w	r3, r2, r3
 8009034:	613b      	str	r3, [r7, #16]
 8009036:	e005      	b.n	8009044 <vl53l5cx_get_ranging_data+0xa0>
		}
		else
		{
			msize = bh_ptr->size;
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	881b      	ldrh	r3, [r3, #0]
 800903c:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8009040:	b29b      	uxth	r3, r3
 8009042:	613b      	str	r3, [r7, #16]
		}

		switch(bh_ptr->idx){
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	885b      	ldrh	r3, [r3, #2]
 8009048:	f24e 0284 	movw	r2, #57476	@ 0xe084
 800904c:	4293      	cmp	r3, r2
 800904e:	f000 80bb 	beq.w	80091c8 <vl53l5cx_get_ranging_data+0x224>
 8009052:	f24e 0284 	movw	r2, #57476	@ 0xe084
 8009056:	4293      	cmp	r3, r2
 8009058:	f300 80d2 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 800905c:	f24e 0244 	movw	r2, #57412	@ 0xe044
 8009060:	4293      	cmp	r3, r2
 8009062:	f000 80a3 	beq.w	80091ac <vl53l5cx_get_ranging_data+0x208>
 8009066:	f24e 0244 	movw	r2, #57412	@ 0xe044
 800906a:	4293      	cmp	r3, r2
 800906c:	f300 80c8 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 8009070:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 8009074:	4293      	cmp	r3, r2
 8009076:	f000 808b 	beq.w	8009190 <vl53l5cx_get_ranging_data+0x1ec>
 800907a:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 800907e:	4293      	cmp	r3, r2
 8009080:	f300 80be 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 8009084:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8009088:	4293      	cmp	r3, r2
 800908a:	d073      	beq.n	8009174 <vl53l5cx_get_ranging_data+0x1d0>
 800908c:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8009090:	4293      	cmp	r3, r2
 8009092:	f300 80b5 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 8009096:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 800909a:	4293      	cmp	r3, r2
 800909c:	d05c      	beq.n	8009158 <vl53l5cx_get_ranging_data+0x1b4>
 800909e:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 80090a2:	4293      	cmp	r3, r2
 80090a4:	f300 80ac 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 80090a8:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d045      	beq.n	800913c <vl53l5cx_get_ranging_data+0x198>
 80090b0:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 80090b4:	4293      	cmp	r3, r2
 80090b6:	f300 80a3 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 80090ba:	f64d 0258 	movw	r2, #55384	@ 0xd858
 80090be:	4293      	cmp	r3, r2
 80090c0:	f000 8090 	beq.w	80091e4 <vl53l5cx_get_ranging_data+0x240>
 80090c4:	f64d 0258 	movw	r2, #55384	@ 0xd858
 80090c8:	4293      	cmp	r3, r2
 80090ca:	f300 8099 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 80090ce:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d024      	beq.n	8009120 <vl53l5cx_get_ranging_data+0x17c>
 80090d6:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 80090da:	4293      	cmp	r3, r2
 80090dc:	f300 8090 	bgt.w	8009200 <vl53l5cx_get_ranging_data+0x25c>
 80090e0:	f245 42b4 	movw	r2, #21684	@ 0x54b4
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d004      	beq.n	80090f2 <vl53l5cx_get_ranging_data+0x14e>
 80090e8:	f245 42d0 	movw	r2, #21712	@ 0x54d0
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d00a      	beq.n	8009106 <vl53l5cx_get_ranging_data+0x162>
				(void)memcpy(&p_results->motion_indicator,
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
				break;
#endif
			default:
				break;
 80090f0:	e086      	b.n	8009200 <vl53l5cx_get_ranging_data+0x25c>
						(int8_t)p_dev->temp_buffer[i + (uint32_t)12];
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	330c      	adds	r3, #12
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	4413      	add	r3, r2
 80090fa:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 80090fe:	b25a      	sxtb	r2, r3
				p_results->silicon_temp_degc =
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	701a      	strb	r2, [r3, #0]
				break;
 8009104:	e07d      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->ambient_per_spad,
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	1d18      	adds	r0, r3, #4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800910a:	69bb      	ldr	r3, [r7, #24]
 800910c:	3304      	adds	r3, #4
 800910e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	4413      	add	r3, r2
				(void)memcpy(p_results->ambient_per_spad,
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	4619      	mov	r1, r3
 800911a:	f001 f98e 	bl	800a43a <memcpy>
				break;
 800911e:	e070      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_spads_enabled,
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	3304      	adds	r3, #4
 800912a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800912e:	687a      	ldr	r2, [r7, #4]
 8009130:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_spads_enabled,
 8009132:	693a      	ldr	r2, [r7, #16]
 8009134:	4619      	mov	r1, r3
 8009136:	f001 f980 	bl	800a43a <memcpy>
				break;
 800913a:	e062      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_target_detected,
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	f503 7082 	add.w	r0, r3, #260	@ 0x104
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	3304      	adds	r3, #4
 8009146:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_target_detected,
 800914e:	693a      	ldr	r2, [r7, #16]
 8009150:	4619      	mov	r1, r3
 8009152:	f001 f972 	bl	800a43a <memcpy>
				break;
 8009156:	e054      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->signal_per_spad,
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	f503 7011 	add.w	r0, r3, #580	@ 0x244
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	3304      	adds	r3, #4
 8009162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	4413      	add	r3, r2
				(void)memcpy(p_results->signal_per_spad,
 800916a:	693a      	ldr	r2, [r7, #16]
 800916c:	4619      	mov	r1, r3
 800916e:	f001 f964 	bl	800a43a <memcpy>
				break;
 8009172:	e046      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->range_sigma_mm,
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	f503 7051 	add.w	r0, r3, #836	@ 0x344
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	3304      	adds	r3, #4
 800917e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	4413      	add	r3, r2
				(void)memcpy(p_results->range_sigma_mm,
 8009186:	693a      	ldr	r2, [r7, #16]
 8009188:	4619      	mov	r1, r3
 800918a:	f001 f956 	bl	800a43a <memcpy>
				break;
 800918e:	e038      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->distance_mm,
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	3304      	adds	r3, #4
 800919a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	4413      	add	r3, r2
				(void)memcpy(p_results->distance_mm,
 80091a2:	693a      	ldr	r2, [r7, #16]
 80091a4:	4619      	mov	r1, r3
 80091a6:	f001 f948 	bl	800a43a <memcpy>
				break;
 80091aa:	e02a      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->reflectance,
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	f203 4044 	addw	r0, r3, #1092	@ 0x444
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	3304      	adds	r3, #4
 80091b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	4413      	add	r3, r2
				(void)memcpy(p_results->reflectance,
 80091be:	693a      	ldr	r2, [r7, #16]
 80091c0:	4619      	mov	r1, r3
 80091c2:	f001 f93a 	bl	800a43a <memcpy>
				break;
 80091c6:	e01c      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->target_status,
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	f203 4084 	addw	r0, r3, #1156	@ 0x484
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	3304      	adds	r3, #4
 80091d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	4413      	add	r3, r2
				(void)memcpy(p_results->target_status,
 80091da:	693a      	ldr	r2, [r7, #16]
 80091dc:	4619      	mov	r1, r3
 80091de:	f001 f92c 	bl	800a43a <memcpy>
				break;
 80091e2:	e00e      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(&p_results->motion_indicator,
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	f203 40c4 	addw	r0, r3, #1220	@ 0x4c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	3304      	adds	r3, #4
 80091ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	4413      	add	r3, r2
				(void)memcpy(&p_results->motion_indicator,
 80091f6:	693a      	ldr	r2, [r7, #16]
 80091f8:	4619      	mov	r1, r3
 80091fa:	f001 f91e 	bl	800a43a <memcpy>
				break;
 80091fe:	e000      	b.n	8009202 <vl53l5cx_get_ranging_data+0x25e>
				break;
 8009200:	bf00      	nop
		}
		i += msize;
 8009202:	69ba      	ldr	r2, [r7, #24]
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	4413      	add	r3, r2
 8009208:	61bb      	str	r3, [r7, #24]
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	3304      	adds	r3, #4
 800920e:	61bb      	str	r3, [r7, #24]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	69ba      	ldr	r2, [r7, #24]
 8009216:	429a      	cmp	r2, r3
 8009218:	f4ff aeeb 	bcc.w	8008ff2 <vl53l5cx_get_ranging_data+0x4e>

#ifndef VL53L5CX_USE_RAW_FORMAT

	/* Convert data into their real format */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 800921c:	2300      	movs	r3, #0
 800921e:	61bb      	str	r3, [r7, #24]
 8009220:	e00d      	b.n	800923e <vl53l5cx_get_ranging_data+0x29a>
	{
		p_results->ambient_per_spad[i] /= (uint32_t)2048;
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	69bb      	ldr	r3, [r7, #24]
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	4413      	add	r3, r2
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	0ada      	lsrs	r2, r3, #11
 800922e:	6839      	ldr	r1, [r7, #0]
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	440b      	add	r3, r1
 8009236:	605a      	str	r2, [r3, #4]
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	3301      	adds	r3, #1
 800923c:	61bb      	str	r3, [r7, #24]
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	2b3f      	cmp	r3, #63	@ 0x3f
 8009242:	d9ee      	bls.n	8009222 <vl53l5cx_get_ranging_data+0x27e>
	}
#endif

	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 8009244:	2300      	movs	r3, #0
 8009246:	61bb      	str	r3, [r7, #24]
 8009248:	e056      	b.n	80092f8 <vl53l5cx_get_ranging_data+0x354>
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
	{
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
		p_results->distance_mm[i] /= 4;
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8009252:	005b      	lsls	r3, r3, #1
 8009254:	4413      	add	r3, r2
 8009256:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800925a:	2b00      	cmp	r3, #0
 800925c:	da00      	bge.n	8009260 <vl53l5cx_get_ranging_data+0x2bc>
 800925e:	3303      	adds	r3, #3
 8009260:	109b      	asrs	r3, r3, #2
 8009262:	b219      	sxth	r1, r3
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800926c:	005b      	lsls	r3, r3, #1
 800926e:	4413      	add	r3, r2
 8009270:	460a      	mov	r2, r1
 8009272:	809a      	strh	r2, [r3, #4]
		if(p_results->distance_mm[i] < 0)
 8009274:	683a      	ldr	r2, [r7, #0]
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800927c:	005b      	lsls	r3, r3, #1
 800927e:	4413      	add	r3, r2
 8009280:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	da07      	bge.n	8009298 <vl53l5cx_get_ranging_data+0x2f4>
		{
			p_results->distance_mm[i] = 0;
 8009288:	683a      	ldr	r2, [r7, #0]
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8009290:	005b      	lsls	r3, r3, #1
 8009292:	4413      	add	r3, r2
 8009294:	2200      	movs	r2, #0
 8009296:	809a      	strh	r2, [r3, #4]
		}
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
		p_results->reflectance[i] /= (uint8_t)2;
 8009298:	683a      	ldr	r2, [r7, #0]
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	4413      	add	r3, r2
 800929e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	085b      	lsrs	r3, r3, #1
 80092a6:	b2d9      	uxtb	r1, r3
 80092a8:	683a      	ldr	r2, [r7, #0]
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	4413      	add	r3, r2
 80092ae:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 80092b2:	460a      	mov	r2, r1
 80092b4:	701a      	strb	r2, [r3, #0]
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
		p_results->range_sigma_mm[i] /= (uint16_t)128;
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80092be:	005b      	lsls	r3, r3, #1
 80092c0:	4413      	add	r3, r2
 80092c2:	889b      	ldrh	r3, [r3, #4]
 80092c4:	09db      	lsrs	r3, r3, #7
 80092c6:	b299      	uxth	r1, r3
 80092c8:	683a      	ldr	r2, [r7, #0]
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80092d0:	005b      	lsls	r3, r3, #1
 80092d2:	4413      	add	r3, r2
 80092d4:	460a      	mov	r2, r1
 80092d6:	809a      	strh	r2, [r3, #4]
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
		p_results->signal_per_spad[i] /= (uint32_t)2048;
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	3390      	adds	r3, #144	@ 0x90
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	4413      	add	r3, r2
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	0ada      	lsrs	r2, r3, #11
 80092e6:	6839      	ldr	r1, [r7, #0]
 80092e8:	69bb      	ldr	r3, [r7, #24]
 80092ea:	3390      	adds	r3, #144	@ 0x90
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	440b      	add	r3, r1
 80092f0:	605a      	str	r2, [r3, #4]
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
 80092f2:	69bb      	ldr	r3, [r7, #24]
 80092f4:	3301      	adds	r3, #1
 80092f6:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 80092f8:	69bb      	ldr	r3, [r7, #24]
 80092fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80092fc:	d9a5      	bls.n	800924a <vl53l5cx_get_ranging_data+0x2a6>
#endif
	}

	/* Set target status to 255 if no target is detected for this zone */
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 80092fe:	2300      	movs	r3, #0
 8009300:	61bb      	str	r3, [r7, #24]
 8009302:	e01b      	b.n	800933c <vl53l5cx_get_ranging_data+0x398>
	{
		if(p_results->nb_target_detected[i] == (uint8_t)0){
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	4413      	add	r3, r2
 800930a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d110      	bne.n	8009336 <vl53l5cx_get_ranging_data+0x392>
			for(j = 0; j < (uint32_t)
 8009314:	2300      	movs	r3, #0
 8009316:	617b      	str	r3, [r7, #20]
 8009318:	e00a      	b.n	8009330 <vl53l5cx_get_ranging_data+0x38c>
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
			{
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
				p_results->target_status
				[((uint32_t)VL53L5CX_NB_TARGET_PER_ZONE
					*(uint32_t)i) + j]=(uint8_t)255;
 800931a:	69ba      	ldr	r2, [r7, #24]
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	4413      	add	r3, r2
 8009320:	683a      	ldr	r2, [r7, #0]
 8009322:	4413      	add	r3, r2
 8009324:	22ff      	movs	r2, #255	@ 0xff
 8009326:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	3301      	adds	r3, #1
 800932e:	617b      	str	r3, [r7, #20]
			for(j = 0; j < (uint32_t)
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d0f1      	beq.n	800931a <vl53l5cx_get_ranging_data+0x376>
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8009336:	69bb      	ldr	r3, [r7, #24]
 8009338:	3301      	adds	r3, #1
 800933a:	61bb      	str	r3, [r7, #24]
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	2b3f      	cmp	r3, #63	@ 0x3f
 8009340:	d9e0      	bls.n	8009304 <vl53l5cx_get_ranging_data+0x360>
		}
	}
#endif

#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	for(i = 0; i < (uint32_t)32; i++)
 8009342:	2300      	movs	r3, #0
 8009344:	61bb      	str	r3, [r7, #24]
 8009346:	e014      	b.n	8009372 <vl53l5cx_get_ranging_data+0x3ce>
	{
		p_results->motion_indicator.motion[i] /= (uint32_t)65535;
 8009348:	683a      	ldr	r2, [r7, #0]
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	4413      	add	r3, r2
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	4a1f      	ldr	r2, [pc, #124]	@ (80093d4 <vl53l5cx_get_ranging_data+0x430>)
 8009358:	fba2 2303 	umull	r2, r3, r2, r3
 800935c:	0bda      	lsrs	r2, r3, #15
 800935e:	6839      	ldr	r1, [r7, #0]
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	440b      	add	r3, r1
 800936a:	609a      	str	r2, [r3, #8]
	for(i = 0; i < (uint32_t)32; i++)
 800936c:	69bb      	ldr	r3, [r7, #24]
 800936e:	3301      	adds	r3, #1
 8009370:	61bb      	str	r3, [r7, #24]
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	2b1f      	cmp	r3, #31
 8009376:	d9e7      	bls.n	8009348 <vl53l5cx_get_ranging_data+0x3a4>

#endif

	/* Check if footer id and header id are matching. This allows to detect
	 * corrupted frames */
	header_id = ((uint16_t)(p_dev->temp_buffer[0x8])<<8) & 0xFF00U;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 3508 	ldrb.w	r3, [r3, #1288]	@ 0x508
 800937e:	021b      	lsls	r3, r3, #8
 8009380:	81fb      	strh	r3, [r7, #14]
	header_id |= ((uint16_t)(p_dev->temp_buffer[0x9])) & 0x00FFU;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f893 3509 	ldrb.w	r3, [r3, #1289]	@ 0x509
 8009388:	461a      	mov	r2, r3
 800938a:	89fb      	ldrh	r3, [r7, #14]
 800938c:	4313      	orrs	r3, r2
 800938e:	81fb      	strh	r3, [r7, #14]

	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)4]) << 8) & 0xFF00U;
 8009394:	3b04      	subs	r3, #4
	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	4413      	add	r3, r2
 800939a:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 800939e:	021b      	lsls	r3, r3, #8
 80093a0:	81bb      	strh	r3, [r7, #12]
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)3])) & 0xFFU;
 80093a6:	3b03      	subs	r3, #3
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	4413      	add	r3, r2
 80093ac:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 80093b0:	461a      	mov	r2, r3
 80093b2:	89bb      	ldrh	r3, [r7, #12]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	81bb      	strh	r3, [r7, #12]

	if(header_id != footer_id)
 80093b8:	89fa      	ldrh	r2, [r7, #14]
 80093ba:	89bb      	ldrh	r3, [r7, #12]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d003      	beq.n	80093c8 <vl53l5cx_get_ranging_data+0x424>
	{
		status |= VL53L5CX_STATUS_CORRUPTED_FRAME;
 80093c0:	7ffb      	ldrb	r3, [r7, #31]
 80093c2:	f043 0302 	orr.w	r3, r3, #2
 80093c6:	77fb      	strb	r3, [r7, #31]
	}

	return status;
 80093c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3720      	adds	r7, #32
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
 80093d2:	bf00      	nop
 80093d4:	80008001 	.word	0x80008001

080093d8 <vl53l5cx_get_resolution>:

uint8_t vl53l5cx_get_resolution(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_resolution)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b084      	sub	sp, #16
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
 80093e0:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80093e2:	2300      	movs	r3, #0
 80093e4:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_dci_read_data(p_dev, p_dev->temp_buffer,
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 80093ec:	2308      	movs	r3, #8
 80093ee:	f245 4250 	movw	r2, #21584	@ 0x5450
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 f90a 	bl	800960c <vl53l5cx_dci_read_data>
 80093f8:	4603      	mov	r3, r0
 80093fa:	461a      	mov	r2, r3
 80093fc:	7bfb      	ldrb	r3, [r7, #15]
 80093fe:	4313      	orrs	r3, r2
 8009400:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_ZONE_CONFIG, 8);
	*p_resolution = p_dev->temp_buffer[0x00]*p_dev->temp_buffer[0x01];
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 800940e:	fb12 f303 	smulbb	r3, r2, r3
 8009412:	b2da      	uxtb	r2, r3
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	701a      	strb	r2, [r3, #0]

	return status;
 8009418:	7bfb      	ldrb	r3, [r7, #15]
}
 800941a:	4618      	mov	r0, r3
 800941c:	3710      	adds	r7, #16
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}

08009422 <vl53l5cx_set_resolution>:


uint8_t vl53l5cx_set_resolution(
		VL53L5CX_Configuration 		 *p_dev,
		uint8_t				resolution)
{
 8009422:	b580      	push	{r7, lr}
 8009424:	b084      	sub	sp, #16
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
 800942a:	460b      	mov	r3, r1
 800942c:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L5CX_STATUS_OK;
 800942e:	2300      	movs	r3, #0
 8009430:	73fb      	strb	r3, [r7, #15]

	switch(resolution){
 8009432:	78fb      	ldrb	r3, [r7, #3]
 8009434:	2b10      	cmp	r3, #16
 8009436:	d002      	beq.n	800943e <vl53l5cx_set_resolution+0x1c>
 8009438:	2b40      	cmp	r3, #64	@ 0x40
 800943a:	d055      	beq.n	80094e8 <vl53l5cx_set_resolution+0xc6>
 800943c:	e0a9      	b.n	8009592 <vl53l5cx_set_resolution+0x170>
		case VL53L5CX_RESOLUTION_4X4:
			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_read_data(p_dev,
 8009444:	2310      	movs	r3, #16
 8009446:	f64a 5238 	movw	r2, #44344	@ 0xad38
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 f8de 	bl	800960c <vl53l5cx_dci_read_data>
 8009450:	4603      	mov	r3, r0
 8009452:	461a      	mov	r2, r3
 8009454:	7bfb      	ldrb	r3, [r7, #15]
 8009456:	4313      	orrs	r3, r2
 8009458:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);
			p_dev->temp_buffer[0x04] = 64;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2240      	movs	r2, #64	@ 0x40
 800945e:	f883 2504 	strb.w	r2, [r3, #1284]	@ 0x504
			p_dev->temp_buffer[0x06] = 64;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2240      	movs	r2, #64	@ 0x40
 8009466:	f883 2506 	strb.w	r2, [r3, #1286]	@ 0x506
			p_dev->temp_buffer[0x09] = 4;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2204      	movs	r2, #4
 800946e:	f883 2509 	strb.w	r2, [r3, #1289]	@ 0x509
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_write_data(p_dev,
 8009478:	2310      	movs	r3, #16
 800947a:	f64a 5238 	movw	r2, #44344	@ 0xad38
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 f94e 	bl	8009720 <vl53l5cx_dci_write_data>
 8009484:	4603      	mov	r3, r0
 8009486:	461a      	mov	r2, r3
 8009488:	7bfb      	ldrb	r3, [r7, #15]
 800948a:	4313      	orrs	r3, r2
 800948c:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);

			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_read_data(p_dev,
 8009494:	2308      	movs	r3, #8
 8009496:	f245 4250 	movw	r2, #21584	@ 0x5450
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f8b6 	bl	800960c <vl53l5cx_dci_read_data>
 80094a0:	4603      	mov	r3, r0
 80094a2:	461a      	mov	r2, r3
 80094a4:	7bfb      	ldrb	r3, [r7, #15]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);
			p_dev->temp_buffer[0x00] = 4;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2204      	movs	r2, #4
 80094ae:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
			p_dev->temp_buffer[0x01] = 4;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2204      	movs	r2, #4
 80094b6:	f883 2501 	strb.w	r2, [r3, #1281]	@ 0x501
			p_dev->temp_buffer[0x04] = 8;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2208      	movs	r2, #8
 80094be:	f883 2504 	strb.w	r2, [r3, #1284]	@ 0x504
			p_dev->temp_buffer[0x05] = 8;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2208      	movs	r2, #8
 80094c6:	f883 2505 	strb.w	r2, [r3, #1285]	@ 0x505
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_write_data(p_dev,
 80094d0:	2308      	movs	r3, #8
 80094d2:	f245 4250 	movw	r2, #21584	@ 0x5450
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 f922 	bl	8009720 <vl53l5cx_dci_write_data>
 80094dc:	4603      	mov	r3, r0
 80094de:	461a      	mov	r2, r3
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);
			break;
 80094e6:	e057      	b.n	8009598 <vl53l5cx_set_resolution+0x176>

		case VL53L5CX_RESOLUTION_8X8:
			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_read_data(p_dev,
 80094ee:	2310      	movs	r3, #16
 80094f0:	f64a 5238 	movw	r2, #44344	@ 0xad38
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 f889 	bl	800960c <vl53l5cx_dci_read_data>
 80094fa:	4603      	mov	r3, r0
 80094fc:	461a      	mov	r2, r3
 80094fe:	7bfb      	ldrb	r3, [r7, #15]
 8009500:	4313      	orrs	r3, r2
 8009502:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);
			p_dev->temp_buffer[0x04] = 16;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2210      	movs	r2, #16
 8009508:	f883 2504 	strb.w	r2, [r3, #1284]	@ 0x504
			p_dev->temp_buffer[0x06] = 16;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2210      	movs	r2, #16
 8009510:	f883 2506 	strb.w	r2, [r3, #1286]	@ 0x506
			p_dev->temp_buffer[0x09] = 1;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 2509 	strb.w	r2, [r3, #1289]	@ 0x509
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_write_data(p_dev,
 8009522:	2310      	movs	r3, #16
 8009524:	f64a 5238 	movw	r2, #44344	@ 0xad38
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 f8f9 	bl	8009720 <vl53l5cx_dci_write_data>
 800952e:	4603      	mov	r3, r0
 8009530:	461a      	mov	r2, r3
 8009532:	7bfb      	ldrb	r3, [r7, #15]
 8009534:	4313      	orrs	r3, r2
 8009536:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);

			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_read_data(p_dev,
 800953e:	2308      	movs	r3, #8
 8009540:	f245 4250 	movw	r2, #21584	@ 0x5450
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 f861 	bl	800960c <vl53l5cx_dci_read_data>
 800954a:	4603      	mov	r3, r0
 800954c:	461a      	mov	r2, r3
 800954e:	7bfb      	ldrb	r3, [r7, #15]
 8009550:	4313      	orrs	r3, r2
 8009552:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);
			p_dev->temp_buffer[0x00] = 8;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2208      	movs	r2, #8
 8009558:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
			p_dev->temp_buffer[0x01] = 8;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2208      	movs	r2, #8
 8009560:	f883 2501 	strb.w	r2, [r3, #1281]	@ 0x501
			p_dev->temp_buffer[0x04] = 4;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2204      	movs	r2, #4
 8009568:	f883 2504 	strb.w	r2, [r3, #1284]	@ 0x504
			p_dev->temp_buffer[0x05] = 4;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2204      	movs	r2, #4
 8009570:	f883 2505 	strb.w	r2, [r3, #1285]	@ 0x505
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
			status |= vl53l5cx_dci_write_data(p_dev,
 800957a:	2308      	movs	r3, #8
 800957c:	f245 4250 	movw	r2, #21584	@ 0x5450
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f8cd 	bl	8009720 <vl53l5cx_dci_write_data>
 8009586:	4603      	mov	r3, r0
 8009588:	461a      	mov	r2, r3
 800958a:	7bfb      	ldrb	r3, [r7, #15]
 800958c:	4313      	orrs	r3, r2
 800958e:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);

			break;
 8009590:	e002      	b.n	8009598 <vl53l5cx_set_resolution+0x176>

		default:
			status = VL53L5CX_STATUS_INVALID_PARAM;
 8009592:	237f      	movs	r3, #127	@ 0x7f
 8009594:	73fb      	strb	r3, [r7, #15]
			break;
 8009596:	bf00      	nop
		}

	status |= _vl53l5cx_send_offset_data(p_dev, resolution);
 8009598:	78fb      	ldrb	r3, [r7, #3]
 800959a:	4619      	mov	r1, r3
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f7fe fb69 	bl	8007c74 <_vl53l5cx_send_offset_data>
 80095a2:	4603      	mov	r3, r0
 80095a4:	461a      	mov	r2, r3
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	73fb      	strb	r3, [r7, #15]
	status |= _vl53l5cx_send_xtalk_data(p_dev, resolution);
 80095ac:	78fb      	ldrb	r3, [r7, #3]
 80095ae:	4619      	mov	r1, r3
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f7fe fd2b 	bl	800800c <_vl53l5cx_send_xtalk_data>
 80095b6:	4603      	mov	r3, r0
 80095b8:	461a      	mov	r2, r3
 80095ba:	7bfb      	ldrb	r3, [r7, #15]
 80095bc:	4313      	orrs	r3, r2
 80095be:	73fb      	strb	r3, [r7, #15]

	return status;
 80095c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <vl53l5cx_set_ranging_frequency_hz>:
}

uint8_t vl53l5cx_set_ranging_frequency_hz(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				frequency_hz)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b088      	sub	sp, #32
 80095ce:	af04      	add	r7, sp, #16
 80095d0:	6078      	str	r0, [r7, #4]
 80095d2:	460b      	mov	r3, r1
 80095d4:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L5CX_STATUS_OK;
 80095d6:	2300      	movs	r3, #0
 80095d8:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 80095e0:	2301      	movs	r3, #1
 80095e2:	9302      	str	r3, [sp, #8]
 80095e4:	2301      	movs	r3, #1
 80095e6:	9301      	str	r3, [sp, #4]
 80095e8:	1cfb      	adds	r3, r7, #3
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	2304      	movs	r3, #4
 80095ee:	f245 4258 	movw	r2, #21592	@ 0x5458
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 f932 	bl	800985c <vl53l5cx_dci_replace_data>
 80095f8:	4603      	mov	r3, r0
 80095fa:	461a      	mov	r2, r3
 80095fc:	7bfb      	ldrb	r3, [r7, #15]
 80095fe:	4313      	orrs	r3, r2
 8009600:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_FREQ_HZ, 4,
					(uint8_t*)&frequency_hz, 1, 0x01);

	return status;
 8009602:	7bfb      	ldrb	r3, [r7, #15]
}
 8009604:	4618      	mov	r0, r3
 8009606:	3710      	adds	r7, #16
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <vl53l5cx_dci_read_data>:
uint8_t vl53l5cx_dci_read_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b08c      	sub	sp, #48	@ 0x30
 8009610:	af02      	add	r7, sp, #8
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	607a      	str	r2, [r7, #4]
 8009618:	807b      	strh	r3, [r7, #2]
	int16_t i;
	uint8_t status = VL53L5CX_STATUS_OK;
 800961a:	2300      	movs	r3, #0
 800961c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        uint32_t rd_size = (uint32_t) data_size + (uint32_t)12;
 8009620:	887b      	ldrh	r3, [r7, #2]
 8009622:	330c      	adds	r3, #12
 8009624:	623b      	str	r3, [r7, #32]
	uint8_t cmd[] = {0x00, 0x00, 0x00, 0x00,
 8009626:	4a3d      	ldr	r2, [pc, #244]	@ (800971c <vl53l5cx_dci_read_data+0x110>)
 8009628:	f107 0314 	add.w	r3, r7, #20
 800962c:	ca07      	ldmia	r2, {r0, r1, r2}
 800962e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x00, 0x00, 0x0f,
			0x00, 0x02, 0x00, 0x08};

	/* Check if tmp buffer is large enough */
	if((data_size + (uint16_t)12)>(uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
 8009632:	887b      	ldrh	r3, [r7, #2]
 8009634:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8009638:	d903      	bls.n	8009642 <vl53l5cx_dci_read_data+0x36>
	{
		status |= VL53L5CX_STATUS_ERROR;
 800963a:	23ff      	movs	r3, #255	@ 0xff
 800963c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8009640:	e065      	b.n	800970e <vl53l5cx_dci_read_data+0x102>
	}
	else
	{
		cmd[0] = (uint8_t)(index >> 8);	
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	0a1b      	lsrs	r3, r3, #8
 8009646:	b2db      	uxtb	r3, r3
 8009648:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(index & (uint32_t)0xff);			
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	b2db      	uxtb	r3, r3
 800964e:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)((data_size & (uint16_t)0xff0) >> 4);
 8009650:	887b      	ldrh	r3, [r7, #2]
 8009652:	111b      	asrs	r3, r3, #4
 8009654:	b2db      	uxtb	r3, r3
 8009656:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8009658:	887b      	ldrh	r3, [r7, #2]
 800965a:	b2db      	uxtb	r3, r3
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	b2db      	uxtb	r3, r3
 8009660:	75fb      	strb	r3, [r7, #23]

	/* Request data reading from FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f107 0214 	add.w	r2, r7, #20
 8009668:	230c      	movs	r3, #12
 800966a:	f642 71f4 	movw	r1, #12276	@ 0x2ff4
 800966e:	f7f8 f90b 	bl	8001888 <VL53L5CX_WrMulti>
 8009672:	4603      	mov	r3, r0
 8009674:	461a      	mov	r2, r3
 8009676:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800967a:	4313      	orrs	r3, r2
 800967c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			(VL53L5CX_UI_CMD_END-(uint16_t)11),cmd, sizeof(cmd));
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8009680:	2303      	movs	r3, #3
 8009682:	9301      	str	r3, [sp, #4]
 8009684:	23ff      	movs	r3, #255	@ 0xff
 8009686:	9300      	str	r3, [sp, #0]
 8009688:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800968c:	2201      	movs	r2, #1
 800968e:	2104      	movs	r1, #4
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f7fe fa5d 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8009696:	4603      	mov	r3, r0
 8009698:	461a      	mov	r2, r3
 800969a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800969e:	4313      	orrs	r3, r2
 80096a0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			VL53L5CX_UI_CMD_STATUS,
			0xff, 0x03);

	/* Read new data sent (4 bytes header + data_size + 8 bytes footer) */
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 80096a4:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer, rd_size);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	f642 4104 	movw	r1, #11268	@ 0x2c04
 80096b2:	f7f8 f909 	bl	80018c8 <VL53L5CX_RdMulti>
 80096b6:	4603      	mov	r3, r0
 80096b8:	461a      	mov	r2, r3
 80096ba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80096be:	4313      	orrs	r3, r2
 80096c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, data_size + (uint16_t)12);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 80096ca:	887b      	ldrh	r3, [r7, #2]
 80096cc:	330c      	adds	r3, #12
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	4619      	mov	r1, r3
 80096d2:	4610      	mov	r0, r2
 80096d4:	f7f8 f938 	bl	8001948 <VL53L5CX_SwapBuffer>

	/* Copy data from FW into input structure (-4 bytes to remove header) */
		for(i = 0 ; i < (int16_t)data_size;i++){
 80096d8:	2300      	movs	r3, #0
 80096da:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80096dc:	e011      	b.n	8009702 <vl53l5cx_dci_read_data+0xf6>
			data[i] = p_dev->temp_buffer[i + 4];
 80096de:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80096e2:	1d1a      	adds	r2, r3, #4
 80096e4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80096e8:	68b9      	ldr	r1, [r7, #8]
 80096ea:	440b      	add	r3, r1
 80096ec:	68f9      	ldr	r1, [r7, #12]
 80096ee:	440a      	add	r2, r1
 80096f0:	f892 2500 	ldrb.w	r2, [r2, #1280]	@ 0x500
 80096f4:	701a      	strb	r2, [r3, #0]
		for(i = 0 ; i < (int16_t)data_size;i++){
 80096f6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	3301      	adds	r3, #1
 80096fe:	b29b      	uxth	r3, r3
 8009700:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8009702:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009706:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 800970a:	429a      	cmp	r2, r3
 800970c:	dbe7      	blt.n	80096de <vl53l5cx_dci_read_data+0xd2>
		}
	}

	return status;
 800970e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
}
 8009712:	4618      	mov	r0, r3
 8009714:	3728      	adds	r7, #40	@ 0x28
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	0800c680 	.word	0x0800c680

08009720 <vl53l5cx_dci_write_data>:
uint8_t vl53l5cx_dci_write_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b08c      	sub	sp, #48	@ 0x30
 8009724:	af02      	add	r7, sp, #8
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	607a      	str	r2, [r7, #4]
 800972c:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	int16_t i;

	uint8_t headers[] = {0x00, 0x00, 0x00, 0x00};
 8009734:	2300      	movs	r3, #0
 8009736:	61fb      	str	r3, [r7, #28]
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8009738:	2300      	movs	r3, #0
 800973a:	753b      	strb	r3, [r7, #20]
 800973c:	2300      	movs	r3, #0
 800973e:	757b      	strb	r3, [r7, #21]
 8009740:	2300      	movs	r3, #0
 8009742:	75bb      	strb	r3, [r7, #22]
 8009744:	230f      	movs	r3, #15
 8009746:	75fb      	strb	r3, [r7, #23]
 8009748:	2305      	movs	r3, #5
 800974a:	763b      	strb	r3, [r7, #24]
 800974c:	2301      	movs	r3, #1
 800974e:	767b      	strb	r3, [r7, #25]
			(uint8_t)((data_size + (uint16_t)8) >> 8), 
 8009750:	887b      	ldrh	r3, [r7, #2]
 8009752:	3308      	adds	r3, #8
 8009754:	121b      	asrs	r3, r3, #8
 8009756:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8009758:	76bb      	strb	r3, [r7, #26]
			(uint8_t)((data_size + (uint16_t)8) & (uint8_t)0xFF)};
 800975a:	887b      	ldrh	r3, [r7, #2]
 800975c:	b2db      	uxtb	r3, r3
 800975e:	3308      	adds	r3, #8
 8009760:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8009762:	76fb      	strb	r3, [r7, #27]

	uint16_t address = (uint16_t)VL53L5CX_UI_CMD_END - 
 8009764:	887b      	ldrh	r3, [r7, #2]
 8009766:	f5c3 533f 	rsb	r3, r3, #12224	@ 0x2fc0
 800976a:	3334      	adds	r3, #52	@ 0x34
 800976c:	847b      	strh	r3, [r7, #34]	@ 0x22
		(data_size + (uint16_t)12) + (uint16_t)1;

	/* Check if cmd buffer is large enough */
	if((data_size + (uint16_t)12) 
 800976e:	887b      	ldrh	r3, [r7, #2]
 8009770:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8009774:	d903      	bls.n	800977e <vl53l5cx_dci_write_data+0x5e>
           > (uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
	{
		status |= VL53L5CX_STATUS_ERROR;
 8009776:	23ff      	movs	r3, #255	@ 0xff
 8009778:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800977c:	e068      	b.n	8009850 <vl53l5cx_dci_write_data+0x130>
	}
	else
	{
		headers[0] = (uint8_t)(index >> 8);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	0a1b      	lsrs	r3, r3, #8
 8009782:	b2db      	uxtb	r3, r3
 8009784:	773b      	strb	r3, [r7, #28]
		headers[1] = (uint8_t)(index & (uint32_t)0xff);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	b2db      	uxtb	r3, r3
 800978a:	777b      	strb	r3, [r7, #29]
		headers[2] = (uint8_t)(((data_size & (uint16_t)0xff0) >> 4));
 800978c:	887b      	ldrh	r3, [r7, #2]
 800978e:	111b      	asrs	r3, r3, #4
 8009790:	b2db      	uxtb	r3, r3
 8009792:	77bb      	strb	r3, [r7, #30]
		headers[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8009794:	887b      	ldrh	r3, [r7, #2]
 8009796:	b2db      	uxtb	r3, r3
 8009798:	011b      	lsls	r3, r3, #4
 800979a:	b2db      	uxtb	r3, r3
 800979c:	77fb      	strb	r3, [r7, #31]

	/* Copy data from structure to FW format (+4 bytes to add header) */
		VL53L5CX_SwapBuffer(data, data_size);
 800979e:	887b      	ldrh	r3, [r7, #2]
 80097a0:	4619      	mov	r1, r3
 80097a2:	68b8      	ldr	r0, [r7, #8]
 80097a4:	f7f8 f8d0 	bl	8001948 <VL53L5CX_SwapBuffer>
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 80097a8:	887b      	ldrh	r3, [r7, #2]
 80097aa:	3b01      	subs	r3, #1
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80097b0:	e012      	b.n	80097d8 <vl53l5cx_dci_write_data+0xb8>
		{
			p_dev->temp_buffer[i + 4] = data[i];
 80097b2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	441a      	add	r2, r3
 80097ba:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80097be:	3304      	adds	r3, #4
 80097c0:	7811      	ldrb	r1, [r2, #0]
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	4413      	add	r3, r2
 80097c6:	460a      	mov	r2, r1
 80097c8:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 80097cc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	3b01      	subs	r3, #1
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80097d8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80097dc:	2b00      	cmp	r3, #0
 80097de:	dae8      	bge.n	80097b2 <vl53l5cx_dci_write_data+0x92>
		}

	/* Add headers and footer */
		(void)memcpy(&p_dev->temp_buffer[0], headers, sizeof(headers));
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097e6:	69fa      	ldr	r2, [r7, #28]
 80097e8:	601a      	str	r2, [r3, #0]
		(void)memcpy(&p_dev->temp_buffer[data_size + (uint16_t)4],
 80097ea:	887b      	ldrh	r3, [r7, #2]
 80097ec:	3304      	adds	r3, #4
 80097ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097f2:	68fa      	ldr	r2, [r7, #12]
 80097f4:	4413      	add	r3, r2
 80097f6:	461a      	mov	r2, r3
 80097f8:	f107 0314 	add.w	r3, r7, #20
 80097fc:	cb03      	ldmia	r3!, {r0, r1}
 80097fe:	6010      	str	r0, [r2, #0]
 8009800:	6051      	str	r1, [r2, #4]
			footer, sizeof(footer));

	/* Send data to FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 8009802:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer,
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
			(uint32_t)((uint32_t)data_size + (uint32_t)12));
 800980a:	887b      	ldrh	r3, [r7, #2]
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 800980c:	330c      	adds	r3, #12
 800980e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8009810:	f7f8 f83a 	bl	8001888 <VL53L5CX_WrMulti>
 8009814:	4603      	mov	r3, r0
 8009816:	461a      	mov	r2, r3
 8009818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800981c:	4313      	orrs	r3, r2
 800981e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8009822:	2303      	movs	r3, #3
 8009824:	9301      	str	r3, [sp, #4]
 8009826:	23ff      	movs	r3, #255	@ 0xff
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800982e:	2201      	movs	r2, #1
 8009830:	2104      	movs	r1, #4
 8009832:	68f8      	ldr	r0, [r7, #12]
 8009834:	f7fe f98c 	bl	8007b50 <_vl53l5cx_poll_for_answer>
 8009838:	4603      	mov	r3, r0
 800983a:	461a      	mov	r2, r3
 800983c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009840:	4313      	orrs	r3, r2
 8009842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

		VL53L5CX_SwapBuffer(data, data_size);
 8009846:	887b      	ldrh	r3, [r7, #2]
 8009848:	4619      	mov	r1, r3
 800984a:	68b8      	ldr	r0, [r7, #8]
 800984c:	f7f8 f87c 	bl	8001948 <VL53L5CX_SwapBuffer>
	}

	return status;
 8009850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009854:	4618      	mov	r0, r3
 8009856:	3728      	adds	r7, #40	@ 0x28
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <vl53l5cx_dci_replace_data>:
		uint32_t			index,
		uint16_t			data_size,
		uint8_t				*new_data,
		uint16_t			new_data_size,
		uint16_t			new_data_pos)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b086      	sub	sp, #24
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
 8009868:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 800986a:	2300      	movs	r3, #0
 800986c:	75fb      	strb	r3, [r7, #23]

	status |= vl53l5cx_dci_read_data(p_dev, data, index, data_size);
 800986e:	887b      	ldrh	r3, [r7, #2]
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	68b9      	ldr	r1, [r7, #8]
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f7ff fec9 	bl	800960c <vl53l5cx_dci_read_data>
 800987a:	4603      	mov	r3, r0
 800987c:	461a      	mov	r2, r3
 800987e:	7dfb      	ldrb	r3, [r7, #23]
 8009880:	4313      	orrs	r3, r2
 8009882:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(&(data[new_data_pos]), new_data, new_data_size);
 8009884:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009886:	68ba      	ldr	r2, [r7, #8]
 8009888:	4413      	add	r3, r2
 800988a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800988c:	6a39      	ldr	r1, [r7, #32]
 800988e:	4618      	mov	r0, r3
 8009890:	f000 fdd3 	bl	800a43a <memcpy>
	status |= vl53l5cx_dci_write_data(p_dev, data, index, data_size);
 8009894:	887b      	ldrh	r3, [r7, #2]
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	68b9      	ldr	r1, [r7, #8]
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f7ff ff40 	bl	8009720 <vl53l5cx_dci_write_data>
 80098a0:	4603      	mov	r3, r0
 80098a2:	461a      	mov	r2, r3
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	75fb      	strb	r3, [r7, #23]

	return status;
 80098aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3718      	adds	r7, #24
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <__cvt>:
 80098b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098b8:	ec57 6b10 	vmov	r6, r7, d0
 80098bc:	2f00      	cmp	r7, #0
 80098be:	460c      	mov	r4, r1
 80098c0:	4619      	mov	r1, r3
 80098c2:	463b      	mov	r3, r7
 80098c4:	bfbb      	ittet	lt
 80098c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80098ca:	461f      	movlt	r7, r3
 80098cc:	2300      	movge	r3, #0
 80098ce:	232d      	movlt	r3, #45	@ 0x2d
 80098d0:	700b      	strb	r3, [r1, #0]
 80098d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80098d8:	4691      	mov	r9, r2
 80098da:	f023 0820 	bic.w	r8, r3, #32
 80098de:	bfbc      	itt	lt
 80098e0:	4632      	movlt	r2, r6
 80098e2:	4616      	movlt	r6, r2
 80098e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80098e8:	d005      	beq.n	80098f6 <__cvt+0x42>
 80098ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80098ee:	d100      	bne.n	80098f2 <__cvt+0x3e>
 80098f0:	3401      	adds	r4, #1
 80098f2:	2102      	movs	r1, #2
 80098f4:	e000      	b.n	80098f8 <__cvt+0x44>
 80098f6:	2103      	movs	r1, #3
 80098f8:	ab03      	add	r3, sp, #12
 80098fa:	9301      	str	r3, [sp, #4]
 80098fc:	ab02      	add	r3, sp, #8
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	ec47 6b10 	vmov	d0, r6, r7
 8009904:	4653      	mov	r3, sl
 8009906:	4622      	mov	r2, r4
 8009908:	f000 fe2e 	bl	800a568 <_dtoa_r>
 800990c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009910:	4605      	mov	r5, r0
 8009912:	d119      	bne.n	8009948 <__cvt+0x94>
 8009914:	f019 0f01 	tst.w	r9, #1
 8009918:	d00e      	beq.n	8009938 <__cvt+0x84>
 800991a:	eb00 0904 	add.w	r9, r0, r4
 800991e:	2200      	movs	r2, #0
 8009920:	2300      	movs	r3, #0
 8009922:	4630      	mov	r0, r6
 8009924:	4639      	mov	r1, r7
 8009926:	f7f7 f8cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800992a:	b108      	cbz	r0, 8009930 <__cvt+0x7c>
 800992c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009930:	2230      	movs	r2, #48	@ 0x30
 8009932:	9b03      	ldr	r3, [sp, #12]
 8009934:	454b      	cmp	r3, r9
 8009936:	d31e      	bcc.n	8009976 <__cvt+0xc2>
 8009938:	9b03      	ldr	r3, [sp, #12]
 800993a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800993c:	1b5b      	subs	r3, r3, r5
 800993e:	4628      	mov	r0, r5
 8009940:	6013      	str	r3, [r2, #0]
 8009942:	b004      	add	sp, #16
 8009944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009948:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800994c:	eb00 0904 	add.w	r9, r0, r4
 8009950:	d1e5      	bne.n	800991e <__cvt+0x6a>
 8009952:	7803      	ldrb	r3, [r0, #0]
 8009954:	2b30      	cmp	r3, #48	@ 0x30
 8009956:	d10a      	bne.n	800996e <__cvt+0xba>
 8009958:	2200      	movs	r2, #0
 800995a:	2300      	movs	r3, #0
 800995c:	4630      	mov	r0, r6
 800995e:	4639      	mov	r1, r7
 8009960:	f7f7 f8b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009964:	b918      	cbnz	r0, 800996e <__cvt+0xba>
 8009966:	f1c4 0401 	rsb	r4, r4, #1
 800996a:	f8ca 4000 	str.w	r4, [sl]
 800996e:	f8da 3000 	ldr.w	r3, [sl]
 8009972:	4499      	add	r9, r3
 8009974:	e7d3      	b.n	800991e <__cvt+0x6a>
 8009976:	1c59      	adds	r1, r3, #1
 8009978:	9103      	str	r1, [sp, #12]
 800997a:	701a      	strb	r2, [r3, #0]
 800997c:	e7d9      	b.n	8009932 <__cvt+0x7e>

0800997e <__exponent>:
 800997e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009980:	2900      	cmp	r1, #0
 8009982:	bfba      	itte	lt
 8009984:	4249      	neglt	r1, r1
 8009986:	232d      	movlt	r3, #45	@ 0x2d
 8009988:	232b      	movge	r3, #43	@ 0x2b
 800998a:	2909      	cmp	r1, #9
 800998c:	7002      	strb	r2, [r0, #0]
 800998e:	7043      	strb	r3, [r0, #1]
 8009990:	dd29      	ble.n	80099e6 <__exponent+0x68>
 8009992:	f10d 0307 	add.w	r3, sp, #7
 8009996:	461d      	mov	r5, r3
 8009998:	270a      	movs	r7, #10
 800999a:	461a      	mov	r2, r3
 800999c:	fbb1 f6f7 	udiv	r6, r1, r7
 80099a0:	fb07 1416 	mls	r4, r7, r6, r1
 80099a4:	3430      	adds	r4, #48	@ 0x30
 80099a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099aa:	460c      	mov	r4, r1
 80099ac:	2c63      	cmp	r4, #99	@ 0x63
 80099ae:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80099b2:	4631      	mov	r1, r6
 80099b4:	dcf1      	bgt.n	800999a <__exponent+0x1c>
 80099b6:	3130      	adds	r1, #48	@ 0x30
 80099b8:	1e94      	subs	r4, r2, #2
 80099ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099be:	1c41      	adds	r1, r0, #1
 80099c0:	4623      	mov	r3, r4
 80099c2:	42ab      	cmp	r3, r5
 80099c4:	d30a      	bcc.n	80099dc <__exponent+0x5e>
 80099c6:	f10d 0309 	add.w	r3, sp, #9
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	42ac      	cmp	r4, r5
 80099ce:	bf88      	it	hi
 80099d0:	2300      	movhi	r3, #0
 80099d2:	3302      	adds	r3, #2
 80099d4:	4403      	add	r3, r0
 80099d6:	1a18      	subs	r0, r3, r0
 80099d8:	b003      	add	sp, #12
 80099da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80099e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80099e4:	e7ed      	b.n	80099c2 <__exponent+0x44>
 80099e6:	2330      	movs	r3, #48	@ 0x30
 80099e8:	3130      	adds	r1, #48	@ 0x30
 80099ea:	7083      	strb	r3, [r0, #2]
 80099ec:	70c1      	strb	r1, [r0, #3]
 80099ee:	1d03      	adds	r3, r0, #4
 80099f0:	e7f1      	b.n	80099d6 <__exponent+0x58>
	...

080099f4 <_printf_float>:
 80099f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f8:	b08d      	sub	sp, #52	@ 0x34
 80099fa:	460c      	mov	r4, r1
 80099fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009a00:	4616      	mov	r6, r2
 8009a02:	461f      	mov	r7, r3
 8009a04:	4605      	mov	r5, r0
 8009a06:	f000 fce7 	bl	800a3d8 <_localeconv_r>
 8009a0a:	6803      	ldr	r3, [r0, #0]
 8009a0c:	9304      	str	r3, [sp, #16]
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f7f6 fc2e 	bl	8000270 <strlen>
 8009a14:	2300      	movs	r3, #0
 8009a16:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a18:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1c:	9005      	str	r0, [sp, #20]
 8009a1e:	3307      	adds	r3, #7
 8009a20:	f023 0307 	bic.w	r3, r3, #7
 8009a24:	f103 0208 	add.w	r2, r3, #8
 8009a28:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a2c:	f8d4 b000 	ldr.w	fp, [r4]
 8009a30:	f8c8 2000 	str.w	r2, [r8]
 8009a34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a38:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a3c:	9307      	str	r3, [sp, #28]
 8009a3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a42:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a4a:	4b9c      	ldr	r3, [pc, #624]	@ (8009cbc <_printf_float+0x2c8>)
 8009a4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a50:	f7f7 f86c 	bl	8000b2c <__aeabi_dcmpun>
 8009a54:	bb70      	cbnz	r0, 8009ab4 <_printf_float+0xc0>
 8009a56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a5a:	4b98      	ldr	r3, [pc, #608]	@ (8009cbc <_printf_float+0x2c8>)
 8009a5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a60:	f7f7 f846 	bl	8000af0 <__aeabi_dcmple>
 8009a64:	bb30      	cbnz	r0, 8009ab4 <_printf_float+0xc0>
 8009a66:	2200      	movs	r2, #0
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	f7f7 f835 	bl	8000adc <__aeabi_dcmplt>
 8009a72:	b110      	cbz	r0, 8009a7a <_printf_float+0x86>
 8009a74:	232d      	movs	r3, #45	@ 0x2d
 8009a76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a7a:	4a91      	ldr	r2, [pc, #580]	@ (8009cc0 <_printf_float+0x2cc>)
 8009a7c:	4b91      	ldr	r3, [pc, #580]	@ (8009cc4 <_printf_float+0x2d0>)
 8009a7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a82:	bf94      	ite	ls
 8009a84:	4690      	movls	r8, r2
 8009a86:	4698      	movhi	r8, r3
 8009a88:	2303      	movs	r3, #3
 8009a8a:	6123      	str	r3, [r4, #16]
 8009a8c:	f02b 0304 	bic.w	r3, fp, #4
 8009a90:	6023      	str	r3, [r4, #0]
 8009a92:	f04f 0900 	mov.w	r9, #0
 8009a96:	9700      	str	r7, [sp, #0]
 8009a98:	4633      	mov	r3, r6
 8009a9a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	f000 f9d2 	bl	8009e48 <_printf_common>
 8009aa4:	3001      	adds	r0, #1
 8009aa6:	f040 808d 	bne.w	8009bc4 <_printf_float+0x1d0>
 8009aaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009aae:	b00d      	add	sp, #52	@ 0x34
 8009ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab4:	4642      	mov	r2, r8
 8009ab6:	464b      	mov	r3, r9
 8009ab8:	4640      	mov	r0, r8
 8009aba:	4649      	mov	r1, r9
 8009abc:	f7f7 f836 	bl	8000b2c <__aeabi_dcmpun>
 8009ac0:	b140      	cbz	r0, 8009ad4 <_printf_float+0xe0>
 8009ac2:	464b      	mov	r3, r9
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	bfbc      	itt	lt
 8009ac8:	232d      	movlt	r3, #45	@ 0x2d
 8009aca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ace:	4a7e      	ldr	r2, [pc, #504]	@ (8009cc8 <_printf_float+0x2d4>)
 8009ad0:	4b7e      	ldr	r3, [pc, #504]	@ (8009ccc <_printf_float+0x2d8>)
 8009ad2:	e7d4      	b.n	8009a7e <_printf_float+0x8a>
 8009ad4:	6863      	ldr	r3, [r4, #4]
 8009ad6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009ada:	9206      	str	r2, [sp, #24]
 8009adc:	1c5a      	adds	r2, r3, #1
 8009ade:	d13b      	bne.n	8009b58 <_printf_float+0x164>
 8009ae0:	2306      	movs	r3, #6
 8009ae2:	6063      	str	r3, [r4, #4]
 8009ae4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009ae8:	2300      	movs	r3, #0
 8009aea:	6022      	str	r2, [r4, #0]
 8009aec:	9303      	str	r3, [sp, #12]
 8009aee:	ab0a      	add	r3, sp, #40	@ 0x28
 8009af0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009af4:	ab09      	add	r3, sp, #36	@ 0x24
 8009af6:	9300      	str	r3, [sp, #0]
 8009af8:	6861      	ldr	r1, [r4, #4]
 8009afa:	ec49 8b10 	vmov	d0, r8, r9
 8009afe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009b02:	4628      	mov	r0, r5
 8009b04:	f7ff fed6 	bl	80098b4 <__cvt>
 8009b08:	9b06      	ldr	r3, [sp, #24]
 8009b0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b0c:	2b47      	cmp	r3, #71	@ 0x47
 8009b0e:	4680      	mov	r8, r0
 8009b10:	d129      	bne.n	8009b66 <_printf_float+0x172>
 8009b12:	1cc8      	adds	r0, r1, #3
 8009b14:	db02      	blt.n	8009b1c <_printf_float+0x128>
 8009b16:	6863      	ldr	r3, [r4, #4]
 8009b18:	4299      	cmp	r1, r3
 8009b1a:	dd41      	ble.n	8009ba0 <_printf_float+0x1ac>
 8009b1c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b20:	fa5f fa8a 	uxtb.w	sl, sl
 8009b24:	3901      	subs	r1, #1
 8009b26:	4652      	mov	r2, sl
 8009b28:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b2c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b2e:	f7ff ff26 	bl	800997e <__exponent>
 8009b32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b34:	1813      	adds	r3, r2, r0
 8009b36:	2a01      	cmp	r2, #1
 8009b38:	4681      	mov	r9, r0
 8009b3a:	6123      	str	r3, [r4, #16]
 8009b3c:	dc02      	bgt.n	8009b44 <_printf_float+0x150>
 8009b3e:	6822      	ldr	r2, [r4, #0]
 8009b40:	07d2      	lsls	r2, r2, #31
 8009b42:	d501      	bpl.n	8009b48 <_printf_float+0x154>
 8009b44:	3301      	adds	r3, #1
 8009b46:	6123      	str	r3, [r4, #16]
 8009b48:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d0a2      	beq.n	8009a96 <_printf_float+0xa2>
 8009b50:	232d      	movs	r3, #45	@ 0x2d
 8009b52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b56:	e79e      	b.n	8009a96 <_printf_float+0xa2>
 8009b58:	9a06      	ldr	r2, [sp, #24]
 8009b5a:	2a47      	cmp	r2, #71	@ 0x47
 8009b5c:	d1c2      	bne.n	8009ae4 <_printf_float+0xf0>
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1c0      	bne.n	8009ae4 <_printf_float+0xf0>
 8009b62:	2301      	movs	r3, #1
 8009b64:	e7bd      	b.n	8009ae2 <_printf_float+0xee>
 8009b66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b6a:	d9db      	bls.n	8009b24 <_printf_float+0x130>
 8009b6c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b70:	d118      	bne.n	8009ba4 <_printf_float+0x1b0>
 8009b72:	2900      	cmp	r1, #0
 8009b74:	6863      	ldr	r3, [r4, #4]
 8009b76:	dd0b      	ble.n	8009b90 <_printf_float+0x19c>
 8009b78:	6121      	str	r1, [r4, #16]
 8009b7a:	b913      	cbnz	r3, 8009b82 <_printf_float+0x18e>
 8009b7c:	6822      	ldr	r2, [r4, #0]
 8009b7e:	07d0      	lsls	r0, r2, #31
 8009b80:	d502      	bpl.n	8009b88 <_printf_float+0x194>
 8009b82:	3301      	adds	r3, #1
 8009b84:	440b      	add	r3, r1
 8009b86:	6123      	str	r3, [r4, #16]
 8009b88:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009b8a:	f04f 0900 	mov.w	r9, #0
 8009b8e:	e7db      	b.n	8009b48 <_printf_float+0x154>
 8009b90:	b913      	cbnz	r3, 8009b98 <_printf_float+0x1a4>
 8009b92:	6822      	ldr	r2, [r4, #0]
 8009b94:	07d2      	lsls	r2, r2, #31
 8009b96:	d501      	bpl.n	8009b9c <_printf_float+0x1a8>
 8009b98:	3302      	adds	r3, #2
 8009b9a:	e7f4      	b.n	8009b86 <_printf_float+0x192>
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e7f2      	b.n	8009b86 <_printf_float+0x192>
 8009ba0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ba6:	4299      	cmp	r1, r3
 8009ba8:	db05      	blt.n	8009bb6 <_printf_float+0x1c2>
 8009baa:	6823      	ldr	r3, [r4, #0]
 8009bac:	6121      	str	r1, [r4, #16]
 8009bae:	07d8      	lsls	r0, r3, #31
 8009bb0:	d5ea      	bpl.n	8009b88 <_printf_float+0x194>
 8009bb2:	1c4b      	adds	r3, r1, #1
 8009bb4:	e7e7      	b.n	8009b86 <_printf_float+0x192>
 8009bb6:	2900      	cmp	r1, #0
 8009bb8:	bfd4      	ite	le
 8009bba:	f1c1 0202 	rsble	r2, r1, #2
 8009bbe:	2201      	movgt	r2, #1
 8009bc0:	4413      	add	r3, r2
 8009bc2:	e7e0      	b.n	8009b86 <_printf_float+0x192>
 8009bc4:	6823      	ldr	r3, [r4, #0]
 8009bc6:	055a      	lsls	r2, r3, #21
 8009bc8:	d407      	bmi.n	8009bda <_printf_float+0x1e6>
 8009bca:	6923      	ldr	r3, [r4, #16]
 8009bcc:	4642      	mov	r2, r8
 8009bce:	4631      	mov	r1, r6
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	47b8      	blx	r7
 8009bd4:	3001      	adds	r0, #1
 8009bd6:	d12b      	bne.n	8009c30 <_printf_float+0x23c>
 8009bd8:	e767      	b.n	8009aaa <_printf_float+0xb6>
 8009bda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009bde:	f240 80dd 	bls.w	8009d9c <_printf_float+0x3a8>
 8009be2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009be6:	2200      	movs	r2, #0
 8009be8:	2300      	movs	r3, #0
 8009bea:	f7f6 ff6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d033      	beq.n	8009c5a <_printf_float+0x266>
 8009bf2:	4a37      	ldr	r2, [pc, #220]	@ (8009cd0 <_printf_float+0x2dc>)
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	47b8      	blx	r7
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	f43f af54 	beq.w	8009aaa <_printf_float+0xb6>
 8009c02:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009c06:	4543      	cmp	r3, r8
 8009c08:	db02      	blt.n	8009c10 <_printf_float+0x21c>
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	07d8      	lsls	r0, r3, #31
 8009c0e:	d50f      	bpl.n	8009c30 <_printf_float+0x23c>
 8009c10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c14:	4631      	mov	r1, r6
 8009c16:	4628      	mov	r0, r5
 8009c18:	47b8      	blx	r7
 8009c1a:	3001      	adds	r0, #1
 8009c1c:	f43f af45 	beq.w	8009aaa <_printf_float+0xb6>
 8009c20:	f04f 0900 	mov.w	r9, #0
 8009c24:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009c28:	f104 0a1a 	add.w	sl, r4, #26
 8009c2c:	45c8      	cmp	r8, r9
 8009c2e:	dc09      	bgt.n	8009c44 <_printf_float+0x250>
 8009c30:	6823      	ldr	r3, [r4, #0]
 8009c32:	079b      	lsls	r3, r3, #30
 8009c34:	f100 8103 	bmi.w	8009e3e <_printf_float+0x44a>
 8009c38:	68e0      	ldr	r0, [r4, #12]
 8009c3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c3c:	4298      	cmp	r0, r3
 8009c3e:	bfb8      	it	lt
 8009c40:	4618      	movlt	r0, r3
 8009c42:	e734      	b.n	8009aae <_printf_float+0xba>
 8009c44:	2301      	movs	r3, #1
 8009c46:	4652      	mov	r2, sl
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	47b8      	blx	r7
 8009c4e:	3001      	adds	r0, #1
 8009c50:	f43f af2b 	beq.w	8009aaa <_printf_float+0xb6>
 8009c54:	f109 0901 	add.w	r9, r9, #1
 8009c58:	e7e8      	b.n	8009c2c <_printf_float+0x238>
 8009c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	dc39      	bgt.n	8009cd4 <_printf_float+0x2e0>
 8009c60:	4a1b      	ldr	r2, [pc, #108]	@ (8009cd0 <_printf_float+0x2dc>)
 8009c62:	2301      	movs	r3, #1
 8009c64:	4631      	mov	r1, r6
 8009c66:	4628      	mov	r0, r5
 8009c68:	47b8      	blx	r7
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	f43f af1d 	beq.w	8009aaa <_printf_float+0xb6>
 8009c70:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009c74:	ea59 0303 	orrs.w	r3, r9, r3
 8009c78:	d102      	bne.n	8009c80 <_printf_float+0x28c>
 8009c7a:	6823      	ldr	r3, [r4, #0]
 8009c7c:	07d9      	lsls	r1, r3, #31
 8009c7e:	d5d7      	bpl.n	8009c30 <_printf_float+0x23c>
 8009c80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c84:	4631      	mov	r1, r6
 8009c86:	4628      	mov	r0, r5
 8009c88:	47b8      	blx	r7
 8009c8a:	3001      	adds	r0, #1
 8009c8c:	f43f af0d 	beq.w	8009aaa <_printf_float+0xb6>
 8009c90:	f04f 0a00 	mov.w	sl, #0
 8009c94:	f104 0b1a 	add.w	fp, r4, #26
 8009c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c9a:	425b      	negs	r3, r3
 8009c9c:	4553      	cmp	r3, sl
 8009c9e:	dc01      	bgt.n	8009ca4 <_printf_float+0x2b0>
 8009ca0:	464b      	mov	r3, r9
 8009ca2:	e793      	b.n	8009bcc <_printf_float+0x1d8>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	465a      	mov	r2, fp
 8009ca8:	4631      	mov	r1, r6
 8009caa:	4628      	mov	r0, r5
 8009cac:	47b8      	blx	r7
 8009cae:	3001      	adds	r0, #1
 8009cb0:	f43f aefb 	beq.w	8009aaa <_printf_float+0xb6>
 8009cb4:	f10a 0a01 	add.w	sl, sl, #1
 8009cb8:	e7ee      	b.n	8009c98 <_printf_float+0x2a4>
 8009cba:	bf00      	nop
 8009cbc:	7fefffff 	.word	0x7fefffff
 8009cc0:	08021dd0 	.word	0x08021dd0
 8009cc4:	08021dd4 	.word	0x08021dd4
 8009cc8:	08021dd8 	.word	0x08021dd8
 8009ccc:	08021ddc 	.word	0x08021ddc
 8009cd0:	08021de0 	.word	0x08021de0
 8009cd4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cd6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cda:	4553      	cmp	r3, sl
 8009cdc:	bfa8      	it	ge
 8009cde:	4653      	movge	r3, sl
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	4699      	mov	r9, r3
 8009ce4:	dc36      	bgt.n	8009d54 <_printf_float+0x360>
 8009ce6:	f04f 0b00 	mov.w	fp, #0
 8009cea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cee:	f104 021a 	add.w	r2, r4, #26
 8009cf2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cf4:	9306      	str	r3, [sp, #24]
 8009cf6:	eba3 0309 	sub.w	r3, r3, r9
 8009cfa:	455b      	cmp	r3, fp
 8009cfc:	dc31      	bgt.n	8009d62 <_printf_float+0x36e>
 8009cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d00:	459a      	cmp	sl, r3
 8009d02:	dc3a      	bgt.n	8009d7a <_printf_float+0x386>
 8009d04:	6823      	ldr	r3, [r4, #0]
 8009d06:	07da      	lsls	r2, r3, #31
 8009d08:	d437      	bmi.n	8009d7a <_printf_float+0x386>
 8009d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d0c:	ebaa 0903 	sub.w	r9, sl, r3
 8009d10:	9b06      	ldr	r3, [sp, #24]
 8009d12:	ebaa 0303 	sub.w	r3, sl, r3
 8009d16:	4599      	cmp	r9, r3
 8009d18:	bfa8      	it	ge
 8009d1a:	4699      	movge	r9, r3
 8009d1c:	f1b9 0f00 	cmp.w	r9, #0
 8009d20:	dc33      	bgt.n	8009d8a <_printf_float+0x396>
 8009d22:	f04f 0800 	mov.w	r8, #0
 8009d26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d2a:	f104 0b1a 	add.w	fp, r4, #26
 8009d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d30:	ebaa 0303 	sub.w	r3, sl, r3
 8009d34:	eba3 0309 	sub.w	r3, r3, r9
 8009d38:	4543      	cmp	r3, r8
 8009d3a:	f77f af79 	ble.w	8009c30 <_printf_float+0x23c>
 8009d3e:	2301      	movs	r3, #1
 8009d40:	465a      	mov	r2, fp
 8009d42:	4631      	mov	r1, r6
 8009d44:	4628      	mov	r0, r5
 8009d46:	47b8      	blx	r7
 8009d48:	3001      	adds	r0, #1
 8009d4a:	f43f aeae 	beq.w	8009aaa <_printf_float+0xb6>
 8009d4e:	f108 0801 	add.w	r8, r8, #1
 8009d52:	e7ec      	b.n	8009d2e <_printf_float+0x33a>
 8009d54:	4642      	mov	r2, r8
 8009d56:	4631      	mov	r1, r6
 8009d58:	4628      	mov	r0, r5
 8009d5a:	47b8      	blx	r7
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	d1c2      	bne.n	8009ce6 <_printf_float+0x2f2>
 8009d60:	e6a3      	b.n	8009aaa <_printf_float+0xb6>
 8009d62:	2301      	movs	r3, #1
 8009d64:	4631      	mov	r1, r6
 8009d66:	4628      	mov	r0, r5
 8009d68:	9206      	str	r2, [sp, #24]
 8009d6a:	47b8      	blx	r7
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	f43f ae9c 	beq.w	8009aaa <_printf_float+0xb6>
 8009d72:	9a06      	ldr	r2, [sp, #24]
 8009d74:	f10b 0b01 	add.w	fp, fp, #1
 8009d78:	e7bb      	b.n	8009cf2 <_printf_float+0x2fe>
 8009d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d7e:	4631      	mov	r1, r6
 8009d80:	4628      	mov	r0, r5
 8009d82:	47b8      	blx	r7
 8009d84:	3001      	adds	r0, #1
 8009d86:	d1c0      	bne.n	8009d0a <_printf_float+0x316>
 8009d88:	e68f      	b.n	8009aaa <_printf_float+0xb6>
 8009d8a:	9a06      	ldr	r2, [sp, #24]
 8009d8c:	464b      	mov	r3, r9
 8009d8e:	4442      	add	r2, r8
 8009d90:	4631      	mov	r1, r6
 8009d92:	4628      	mov	r0, r5
 8009d94:	47b8      	blx	r7
 8009d96:	3001      	adds	r0, #1
 8009d98:	d1c3      	bne.n	8009d22 <_printf_float+0x32e>
 8009d9a:	e686      	b.n	8009aaa <_printf_float+0xb6>
 8009d9c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009da0:	f1ba 0f01 	cmp.w	sl, #1
 8009da4:	dc01      	bgt.n	8009daa <_printf_float+0x3b6>
 8009da6:	07db      	lsls	r3, r3, #31
 8009da8:	d536      	bpl.n	8009e18 <_printf_float+0x424>
 8009daa:	2301      	movs	r3, #1
 8009dac:	4642      	mov	r2, r8
 8009dae:	4631      	mov	r1, r6
 8009db0:	4628      	mov	r0, r5
 8009db2:	47b8      	blx	r7
 8009db4:	3001      	adds	r0, #1
 8009db6:	f43f ae78 	beq.w	8009aaa <_printf_float+0xb6>
 8009dba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	47b8      	blx	r7
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	f43f ae70 	beq.w	8009aaa <_printf_float+0xb6>
 8009dca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dce:	2200      	movs	r2, #0
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009dd6:	f7f6 fe77 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dda:	b9c0      	cbnz	r0, 8009e0e <_printf_float+0x41a>
 8009ddc:	4653      	mov	r3, sl
 8009dde:	f108 0201 	add.w	r2, r8, #1
 8009de2:	4631      	mov	r1, r6
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b8      	blx	r7
 8009de8:	3001      	adds	r0, #1
 8009dea:	d10c      	bne.n	8009e06 <_printf_float+0x412>
 8009dec:	e65d      	b.n	8009aaa <_printf_float+0xb6>
 8009dee:	2301      	movs	r3, #1
 8009df0:	465a      	mov	r2, fp
 8009df2:	4631      	mov	r1, r6
 8009df4:	4628      	mov	r0, r5
 8009df6:	47b8      	blx	r7
 8009df8:	3001      	adds	r0, #1
 8009dfa:	f43f ae56 	beq.w	8009aaa <_printf_float+0xb6>
 8009dfe:	f108 0801 	add.w	r8, r8, #1
 8009e02:	45d0      	cmp	r8, sl
 8009e04:	dbf3      	blt.n	8009dee <_printf_float+0x3fa>
 8009e06:	464b      	mov	r3, r9
 8009e08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e0c:	e6df      	b.n	8009bce <_printf_float+0x1da>
 8009e0e:	f04f 0800 	mov.w	r8, #0
 8009e12:	f104 0b1a 	add.w	fp, r4, #26
 8009e16:	e7f4      	b.n	8009e02 <_printf_float+0x40e>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	4642      	mov	r2, r8
 8009e1c:	e7e1      	b.n	8009de2 <_printf_float+0x3ee>
 8009e1e:	2301      	movs	r3, #1
 8009e20:	464a      	mov	r2, r9
 8009e22:	4631      	mov	r1, r6
 8009e24:	4628      	mov	r0, r5
 8009e26:	47b8      	blx	r7
 8009e28:	3001      	adds	r0, #1
 8009e2a:	f43f ae3e 	beq.w	8009aaa <_printf_float+0xb6>
 8009e2e:	f108 0801 	add.w	r8, r8, #1
 8009e32:	68e3      	ldr	r3, [r4, #12]
 8009e34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e36:	1a5b      	subs	r3, r3, r1
 8009e38:	4543      	cmp	r3, r8
 8009e3a:	dcf0      	bgt.n	8009e1e <_printf_float+0x42a>
 8009e3c:	e6fc      	b.n	8009c38 <_printf_float+0x244>
 8009e3e:	f04f 0800 	mov.w	r8, #0
 8009e42:	f104 0919 	add.w	r9, r4, #25
 8009e46:	e7f4      	b.n	8009e32 <_printf_float+0x43e>

08009e48 <_printf_common>:
 8009e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e4c:	4616      	mov	r6, r2
 8009e4e:	4698      	mov	r8, r3
 8009e50:	688a      	ldr	r2, [r1, #8]
 8009e52:	690b      	ldr	r3, [r1, #16]
 8009e54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	bfb8      	it	lt
 8009e5c:	4613      	movlt	r3, r2
 8009e5e:	6033      	str	r3, [r6, #0]
 8009e60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e64:	4607      	mov	r7, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	b10a      	cbz	r2, 8009e6e <_printf_common+0x26>
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	6033      	str	r3, [r6, #0]
 8009e6e:	6823      	ldr	r3, [r4, #0]
 8009e70:	0699      	lsls	r1, r3, #26
 8009e72:	bf42      	ittt	mi
 8009e74:	6833      	ldrmi	r3, [r6, #0]
 8009e76:	3302      	addmi	r3, #2
 8009e78:	6033      	strmi	r3, [r6, #0]
 8009e7a:	6825      	ldr	r5, [r4, #0]
 8009e7c:	f015 0506 	ands.w	r5, r5, #6
 8009e80:	d106      	bne.n	8009e90 <_printf_common+0x48>
 8009e82:	f104 0a19 	add.w	sl, r4, #25
 8009e86:	68e3      	ldr	r3, [r4, #12]
 8009e88:	6832      	ldr	r2, [r6, #0]
 8009e8a:	1a9b      	subs	r3, r3, r2
 8009e8c:	42ab      	cmp	r3, r5
 8009e8e:	dc26      	bgt.n	8009ede <_printf_common+0x96>
 8009e90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e94:	6822      	ldr	r2, [r4, #0]
 8009e96:	3b00      	subs	r3, #0
 8009e98:	bf18      	it	ne
 8009e9a:	2301      	movne	r3, #1
 8009e9c:	0692      	lsls	r2, r2, #26
 8009e9e:	d42b      	bmi.n	8009ef8 <_printf_common+0xb0>
 8009ea0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ea4:	4641      	mov	r1, r8
 8009ea6:	4638      	mov	r0, r7
 8009ea8:	47c8      	blx	r9
 8009eaa:	3001      	adds	r0, #1
 8009eac:	d01e      	beq.n	8009eec <_printf_common+0xa4>
 8009eae:	6823      	ldr	r3, [r4, #0]
 8009eb0:	6922      	ldr	r2, [r4, #16]
 8009eb2:	f003 0306 	and.w	r3, r3, #6
 8009eb6:	2b04      	cmp	r3, #4
 8009eb8:	bf02      	ittt	eq
 8009eba:	68e5      	ldreq	r5, [r4, #12]
 8009ebc:	6833      	ldreq	r3, [r6, #0]
 8009ebe:	1aed      	subeq	r5, r5, r3
 8009ec0:	68a3      	ldr	r3, [r4, #8]
 8009ec2:	bf0c      	ite	eq
 8009ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ec8:	2500      	movne	r5, #0
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	bfc4      	itt	gt
 8009ece:	1a9b      	subgt	r3, r3, r2
 8009ed0:	18ed      	addgt	r5, r5, r3
 8009ed2:	2600      	movs	r6, #0
 8009ed4:	341a      	adds	r4, #26
 8009ed6:	42b5      	cmp	r5, r6
 8009ed8:	d11a      	bne.n	8009f10 <_printf_common+0xc8>
 8009eda:	2000      	movs	r0, #0
 8009edc:	e008      	b.n	8009ef0 <_printf_common+0xa8>
 8009ede:	2301      	movs	r3, #1
 8009ee0:	4652      	mov	r2, sl
 8009ee2:	4641      	mov	r1, r8
 8009ee4:	4638      	mov	r0, r7
 8009ee6:	47c8      	blx	r9
 8009ee8:	3001      	adds	r0, #1
 8009eea:	d103      	bne.n	8009ef4 <_printf_common+0xac>
 8009eec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ef4:	3501      	adds	r5, #1
 8009ef6:	e7c6      	b.n	8009e86 <_printf_common+0x3e>
 8009ef8:	18e1      	adds	r1, r4, r3
 8009efa:	1c5a      	adds	r2, r3, #1
 8009efc:	2030      	movs	r0, #48	@ 0x30
 8009efe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f02:	4422      	add	r2, r4
 8009f04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f0c:	3302      	adds	r3, #2
 8009f0e:	e7c7      	b.n	8009ea0 <_printf_common+0x58>
 8009f10:	2301      	movs	r3, #1
 8009f12:	4622      	mov	r2, r4
 8009f14:	4641      	mov	r1, r8
 8009f16:	4638      	mov	r0, r7
 8009f18:	47c8      	blx	r9
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	d0e6      	beq.n	8009eec <_printf_common+0xa4>
 8009f1e:	3601      	adds	r6, #1
 8009f20:	e7d9      	b.n	8009ed6 <_printf_common+0x8e>
	...

08009f24 <_printf_i>:
 8009f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f28:	7e0f      	ldrb	r7, [r1, #24]
 8009f2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f2c:	2f78      	cmp	r7, #120	@ 0x78
 8009f2e:	4691      	mov	r9, r2
 8009f30:	4680      	mov	r8, r0
 8009f32:	460c      	mov	r4, r1
 8009f34:	469a      	mov	sl, r3
 8009f36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f3a:	d807      	bhi.n	8009f4c <_printf_i+0x28>
 8009f3c:	2f62      	cmp	r7, #98	@ 0x62
 8009f3e:	d80a      	bhi.n	8009f56 <_printf_i+0x32>
 8009f40:	2f00      	cmp	r7, #0
 8009f42:	f000 80d2 	beq.w	800a0ea <_printf_i+0x1c6>
 8009f46:	2f58      	cmp	r7, #88	@ 0x58
 8009f48:	f000 80b9 	beq.w	800a0be <_printf_i+0x19a>
 8009f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f54:	e03a      	b.n	8009fcc <_printf_i+0xa8>
 8009f56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f5a:	2b15      	cmp	r3, #21
 8009f5c:	d8f6      	bhi.n	8009f4c <_printf_i+0x28>
 8009f5e:	a101      	add	r1, pc, #4	@ (adr r1, 8009f64 <_printf_i+0x40>)
 8009f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f64:	08009fbd 	.word	0x08009fbd
 8009f68:	08009fd1 	.word	0x08009fd1
 8009f6c:	08009f4d 	.word	0x08009f4d
 8009f70:	08009f4d 	.word	0x08009f4d
 8009f74:	08009f4d 	.word	0x08009f4d
 8009f78:	08009f4d 	.word	0x08009f4d
 8009f7c:	08009fd1 	.word	0x08009fd1
 8009f80:	08009f4d 	.word	0x08009f4d
 8009f84:	08009f4d 	.word	0x08009f4d
 8009f88:	08009f4d 	.word	0x08009f4d
 8009f8c:	08009f4d 	.word	0x08009f4d
 8009f90:	0800a0d1 	.word	0x0800a0d1
 8009f94:	08009ffb 	.word	0x08009ffb
 8009f98:	0800a08b 	.word	0x0800a08b
 8009f9c:	08009f4d 	.word	0x08009f4d
 8009fa0:	08009f4d 	.word	0x08009f4d
 8009fa4:	0800a0f3 	.word	0x0800a0f3
 8009fa8:	08009f4d 	.word	0x08009f4d
 8009fac:	08009ffb 	.word	0x08009ffb
 8009fb0:	08009f4d 	.word	0x08009f4d
 8009fb4:	08009f4d 	.word	0x08009f4d
 8009fb8:	0800a093 	.word	0x0800a093
 8009fbc:	6833      	ldr	r3, [r6, #0]
 8009fbe:	1d1a      	adds	r2, r3, #4
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	6032      	str	r2, [r6, #0]
 8009fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e09d      	b.n	800a10c <_printf_i+0x1e8>
 8009fd0:	6833      	ldr	r3, [r6, #0]
 8009fd2:	6820      	ldr	r0, [r4, #0]
 8009fd4:	1d19      	adds	r1, r3, #4
 8009fd6:	6031      	str	r1, [r6, #0]
 8009fd8:	0606      	lsls	r6, r0, #24
 8009fda:	d501      	bpl.n	8009fe0 <_printf_i+0xbc>
 8009fdc:	681d      	ldr	r5, [r3, #0]
 8009fde:	e003      	b.n	8009fe8 <_printf_i+0xc4>
 8009fe0:	0645      	lsls	r5, r0, #25
 8009fe2:	d5fb      	bpl.n	8009fdc <_printf_i+0xb8>
 8009fe4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fe8:	2d00      	cmp	r5, #0
 8009fea:	da03      	bge.n	8009ff4 <_printf_i+0xd0>
 8009fec:	232d      	movs	r3, #45	@ 0x2d
 8009fee:	426d      	negs	r5, r5
 8009ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ff4:	4859      	ldr	r0, [pc, #356]	@ (800a15c <_printf_i+0x238>)
 8009ff6:	230a      	movs	r3, #10
 8009ff8:	e011      	b.n	800a01e <_printf_i+0xfa>
 8009ffa:	6821      	ldr	r1, [r4, #0]
 8009ffc:	6833      	ldr	r3, [r6, #0]
 8009ffe:	0608      	lsls	r0, r1, #24
 800a000:	f853 5b04 	ldr.w	r5, [r3], #4
 800a004:	d402      	bmi.n	800a00c <_printf_i+0xe8>
 800a006:	0649      	lsls	r1, r1, #25
 800a008:	bf48      	it	mi
 800a00a:	b2ad      	uxthmi	r5, r5
 800a00c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a00e:	4853      	ldr	r0, [pc, #332]	@ (800a15c <_printf_i+0x238>)
 800a010:	6033      	str	r3, [r6, #0]
 800a012:	bf14      	ite	ne
 800a014:	230a      	movne	r3, #10
 800a016:	2308      	moveq	r3, #8
 800a018:	2100      	movs	r1, #0
 800a01a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a01e:	6866      	ldr	r6, [r4, #4]
 800a020:	60a6      	str	r6, [r4, #8]
 800a022:	2e00      	cmp	r6, #0
 800a024:	bfa2      	ittt	ge
 800a026:	6821      	ldrge	r1, [r4, #0]
 800a028:	f021 0104 	bicge.w	r1, r1, #4
 800a02c:	6021      	strge	r1, [r4, #0]
 800a02e:	b90d      	cbnz	r5, 800a034 <_printf_i+0x110>
 800a030:	2e00      	cmp	r6, #0
 800a032:	d04b      	beq.n	800a0cc <_printf_i+0x1a8>
 800a034:	4616      	mov	r6, r2
 800a036:	fbb5 f1f3 	udiv	r1, r5, r3
 800a03a:	fb03 5711 	mls	r7, r3, r1, r5
 800a03e:	5dc7      	ldrb	r7, [r0, r7]
 800a040:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a044:	462f      	mov	r7, r5
 800a046:	42bb      	cmp	r3, r7
 800a048:	460d      	mov	r5, r1
 800a04a:	d9f4      	bls.n	800a036 <_printf_i+0x112>
 800a04c:	2b08      	cmp	r3, #8
 800a04e:	d10b      	bne.n	800a068 <_printf_i+0x144>
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	07df      	lsls	r7, r3, #31
 800a054:	d508      	bpl.n	800a068 <_printf_i+0x144>
 800a056:	6923      	ldr	r3, [r4, #16]
 800a058:	6861      	ldr	r1, [r4, #4]
 800a05a:	4299      	cmp	r1, r3
 800a05c:	bfde      	ittt	le
 800a05e:	2330      	movle	r3, #48	@ 0x30
 800a060:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a064:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a068:	1b92      	subs	r2, r2, r6
 800a06a:	6122      	str	r2, [r4, #16]
 800a06c:	f8cd a000 	str.w	sl, [sp]
 800a070:	464b      	mov	r3, r9
 800a072:	aa03      	add	r2, sp, #12
 800a074:	4621      	mov	r1, r4
 800a076:	4640      	mov	r0, r8
 800a078:	f7ff fee6 	bl	8009e48 <_printf_common>
 800a07c:	3001      	adds	r0, #1
 800a07e:	d14a      	bne.n	800a116 <_printf_i+0x1f2>
 800a080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a084:	b004      	add	sp, #16
 800a086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	f043 0320 	orr.w	r3, r3, #32
 800a090:	6023      	str	r3, [r4, #0]
 800a092:	4833      	ldr	r0, [pc, #204]	@ (800a160 <_printf_i+0x23c>)
 800a094:	2778      	movs	r7, #120	@ 0x78
 800a096:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a09a:	6823      	ldr	r3, [r4, #0]
 800a09c:	6831      	ldr	r1, [r6, #0]
 800a09e:	061f      	lsls	r7, r3, #24
 800a0a0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0a4:	d402      	bmi.n	800a0ac <_printf_i+0x188>
 800a0a6:	065f      	lsls	r7, r3, #25
 800a0a8:	bf48      	it	mi
 800a0aa:	b2ad      	uxthmi	r5, r5
 800a0ac:	6031      	str	r1, [r6, #0]
 800a0ae:	07d9      	lsls	r1, r3, #31
 800a0b0:	bf44      	itt	mi
 800a0b2:	f043 0320 	orrmi.w	r3, r3, #32
 800a0b6:	6023      	strmi	r3, [r4, #0]
 800a0b8:	b11d      	cbz	r5, 800a0c2 <_printf_i+0x19e>
 800a0ba:	2310      	movs	r3, #16
 800a0bc:	e7ac      	b.n	800a018 <_printf_i+0xf4>
 800a0be:	4827      	ldr	r0, [pc, #156]	@ (800a15c <_printf_i+0x238>)
 800a0c0:	e7e9      	b.n	800a096 <_printf_i+0x172>
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	f023 0320 	bic.w	r3, r3, #32
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	e7f6      	b.n	800a0ba <_printf_i+0x196>
 800a0cc:	4616      	mov	r6, r2
 800a0ce:	e7bd      	b.n	800a04c <_printf_i+0x128>
 800a0d0:	6833      	ldr	r3, [r6, #0]
 800a0d2:	6825      	ldr	r5, [r4, #0]
 800a0d4:	6961      	ldr	r1, [r4, #20]
 800a0d6:	1d18      	adds	r0, r3, #4
 800a0d8:	6030      	str	r0, [r6, #0]
 800a0da:	062e      	lsls	r6, r5, #24
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	d501      	bpl.n	800a0e4 <_printf_i+0x1c0>
 800a0e0:	6019      	str	r1, [r3, #0]
 800a0e2:	e002      	b.n	800a0ea <_printf_i+0x1c6>
 800a0e4:	0668      	lsls	r0, r5, #25
 800a0e6:	d5fb      	bpl.n	800a0e0 <_printf_i+0x1bc>
 800a0e8:	8019      	strh	r1, [r3, #0]
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	6123      	str	r3, [r4, #16]
 800a0ee:	4616      	mov	r6, r2
 800a0f0:	e7bc      	b.n	800a06c <_printf_i+0x148>
 800a0f2:	6833      	ldr	r3, [r6, #0]
 800a0f4:	1d1a      	adds	r2, r3, #4
 800a0f6:	6032      	str	r2, [r6, #0]
 800a0f8:	681e      	ldr	r6, [r3, #0]
 800a0fa:	6862      	ldr	r2, [r4, #4]
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	4630      	mov	r0, r6
 800a100:	f7f6 f866 	bl	80001d0 <memchr>
 800a104:	b108      	cbz	r0, 800a10a <_printf_i+0x1e6>
 800a106:	1b80      	subs	r0, r0, r6
 800a108:	6060      	str	r0, [r4, #4]
 800a10a:	6863      	ldr	r3, [r4, #4]
 800a10c:	6123      	str	r3, [r4, #16]
 800a10e:	2300      	movs	r3, #0
 800a110:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a114:	e7aa      	b.n	800a06c <_printf_i+0x148>
 800a116:	6923      	ldr	r3, [r4, #16]
 800a118:	4632      	mov	r2, r6
 800a11a:	4649      	mov	r1, r9
 800a11c:	4640      	mov	r0, r8
 800a11e:	47d0      	blx	sl
 800a120:	3001      	adds	r0, #1
 800a122:	d0ad      	beq.n	800a080 <_printf_i+0x15c>
 800a124:	6823      	ldr	r3, [r4, #0]
 800a126:	079b      	lsls	r3, r3, #30
 800a128:	d413      	bmi.n	800a152 <_printf_i+0x22e>
 800a12a:	68e0      	ldr	r0, [r4, #12]
 800a12c:	9b03      	ldr	r3, [sp, #12]
 800a12e:	4298      	cmp	r0, r3
 800a130:	bfb8      	it	lt
 800a132:	4618      	movlt	r0, r3
 800a134:	e7a6      	b.n	800a084 <_printf_i+0x160>
 800a136:	2301      	movs	r3, #1
 800a138:	4632      	mov	r2, r6
 800a13a:	4649      	mov	r1, r9
 800a13c:	4640      	mov	r0, r8
 800a13e:	47d0      	blx	sl
 800a140:	3001      	adds	r0, #1
 800a142:	d09d      	beq.n	800a080 <_printf_i+0x15c>
 800a144:	3501      	adds	r5, #1
 800a146:	68e3      	ldr	r3, [r4, #12]
 800a148:	9903      	ldr	r1, [sp, #12]
 800a14a:	1a5b      	subs	r3, r3, r1
 800a14c:	42ab      	cmp	r3, r5
 800a14e:	dcf2      	bgt.n	800a136 <_printf_i+0x212>
 800a150:	e7eb      	b.n	800a12a <_printf_i+0x206>
 800a152:	2500      	movs	r5, #0
 800a154:	f104 0619 	add.w	r6, r4, #25
 800a158:	e7f5      	b.n	800a146 <_printf_i+0x222>
 800a15a:	bf00      	nop
 800a15c:	08021de2 	.word	0x08021de2
 800a160:	08021df3 	.word	0x08021df3

0800a164 <std>:
 800a164:	2300      	movs	r3, #0
 800a166:	b510      	push	{r4, lr}
 800a168:	4604      	mov	r4, r0
 800a16a:	e9c0 3300 	strd	r3, r3, [r0]
 800a16e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a172:	6083      	str	r3, [r0, #8]
 800a174:	8181      	strh	r1, [r0, #12]
 800a176:	6643      	str	r3, [r0, #100]	@ 0x64
 800a178:	81c2      	strh	r2, [r0, #14]
 800a17a:	6183      	str	r3, [r0, #24]
 800a17c:	4619      	mov	r1, r3
 800a17e:	2208      	movs	r2, #8
 800a180:	305c      	adds	r0, #92	@ 0x5c
 800a182:	f000 f921 	bl	800a3c8 <memset>
 800a186:	4b0d      	ldr	r3, [pc, #52]	@ (800a1bc <std+0x58>)
 800a188:	6263      	str	r3, [r4, #36]	@ 0x24
 800a18a:	4b0d      	ldr	r3, [pc, #52]	@ (800a1c0 <std+0x5c>)
 800a18c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a18e:	4b0d      	ldr	r3, [pc, #52]	@ (800a1c4 <std+0x60>)
 800a190:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a192:	4b0d      	ldr	r3, [pc, #52]	@ (800a1c8 <std+0x64>)
 800a194:	6323      	str	r3, [r4, #48]	@ 0x30
 800a196:	4b0d      	ldr	r3, [pc, #52]	@ (800a1cc <std+0x68>)
 800a198:	6224      	str	r4, [r4, #32]
 800a19a:	429c      	cmp	r4, r3
 800a19c:	d006      	beq.n	800a1ac <std+0x48>
 800a19e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a1a2:	4294      	cmp	r4, r2
 800a1a4:	d002      	beq.n	800a1ac <std+0x48>
 800a1a6:	33d0      	adds	r3, #208	@ 0xd0
 800a1a8:	429c      	cmp	r4, r3
 800a1aa:	d105      	bne.n	800a1b8 <std+0x54>
 800a1ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1b4:	f000 b93e 	b.w	800a434 <__retarget_lock_init_recursive>
 800a1b8:	bd10      	pop	{r4, pc}
 800a1ba:	bf00      	nop
 800a1bc:	0800bd3d 	.word	0x0800bd3d
 800a1c0:	0800bd5f 	.word	0x0800bd5f
 800a1c4:	0800bd97 	.word	0x0800bd97
 800a1c8:	0800bdbb 	.word	0x0800bdbb
 800a1cc:	200014b0 	.word	0x200014b0

0800a1d0 <stdio_exit_handler>:
 800a1d0:	4a02      	ldr	r2, [pc, #8]	@ (800a1dc <stdio_exit_handler+0xc>)
 800a1d2:	4903      	ldr	r1, [pc, #12]	@ (800a1e0 <stdio_exit_handler+0x10>)
 800a1d4:	4803      	ldr	r0, [pc, #12]	@ (800a1e4 <stdio_exit_handler+0x14>)
 800a1d6:	f000 b869 	b.w	800a2ac <_fwalk_sglue>
 800a1da:	bf00      	nop
 800a1dc:	20000010 	.word	0x20000010
 800a1e0:	0800b5d1 	.word	0x0800b5d1
 800a1e4:	20000020 	.word	0x20000020

0800a1e8 <cleanup_stdio>:
 800a1e8:	6841      	ldr	r1, [r0, #4]
 800a1ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a21c <cleanup_stdio+0x34>)
 800a1ec:	4299      	cmp	r1, r3
 800a1ee:	b510      	push	{r4, lr}
 800a1f0:	4604      	mov	r4, r0
 800a1f2:	d001      	beq.n	800a1f8 <cleanup_stdio+0x10>
 800a1f4:	f001 f9ec 	bl	800b5d0 <_fflush_r>
 800a1f8:	68a1      	ldr	r1, [r4, #8]
 800a1fa:	4b09      	ldr	r3, [pc, #36]	@ (800a220 <cleanup_stdio+0x38>)
 800a1fc:	4299      	cmp	r1, r3
 800a1fe:	d002      	beq.n	800a206 <cleanup_stdio+0x1e>
 800a200:	4620      	mov	r0, r4
 800a202:	f001 f9e5 	bl	800b5d0 <_fflush_r>
 800a206:	68e1      	ldr	r1, [r4, #12]
 800a208:	4b06      	ldr	r3, [pc, #24]	@ (800a224 <cleanup_stdio+0x3c>)
 800a20a:	4299      	cmp	r1, r3
 800a20c:	d004      	beq.n	800a218 <cleanup_stdio+0x30>
 800a20e:	4620      	mov	r0, r4
 800a210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a214:	f001 b9dc 	b.w	800b5d0 <_fflush_r>
 800a218:	bd10      	pop	{r4, pc}
 800a21a:	bf00      	nop
 800a21c:	200014b0 	.word	0x200014b0
 800a220:	20001518 	.word	0x20001518
 800a224:	20001580 	.word	0x20001580

0800a228 <global_stdio_init.part.0>:
 800a228:	b510      	push	{r4, lr}
 800a22a:	4b0b      	ldr	r3, [pc, #44]	@ (800a258 <global_stdio_init.part.0+0x30>)
 800a22c:	4c0b      	ldr	r4, [pc, #44]	@ (800a25c <global_stdio_init.part.0+0x34>)
 800a22e:	4a0c      	ldr	r2, [pc, #48]	@ (800a260 <global_stdio_init.part.0+0x38>)
 800a230:	601a      	str	r2, [r3, #0]
 800a232:	4620      	mov	r0, r4
 800a234:	2200      	movs	r2, #0
 800a236:	2104      	movs	r1, #4
 800a238:	f7ff ff94 	bl	800a164 <std>
 800a23c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a240:	2201      	movs	r2, #1
 800a242:	2109      	movs	r1, #9
 800a244:	f7ff ff8e 	bl	800a164 <std>
 800a248:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a24c:	2202      	movs	r2, #2
 800a24e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a252:	2112      	movs	r1, #18
 800a254:	f7ff bf86 	b.w	800a164 <std>
 800a258:	200015e8 	.word	0x200015e8
 800a25c:	200014b0 	.word	0x200014b0
 800a260:	0800a1d1 	.word	0x0800a1d1

0800a264 <__sfp_lock_acquire>:
 800a264:	4801      	ldr	r0, [pc, #4]	@ (800a26c <__sfp_lock_acquire+0x8>)
 800a266:	f000 b8e6 	b.w	800a436 <__retarget_lock_acquire_recursive>
 800a26a:	bf00      	nop
 800a26c:	200015ed 	.word	0x200015ed

0800a270 <__sfp_lock_release>:
 800a270:	4801      	ldr	r0, [pc, #4]	@ (800a278 <__sfp_lock_release+0x8>)
 800a272:	f000 b8e1 	b.w	800a438 <__retarget_lock_release_recursive>
 800a276:	bf00      	nop
 800a278:	200015ed 	.word	0x200015ed

0800a27c <__sinit>:
 800a27c:	b510      	push	{r4, lr}
 800a27e:	4604      	mov	r4, r0
 800a280:	f7ff fff0 	bl	800a264 <__sfp_lock_acquire>
 800a284:	6a23      	ldr	r3, [r4, #32]
 800a286:	b11b      	cbz	r3, 800a290 <__sinit+0x14>
 800a288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a28c:	f7ff bff0 	b.w	800a270 <__sfp_lock_release>
 800a290:	4b04      	ldr	r3, [pc, #16]	@ (800a2a4 <__sinit+0x28>)
 800a292:	6223      	str	r3, [r4, #32]
 800a294:	4b04      	ldr	r3, [pc, #16]	@ (800a2a8 <__sinit+0x2c>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1f5      	bne.n	800a288 <__sinit+0xc>
 800a29c:	f7ff ffc4 	bl	800a228 <global_stdio_init.part.0>
 800a2a0:	e7f2      	b.n	800a288 <__sinit+0xc>
 800a2a2:	bf00      	nop
 800a2a4:	0800a1e9 	.word	0x0800a1e9
 800a2a8:	200015e8 	.word	0x200015e8

0800a2ac <_fwalk_sglue>:
 800a2ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2b0:	4607      	mov	r7, r0
 800a2b2:	4688      	mov	r8, r1
 800a2b4:	4614      	mov	r4, r2
 800a2b6:	2600      	movs	r6, #0
 800a2b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2bc:	f1b9 0901 	subs.w	r9, r9, #1
 800a2c0:	d505      	bpl.n	800a2ce <_fwalk_sglue+0x22>
 800a2c2:	6824      	ldr	r4, [r4, #0]
 800a2c4:	2c00      	cmp	r4, #0
 800a2c6:	d1f7      	bne.n	800a2b8 <_fwalk_sglue+0xc>
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ce:	89ab      	ldrh	r3, [r5, #12]
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d907      	bls.n	800a2e4 <_fwalk_sglue+0x38>
 800a2d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2d8:	3301      	adds	r3, #1
 800a2da:	d003      	beq.n	800a2e4 <_fwalk_sglue+0x38>
 800a2dc:	4629      	mov	r1, r5
 800a2de:	4638      	mov	r0, r7
 800a2e0:	47c0      	blx	r8
 800a2e2:	4306      	orrs	r6, r0
 800a2e4:	3568      	adds	r5, #104	@ 0x68
 800a2e6:	e7e9      	b.n	800a2bc <_fwalk_sglue+0x10>

0800a2e8 <iprintf>:
 800a2e8:	b40f      	push	{r0, r1, r2, r3}
 800a2ea:	b507      	push	{r0, r1, r2, lr}
 800a2ec:	4906      	ldr	r1, [pc, #24]	@ (800a308 <iprintf+0x20>)
 800a2ee:	ab04      	add	r3, sp, #16
 800a2f0:	6808      	ldr	r0, [r1, #0]
 800a2f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2f6:	6881      	ldr	r1, [r0, #8]
 800a2f8:	9301      	str	r3, [sp, #4]
 800a2fa:	f000 ff23 	bl	800b144 <_vfiprintf_r>
 800a2fe:	b003      	add	sp, #12
 800a300:	f85d eb04 	ldr.w	lr, [sp], #4
 800a304:	b004      	add	sp, #16
 800a306:	4770      	bx	lr
 800a308:	2000001c 	.word	0x2000001c

0800a30c <_puts_r>:
 800a30c:	6a03      	ldr	r3, [r0, #32]
 800a30e:	b570      	push	{r4, r5, r6, lr}
 800a310:	6884      	ldr	r4, [r0, #8]
 800a312:	4605      	mov	r5, r0
 800a314:	460e      	mov	r6, r1
 800a316:	b90b      	cbnz	r3, 800a31c <_puts_r+0x10>
 800a318:	f7ff ffb0 	bl	800a27c <__sinit>
 800a31c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a31e:	07db      	lsls	r3, r3, #31
 800a320:	d405      	bmi.n	800a32e <_puts_r+0x22>
 800a322:	89a3      	ldrh	r3, [r4, #12]
 800a324:	0598      	lsls	r0, r3, #22
 800a326:	d402      	bmi.n	800a32e <_puts_r+0x22>
 800a328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a32a:	f000 f884 	bl	800a436 <__retarget_lock_acquire_recursive>
 800a32e:	89a3      	ldrh	r3, [r4, #12]
 800a330:	0719      	lsls	r1, r3, #28
 800a332:	d502      	bpl.n	800a33a <_puts_r+0x2e>
 800a334:	6923      	ldr	r3, [r4, #16]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d135      	bne.n	800a3a6 <_puts_r+0x9a>
 800a33a:	4621      	mov	r1, r4
 800a33c:	4628      	mov	r0, r5
 800a33e:	f001 fd7f 	bl	800be40 <__swsetup_r>
 800a342:	b380      	cbz	r0, 800a3a6 <_puts_r+0x9a>
 800a344:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a348:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a34a:	07da      	lsls	r2, r3, #31
 800a34c:	d405      	bmi.n	800a35a <_puts_r+0x4e>
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	059b      	lsls	r3, r3, #22
 800a352:	d402      	bmi.n	800a35a <_puts_r+0x4e>
 800a354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a356:	f000 f86f 	bl	800a438 <__retarget_lock_release_recursive>
 800a35a:	4628      	mov	r0, r5
 800a35c:	bd70      	pop	{r4, r5, r6, pc}
 800a35e:	2b00      	cmp	r3, #0
 800a360:	da04      	bge.n	800a36c <_puts_r+0x60>
 800a362:	69a2      	ldr	r2, [r4, #24]
 800a364:	429a      	cmp	r2, r3
 800a366:	dc17      	bgt.n	800a398 <_puts_r+0x8c>
 800a368:	290a      	cmp	r1, #10
 800a36a:	d015      	beq.n	800a398 <_puts_r+0x8c>
 800a36c:	6823      	ldr	r3, [r4, #0]
 800a36e:	1c5a      	adds	r2, r3, #1
 800a370:	6022      	str	r2, [r4, #0]
 800a372:	7019      	strb	r1, [r3, #0]
 800a374:	68a3      	ldr	r3, [r4, #8]
 800a376:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a37a:	3b01      	subs	r3, #1
 800a37c:	60a3      	str	r3, [r4, #8]
 800a37e:	2900      	cmp	r1, #0
 800a380:	d1ed      	bne.n	800a35e <_puts_r+0x52>
 800a382:	2b00      	cmp	r3, #0
 800a384:	da11      	bge.n	800a3aa <_puts_r+0x9e>
 800a386:	4622      	mov	r2, r4
 800a388:	210a      	movs	r1, #10
 800a38a:	4628      	mov	r0, r5
 800a38c:	f001 fd19 	bl	800bdc2 <__swbuf_r>
 800a390:	3001      	adds	r0, #1
 800a392:	d0d7      	beq.n	800a344 <_puts_r+0x38>
 800a394:	250a      	movs	r5, #10
 800a396:	e7d7      	b.n	800a348 <_puts_r+0x3c>
 800a398:	4622      	mov	r2, r4
 800a39a:	4628      	mov	r0, r5
 800a39c:	f001 fd11 	bl	800bdc2 <__swbuf_r>
 800a3a0:	3001      	adds	r0, #1
 800a3a2:	d1e7      	bne.n	800a374 <_puts_r+0x68>
 800a3a4:	e7ce      	b.n	800a344 <_puts_r+0x38>
 800a3a6:	3e01      	subs	r6, #1
 800a3a8:	e7e4      	b.n	800a374 <_puts_r+0x68>
 800a3aa:	6823      	ldr	r3, [r4, #0]
 800a3ac:	1c5a      	adds	r2, r3, #1
 800a3ae:	6022      	str	r2, [r4, #0]
 800a3b0:	220a      	movs	r2, #10
 800a3b2:	701a      	strb	r2, [r3, #0]
 800a3b4:	e7ee      	b.n	800a394 <_puts_r+0x88>
	...

0800a3b8 <puts>:
 800a3b8:	4b02      	ldr	r3, [pc, #8]	@ (800a3c4 <puts+0xc>)
 800a3ba:	4601      	mov	r1, r0
 800a3bc:	6818      	ldr	r0, [r3, #0]
 800a3be:	f7ff bfa5 	b.w	800a30c <_puts_r>
 800a3c2:	bf00      	nop
 800a3c4:	2000001c 	.word	0x2000001c

0800a3c8 <memset>:
 800a3c8:	4402      	add	r2, r0
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d100      	bne.n	800a3d2 <memset+0xa>
 800a3d0:	4770      	bx	lr
 800a3d2:	f803 1b01 	strb.w	r1, [r3], #1
 800a3d6:	e7f9      	b.n	800a3cc <memset+0x4>

0800a3d8 <_localeconv_r>:
 800a3d8:	4800      	ldr	r0, [pc, #0]	@ (800a3dc <_localeconv_r+0x4>)
 800a3da:	4770      	bx	lr
 800a3dc:	2000015c 	.word	0x2000015c

0800a3e0 <__errno>:
 800a3e0:	4b01      	ldr	r3, [pc, #4]	@ (800a3e8 <__errno+0x8>)
 800a3e2:	6818      	ldr	r0, [r3, #0]
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	2000001c 	.word	0x2000001c

0800a3ec <__libc_init_array>:
 800a3ec:	b570      	push	{r4, r5, r6, lr}
 800a3ee:	4d0d      	ldr	r5, [pc, #52]	@ (800a424 <__libc_init_array+0x38>)
 800a3f0:	4c0d      	ldr	r4, [pc, #52]	@ (800a428 <__libc_init_array+0x3c>)
 800a3f2:	1b64      	subs	r4, r4, r5
 800a3f4:	10a4      	asrs	r4, r4, #2
 800a3f6:	2600      	movs	r6, #0
 800a3f8:	42a6      	cmp	r6, r4
 800a3fa:	d109      	bne.n	800a410 <__libc_init_array+0x24>
 800a3fc:	4d0b      	ldr	r5, [pc, #44]	@ (800a42c <__libc_init_array+0x40>)
 800a3fe:	4c0c      	ldr	r4, [pc, #48]	@ (800a430 <__libc_init_array+0x44>)
 800a400:	f001 ff46 	bl	800c290 <_init>
 800a404:	1b64      	subs	r4, r4, r5
 800a406:	10a4      	asrs	r4, r4, #2
 800a408:	2600      	movs	r6, #0
 800a40a:	42a6      	cmp	r6, r4
 800a40c:	d105      	bne.n	800a41a <__libc_init_array+0x2e>
 800a40e:	bd70      	pop	{r4, r5, r6, pc}
 800a410:	f855 3b04 	ldr.w	r3, [r5], #4
 800a414:	4798      	blx	r3
 800a416:	3601      	adds	r6, #1
 800a418:	e7ee      	b.n	800a3f8 <__libc_init_array+0xc>
 800a41a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a41e:	4798      	blx	r3
 800a420:	3601      	adds	r6, #1
 800a422:	e7f2      	b.n	800a40a <__libc_init_array+0x1e>
 800a424:	08022148 	.word	0x08022148
 800a428:	08022148 	.word	0x08022148
 800a42c:	08022148 	.word	0x08022148
 800a430:	0802214c 	.word	0x0802214c

0800a434 <__retarget_lock_init_recursive>:
 800a434:	4770      	bx	lr

0800a436 <__retarget_lock_acquire_recursive>:
 800a436:	4770      	bx	lr

0800a438 <__retarget_lock_release_recursive>:
 800a438:	4770      	bx	lr

0800a43a <memcpy>:
 800a43a:	440a      	add	r2, r1
 800a43c:	4291      	cmp	r1, r2
 800a43e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a442:	d100      	bne.n	800a446 <memcpy+0xc>
 800a444:	4770      	bx	lr
 800a446:	b510      	push	{r4, lr}
 800a448:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a44c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a450:	4291      	cmp	r1, r2
 800a452:	d1f9      	bne.n	800a448 <memcpy+0xe>
 800a454:	bd10      	pop	{r4, pc}

0800a456 <quorem>:
 800a456:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45a:	6903      	ldr	r3, [r0, #16]
 800a45c:	690c      	ldr	r4, [r1, #16]
 800a45e:	42a3      	cmp	r3, r4
 800a460:	4607      	mov	r7, r0
 800a462:	db7e      	blt.n	800a562 <quorem+0x10c>
 800a464:	3c01      	subs	r4, #1
 800a466:	f101 0814 	add.w	r8, r1, #20
 800a46a:	00a3      	lsls	r3, r4, #2
 800a46c:	f100 0514 	add.w	r5, r0, #20
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a476:	9301      	str	r3, [sp, #4]
 800a478:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a47c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a480:	3301      	adds	r3, #1
 800a482:	429a      	cmp	r2, r3
 800a484:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a488:	fbb2 f6f3 	udiv	r6, r2, r3
 800a48c:	d32e      	bcc.n	800a4ec <quorem+0x96>
 800a48e:	f04f 0a00 	mov.w	sl, #0
 800a492:	46c4      	mov	ip, r8
 800a494:	46ae      	mov	lr, r5
 800a496:	46d3      	mov	fp, sl
 800a498:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a49c:	b298      	uxth	r0, r3
 800a49e:	fb06 a000 	mla	r0, r6, r0, sl
 800a4a2:	0c02      	lsrs	r2, r0, #16
 800a4a4:	0c1b      	lsrs	r3, r3, #16
 800a4a6:	fb06 2303 	mla	r3, r6, r3, r2
 800a4aa:	f8de 2000 	ldr.w	r2, [lr]
 800a4ae:	b280      	uxth	r0, r0
 800a4b0:	b292      	uxth	r2, r2
 800a4b2:	1a12      	subs	r2, r2, r0
 800a4b4:	445a      	add	r2, fp
 800a4b6:	f8de 0000 	ldr.w	r0, [lr]
 800a4ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a4c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a4c8:	b292      	uxth	r2, r2
 800a4ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a4ce:	45e1      	cmp	r9, ip
 800a4d0:	f84e 2b04 	str.w	r2, [lr], #4
 800a4d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a4d8:	d2de      	bcs.n	800a498 <quorem+0x42>
 800a4da:	9b00      	ldr	r3, [sp, #0]
 800a4dc:	58eb      	ldr	r3, [r5, r3]
 800a4de:	b92b      	cbnz	r3, 800a4ec <quorem+0x96>
 800a4e0:	9b01      	ldr	r3, [sp, #4]
 800a4e2:	3b04      	subs	r3, #4
 800a4e4:	429d      	cmp	r5, r3
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	d32f      	bcc.n	800a54a <quorem+0xf4>
 800a4ea:	613c      	str	r4, [r7, #16]
 800a4ec:	4638      	mov	r0, r7
 800a4ee:	f001 fb1d 	bl	800bb2c <__mcmp>
 800a4f2:	2800      	cmp	r0, #0
 800a4f4:	db25      	blt.n	800a542 <quorem+0xec>
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	2000      	movs	r0, #0
 800a4fa:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4fe:	f8d1 c000 	ldr.w	ip, [r1]
 800a502:	fa1f fe82 	uxth.w	lr, r2
 800a506:	fa1f f38c 	uxth.w	r3, ip
 800a50a:	eba3 030e 	sub.w	r3, r3, lr
 800a50e:	4403      	add	r3, r0
 800a510:	0c12      	lsrs	r2, r2, #16
 800a512:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a516:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a520:	45c1      	cmp	r9, r8
 800a522:	f841 3b04 	str.w	r3, [r1], #4
 800a526:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a52a:	d2e6      	bcs.n	800a4fa <quorem+0xa4>
 800a52c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a530:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a534:	b922      	cbnz	r2, 800a540 <quorem+0xea>
 800a536:	3b04      	subs	r3, #4
 800a538:	429d      	cmp	r5, r3
 800a53a:	461a      	mov	r2, r3
 800a53c:	d30b      	bcc.n	800a556 <quorem+0x100>
 800a53e:	613c      	str	r4, [r7, #16]
 800a540:	3601      	adds	r6, #1
 800a542:	4630      	mov	r0, r6
 800a544:	b003      	add	sp, #12
 800a546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a54a:	6812      	ldr	r2, [r2, #0]
 800a54c:	3b04      	subs	r3, #4
 800a54e:	2a00      	cmp	r2, #0
 800a550:	d1cb      	bne.n	800a4ea <quorem+0x94>
 800a552:	3c01      	subs	r4, #1
 800a554:	e7c6      	b.n	800a4e4 <quorem+0x8e>
 800a556:	6812      	ldr	r2, [r2, #0]
 800a558:	3b04      	subs	r3, #4
 800a55a:	2a00      	cmp	r2, #0
 800a55c:	d1ef      	bne.n	800a53e <quorem+0xe8>
 800a55e:	3c01      	subs	r4, #1
 800a560:	e7ea      	b.n	800a538 <quorem+0xe2>
 800a562:	2000      	movs	r0, #0
 800a564:	e7ee      	b.n	800a544 <quorem+0xee>
	...

0800a568 <_dtoa_r>:
 800a568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a56c:	69c7      	ldr	r7, [r0, #28]
 800a56e:	b099      	sub	sp, #100	@ 0x64
 800a570:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a574:	ec55 4b10 	vmov	r4, r5, d0
 800a578:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a57a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a57c:	4683      	mov	fp, r0
 800a57e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a580:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a582:	b97f      	cbnz	r7, 800a5a4 <_dtoa_r+0x3c>
 800a584:	2010      	movs	r0, #16
 800a586:	f000 fef5 	bl	800b374 <malloc>
 800a58a:	4602      	mov	r2, r0
 800a58c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a590:	b920      	cbnz	r0, 800a59c <_dtoa_r+0x34>
 800a592:	4ba7      	ldr	r3, [pc, #668]	@ (800a830 <_dtoa_r+0x2c8>)
 800a594:	21ef      	movs	r1, #239	@ 0xef
 800a596:	48a7      	ldr	r0, [pc, #668]	@ (800a834 <_dtoa_r+0x2cc>)
 800a598:	f001 fd82 	bl	800c0a0 <__assert_func>
 800a59c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a5a0:	6007      	str	r7, [r0, #0]
 800a5a2:	60c7      	str	r7, [r0, #12]
 800a5a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a5a8:	6819      	ldr	r1, [r3, #0]
 800a5aa:	b159      	cbz	r1, 800a5c4 <_dtoa_r+0x5c>
 800a5ac:	685a      	ldr	r2, [r3, #4]
 800a5ae:	604a      	str	r2, [r1, #4]
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	4093      	lsls	r3, r2
 800a5b4:	608b      	str	r3, [r1, #8]
 800a5b6:	4658      	mov	r0, fp
 800a5b8:	f001 f87e 	bl	800b6b8 <_Bfree>
 800a5bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	601a      	str	r2, [r3, #0]
 800a5c4:	1e2b      	subs	r3, r5, #0
 800a5c6:	bfb9      	ittee	lt
 800a5c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a5cc:	9303      	strlt	r3, [sp, #12]
 800a5ce:	2300      	movge	r3, #0
 800a5d0:	6033      	strge	r3, [r6, #0]
 800a5d2:	9f03      	ldr	r7, [sp, #12]
 800a5d4:	4b98      	ldr	r3, [pc, #608]	@ (800a838 <_dtoa_r+0x2d0>)
 800a5d6:	bfbc      	itt	lt
 800a5d8:	2201      	movlt	r2, #1
 800a5da:	6032      	strlt	r2, [r6, #0]
 800a5dc:	43bb      	bics	r3, r7
 800a5de:	d112      	bne.n	800a606 <_dtoa_r+0x9e>
 800a5e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a5e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5ec:	4323      	orrs	r3, r4
 800a5ee:	f000 854d 	beq.w	800b08c <_dtoa_r+0xb24>
 800a5f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a5f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a84c <_dtoa_r+0x2e4>
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	f000 854f 	beq.w	800b09c <_dtoa_r+0xb34>
 800a5fe:	f10a 0303 	add.w	r3, sl, #3
 800a602:	f000 bd49 	b.w	800b098 <_dtoa_r+0xb30>
 800a606:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a60a:	2200      	movs	r2, #0
 800a60c:	ec51 0b17 	vmov	r0, r1, d7
 800a610:	2300      	movs	r3, #0
 800a612:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a616:	f7f6 fa57 	bl	8000ac8 <__aeabi_dcmpeq>
 800a61a:	4680      	mov	r8, r0
 800a61c:	b158      	cbz	r0, 800a636 <_dtoa_r+0xce>
 800a61e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a620:	2301      	movs	r3, #1
 800a622:	6013      	str	r3, [r2, #0]
 800a624:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a626:	b113      	cbz	r3, 800a62e <_dtoa_r+0xc6>
 800a628:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a62a:	4b84      	ldr	r3, [pc, #528]	@ (800a83c <_dtoa_r+0x2d4>)
 800a62c:	6013      	str	r3, [r2, #0]
 800a62e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a850 <_dtoa_r+0x2e8>
 800a632:	f000 bd33 	b.w	800b09c <_dtoa_r+0xb34>
 800a636:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a63a:	aa16      	add	r2, sp, #88	@ 0x58
 800a63c:	a917      	add	r1, sp, #92	@ 0x5c
 800a63e:	4658      	mov	r0, fp
 800a640:	f001 fb24 	bl	800bc8c <__d2b>
 800a644:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a648:	4681      	mov	r9, r0
 800a64a:	2e00      	cmp	r6, #0
 800a64c:	d077      	beq.n	800a73e <_dtoa_r+0x1d6>
 800a64e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a650:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a654:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a658:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a65c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a660:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a664:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a668:	4619      	mov	r1, r3
 800a66a:	2200      	movs	r2, #0
 800a66c:	4b74      	ldr	r3, [pc, #464]	@ (800a840 <_dtoa_r+0x2d8>)
 800a66e:	f7f5 fe0b 	bl	8000288 <__aeabi_dsub>
 800a672:	a369      	add	r3, pc, #420	@ (adr r3, 800a818 <_dtoa_r+0x2b0>)
 800a674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a678:	f7f5 ffbe 	bl	80005f8 <__aeabi_dmul>
 800a67c:	a368      	add	r3, pc, #416	@ (adr r3, 800a820 <_dtoa_r+0x2b8>)
 800a67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a682:	f7f5 fe03 	bl	800028c <__adddf3>
 800a686:	4604      	mov	r4, r0
 800a688:	4630      	mov	r0, r6
 800a68a:	460d      	mov	r5, r1
 800a68c:	f7f5 ff4a 	bl	8000524 <__aeabi_i2d>
 800a690:	a365      	add	r3, pc, #404	@ (adr r3, 800a828 <_dtoa_r+0x2c0>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f7f5 ffaf 	bl	80005f8 <__aeabi_dmul>
 800a69a:	4602      	mov	r2, r0
 800a69c:	460b      	mov	r3, r1
 800a69e:	4620      	mov	r0, r4
 800a6a0:	4629      	mov	r1, r5
 800a6a2:	f7f5 fdf3 	bl	800028c <__adddf3>
 800a6a6:	4604      	mov	r4, r0
 800a6a8:	460d      	mov	r5, r1
 800a6aa:	f7f6 fa55 	bl	8000b58 <__aeabi_d2iz>
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	4607      	mov	r7, r0
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	f7f6 fa10 	bl	8000adc <__aeabi_dcmplt>
 800a6bc:	b140      	cbz	r0, 800a6d0 <_dtoa_r+0x168>
 800a6be:	4638      	mov	r0, r7
 800a6c0:	f7f5 ff30 	bl	8000524 <__aeabi_i2d>
 800a6c4:	4622      	mov	r2, r4
 800a6c6:	462b      	mov	r3, r5
 800a6c8:	f7f6 f9fe 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6cc:	b900      	cbnz	r0, 800a6d0 <_dtoa_r+0x168>
 800a6ce:	3f01      	subs	r7, #1
 800a6d0:	2f16      	cmp	r7, #22
 800a6d2:	d851      	bhi.n	800a778 <_dtoa_r+0x210>
 800a6d4:	4b5b      	ldr	r3, [pc, #364]	@ (800a844 <_dtoa_r+0x2dc>)
 800a6d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6e2:	f7f6 f9fb 	bl	8000adc <__aeabi_dcmplt>
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d048      	beq.n	800a77c <_dtoa_r+0x214>
 800a6ea:	3f01      	subs	r7, #1
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	9312      	str	r3, [sp, #72]	@ 0x48
 800a6f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a6f2:	1b9b      	subs	r3, r3, r6
 800a6f4:	1e5a      	subs	r2, r3, #1
 800a6f6:	bf44      	itt	mi
 800a6f8:	f1c3 0801 	rsbmi	r8, r3, #1
 800a6fc:	2300      	movmi	r3, #0
 800a6fe:	9208      	str	r2, [sp, #32]
 800a700:	bf54      	ite	pl
 800a702:	f04f 0800 	movpl.w	r8, #0
 800a706:	9308      	strmi	r3, [sp, #32]
 800a708:	2f00      	cmp	r7, #0
 800a70a:	db39      	blt.n	800a780 <_dtoa_r+0x218>
 800a70c:	9b08      	ldr	r3, [sp, #32]
 800a70e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a710:	443b      	add	r3, r7
 800a712:	9308      	str	r3, [sp, #32]
 800a714:	2300      	movs	r3, #0
 800a716:	930a      	str	r3, [sp, #40]	@ 0x28
 800a718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a71a:	2b09      	cmp	r3, #9
 800a71c:	d864      	bhi.n	800a7e8 <_dtoa_r+0x280>
 800a71e:	2b05      	cmp	r3, #5
 800a720:	bfc4      	itt	gt
 800a722:	3b04      	subgt	r3, #4
 800a724:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a728:	f1a3 0302 	sub.w	r3, r3, #2
 800a72c:	bfcc      	ite	gt
 800a72e:	2400      	movgt	r4, #0
 800a730:	2401      	movle	r4, #1
 800a732:	2b03      	cmp	r3, #3
 800a734:	d863      	bhi.n	800a7fe <_dtoa_r+0x296>
 800a736:	e8df f003 	tbb	[pc, r3]
 800a73a:	372a      	.short	0x372a
 800a73c:	5535      	.short	0x5535
 800a73e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a742:	441e      	add	r6, r3
 800a744:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a748:	2b20      	cmp	r3, #32
 800a74a:	bfc1      	itttt	gt
 800a74c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a750:	409f      	lslgt	r7, r3
 800a752:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a756:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a75a:	bfd6      	itet	le
 800a75c:	f1c3 0320 	rsble	r3, r3, #32
 800a760:	ea47 0003 	orrgt.w	r0, r7, r3
 800a764:	fa04 f003 	lslle.w	r0, r4, r3
 800a768:	f7f5 fecc 	bl	8000504 <__aeabi_ui2d>
 800a76c:	2201      	movs	r2, #1
 800a76e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a772:	3e01      	subs	r6, #1
 800a774:	9214      	str	r2, [sp, #80]	@ 0x50
 800a776:	e777      	b.n	800a668 <_dtoa_r+0x100>
 800a778:	2301      	movs	r3, #1
 800a77a:	e7b8      	b.n	800a6ee <_dtoa_r+0x186>
 800a77c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a77e:	e7b7      	b.n	800a6f0 <_dtoa_r+0x188>
 800a780:	427b      	negs	r3, r7
 800a782:	930a      	str	r3, [sp, #40]	@ 0x28
 800a784:	2300      	movs	r3, #0
 800a786:	eba8 0807 	sub.w	r8, r8, r7
 800a78a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a78c:	e7c4      	b.n	800a718 <_dtoa_r+0x1b0>
 800a78e:	2300      	movs	r3, #0
 800a790:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a792:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a794:	2b00      	cmp	r3, #0
 800a796:	dc35      	bgt.n	800a804 <_dtoa_r+0x29c>
 800a798:	2301      	movs	r3, #1
 800a79a:	9300      	str	r3, [sp, #0]
 800a79c:	9307      	str	r3, [sp, #28]
 800a79e:	461a      	mov	r2, r3
 800a7a0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a7a2:	e00b      	b.n	800a7bc <_dtoa_r+0x254>
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	e7f3      	b.n	800a790 <_dtoa_r+0x228>
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7ae:	18fb      	adds	r3, r7, r3
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	9307      	str	r3, [sp, #28]
 800a7b8:	bfb8      	it	lt
 800a7ba:	2301      	movlt	r3, #1
 800a7bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	2204      	movs	r2, #4
 800a7c4:	f102 0514 	add.w	r5, r2, #20
 800a7c8:	429d      	cmp	r5, r3
 800a7ca:	d91f      	bls.n	800a80c <_dtoa_r+0x2a4>
 800a7cc:	6041      	str	r1, [r0, #4]
 800a7ce:	4658      	mov	r0, fp
 800a7d0:	f000 ff32 	bl	800b638 <_Balloc>
 800a7d4:	4682      	mov	sl, r0
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	d13c      	bne.n	800a854 <_dtoa_r+0x2ec>
 800a7da:	4b1b      	ldr	r3, [pc, #108]	@ (800a848 <_dtoa_r+0x2e0>)
 800a7dc:	4602      	mov	r2, r0
 800a7de:	f240 11af 	movw	r1, #431	@ 0x1af
 800a7e2:	e6d8      	b.n	800a596 <_dtoa_r+0x2e>
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	e7e0      	b.n	800a7aa <_dtoa_r+0x242>
 800a7e8:	2401      	movs	r4, #1
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a7f4:	9300      	str	r3, [sp, #0]
 800a7f6:	9307      	str	r3, [sp, #28]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	2312      	movs	r3, #18
 800a7fc:	e7d0      	b.n	800a7a0 <_dtoa_r+0x238>
 800a7fe:	2301      	movs	r3, #1
 800a800:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a802:	e7f5      	b.n	800a7f0 <_dtoa_r+0x288>
 800a804:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a806:	9300      	str	r3, [sp, #0]
 800a808:	9307      	str	r3, [sp, #28]
 800a80a:	e7d7      	b.n	800a7bc <_dtoa_r+0x254>
 800a80c:	3101      	adds	r1, #1
 800a80e:	0052      	lsls	r2, r2, #1
 800a810:	e7d8      	b.n	800a7c4 <_dtoa_r+0x25c>
 800a812:	bf00      	nop
 800a814:	f3af 8000 	nop.w
 800a818:	636f4361 	.word	0x636f4361
 800a81c:	3fd287a7 	.word	0x3fd287a7
 800a820:	8b60c8b3 	.word	0x8b60c8b3
 800a824:	3fc68a28 	.word	0x3fc68a28
 800a828:	509f79fb 	.word	0x509f79fb
 800a82c:	3fd34413 	.word	0x3fd34413
 800a830:	08021e11 	.word	0x08021e11
 800a834:	08021e28 	.word	0x08021e28
 800a838:	7ff00000 	.word	0x7ff00000
 800a83c:	08021de1 	.word	0x08021de1
 800a840:	3ff80000 	.word	0x3ff80000
 800a844:	08021f30 	.word	0x08021f30
 800a848:	08021e80 	.word	0x08021e80
 800a84c:	08021e0d 	.word	0x08021e0d
 800a850:	08021de0 	.word	0x08021de0
 800a854:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a858:	6018      	str	r0, [r3, #0]
 800a85a:	9b07      	ldr	r3, [sp, #28]
 800a85c:	2b0e      	cmp	r3, #14
 800a85e:	f200 80a4 	bhi.w	800a9aa <_dtoa_r+0x442>
 800a862:	2c00      	cmp	r4, #0
 800a864:	f000 80a1 	beq.w	800a9aa <_dtoa_r+0x442>
 800a868:	2f00      	cmp	r7, #0
 800a86a:	dd33      	ble.n	800a8d4 <_dtoa_r+0x36c>
 800a86c:	4bad      	ldr	r3, [pc, #692]	@ (800ab24 <_dtoa_r+0x5bc>)
 800a86e:	f007 020f 	and.w	r2, r7, #15
 800a872:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a876:	ed93 7b00 	vldr	d7, [r3]
 800a87a:	05f8      	lsls	r0, r7, #23
 800a87c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a880:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a884:	d516      	bpl.n	800a8b4 <_dtoa_r+0x34c>
 800a886:	4ba8      	ldr	r3, [pc, #672]	@ (800ab28 <_dtoa_r+0x5c0>)
 800a888:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a88c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a890:	f7f5 ffdc 	bl	800084c <__aeabi_ddiv>
 800a894:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a898:	f004 040f 	and.w	r4, r4, #15
 800a89c:	2603      	movs	r6, #3
 800a89e:	4da2      	ldr	r5, [pc, #648]	@ (800ab28 <_dtoa_r+0x5c0>)
 800a8a0:	b954      	cbnz	r4, 800a8b8 <_dtoa_r+0x350>
 800a8a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8aa:	f7f5 ffcf 	bl	800084c <__aeabi_ddiv>
 800a8ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8b2:	e028      	b.n	800a906 <_dtoa_r+0x39e>
 800a8b4:	2602      	movs	r6, #2
 800a8b6:	e7f2      	b.n	800a89e <_dtoa_r+0x336>
 800a8b8:	07e1      	lsls	r1, r4, #31
 800a8ba:	d508      	bpl.n	800a8ce <_dtoa_r+0x366>
 800a8bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a8c4:	f7f5 fe98 	bl	80005f8 <__aeabi_dmul>
 800a8c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8cc:	3601      	adds	r6, #1
 800a8ce:	1064      	asrs	r4, r4, #1
 800a8d0:	3508      	adds	r5, #8
 800a8d2:	e7e5      	b.n	800a8a0 <_dtoa_r+0x338>
 800a8d4:	f000 80d2 	beq.w	800aa7c <_dtoa_r+0x514>
 800a8d8:	427c      	negs	r4, r7
 800a8da:	4b92      	ldr	r3, [pc, #584]	@ (800ab24 <_dtoa_r+0x5bc>)
 800a8dc:	4d92      	ldr	r5, [pc, #584]	@ (800ab28 <_dtoa_r+0x5c0>)
 800a8de:	f004 020f 	and.w	r2, r4, #15
 800a8e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8ee:	f7f5 fe83 	bl	80005f8 <__aeabi_dmul>
 800a8f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8f6:	1124      	asrs	r4, r4, #4
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	2602      	movs	r6, #2
 800a8fc:	2c00      	cmp	r4, #0
 800a8fe:	f040 80b2 	bne.w	800aa66 <_dtoa_r+0x4fe>
 800a902:	2b00      	cmp	r3, #0
 800a904:	d1d3      	bne.n	800a8ae <_dtoa_r+0x346>
 800a906:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a908:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f000 80b7 	beq.w	800aa80 <_dtoa_r+0x518>
 800a912:	4b86      	ldr	r3, [pc, #536]	@ (800ab2c <_dtoa_r+0x5c4>)
 800a914:	2200      	movs	r2, #0
 800a916:	4620      	mov	r0, r4
 800a918:	4629      	mov	r1, r5
 800a91a:	f7f6 f8df 	bl	8000adc <__aeabi_dcmplt>
 800a91e:	2800      	cmp	r0, #0
 800a920:	f000 80ae 	beq.w	800aa80 <_dtoa_r+0x518>
 800a924:	9b07      	ldr	r3, [sp, #28]
 800a926:	2b00      	cmp	r3, #0
 800a928:	f000 80aa 	beq.w	800aa80 <_dtoa_r+0x518>
 800a92c:	9b00      	ldr	r3, [sp, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	dd37      	ble.n	800a9a2 <_dtoa_r+0x43a>
 800a932:	1e7b      	subs	r3, r7, #1
 800a934:	9304      	str	r3, [sp, #16]
 800a936:	4620      	mov	r0, r4
 800a938:	4b7d      	ldr	r3, [pc, #500]	@ (800ab30 <_dtoa_r+0x5c8>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	4629      	mov	r1, r5
 800a93e:	f7f5 fe5b 	bl	80005f8 <__aeabi_dmul>
 800a942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a946:	9c00      	ldr	r4, [sp, #0]
 800a948:	3601      	adds	r6, #1
 800a94a:	4630      	mov	r0, r6
 800a94c:	f7f5 fdea 	bl	8000524 <__aeabi_i2d>
 800a950:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a954:	f7f5 fe50 	bl	80005f8 <__aeabi_dmul>
 800a958:	4b76      	ldr	r3, [pc, #472]	@ (800ab34 <_dtoa_r+0x5cc>)
 800a95a:	2200      	movs	r2, #0
 800a95c:	f7f5 fc96 	bl	800028c <__adddf3>
 800a960:	4605      	mov	r5, r0
 800a962:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a966:	2c00      	cmp	r4, #0
 800a968:	f040 808d 	bne.w	800aa86 <_dtoa_r+0x51e>
 800a96c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a970:	4b71      	ldr	r3, [pc, #452]	@ (800ab38 <_dtoa_r+0x5d0>)
 800a972:	2200      	movs	r2, #0
 800a974:	f7f5 fc88 	bl	8000288 <__aeabi_dsub>
 800a978:	4602      	mov	r2, r0
 800a97a:	460b      	mov	r3, r1
 800a97c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a980:	462a      	mov	r2, r5
 800a982:	4633      	mov	r3, r6
 800a984:	f7f6 f8c8 	bl	8000b18 <__aeabi_dcmpgt>
 800a988:	2800      	cmp	r0, #0
 800a98a:	f040 828b 	bne.w	800aea4 <_dtoa_r+0x93c>
 800a98e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a992:	462a      	mov	r2, r5
 800a994:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a998:	f7f6 f8a0 	bl	8000adc <__aeabi_dcmplt>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	f040 8128 	bne.w	800abf2 <_dtoa_r+0x68a>
 800a9a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a9a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a9aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f2c0 815a 	blt.w	800ac66 <_dtoa_r+0x6fe>
 800a9b2:	2f0e      	cmp	r7, #14
 800a9b4:	f300 8157 	bgt.w	800ac66 <_dtoa_r+0x6fe>
 800a9b8:	4b5a      	ldr	r3, [pc, #360]	@ (800ab24 <_dtoa_r+0x5bc>)
 800a9ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a9be:	ed93 7b00 	vldr	d7, [r3]
 800a9c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	ed8d 7b00 	vstr	d7, [sp]
 800a9ca:	da03      	bge.n	800a9d4 <_dtoa_r+0x46c>
 800a9cc:	9b07      	ldr	r3, [sp, #28]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	f340 8101 	ble.w	800abd6 <_dtoa_r+0x66e>
 800a9d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a9d8:	4656      	mov	r6, sl
 800a9da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9de:	4620      	mov	r0, r4
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	f7f5 ff33 	bl	800084c <__aeabi_ddiv>
 800a9e6:	f7f6 f8b7 	bl	8000b58 <__aeabi_d2iz>
 800a9ea:	4680      	mov	r8, r0
 800a9ec:	f7f5 fd9a 	bl	8000524 <__aeabi_i2d>
 800a9f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9f4:	f7f5 fe00 	bl	80005f8 <__aeabi_dmul>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	460b      	mov	r3, r1
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	4629      	mov	r1, r5
 800aa00:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800aa04:	f7f5 fc40 	bl	8000288 <__aeabi_dsub>
 800aa08:	f806 4b01 	strb.w	r4, [r6], #1
 800aa0c:	9d07      	ldr	r5, [sp, #28]
 800aa0e:	eba6 040a 	sub.w	r4, r6, sl
 800aa12:	42a5      	cmp	r5, r4
 800aa14:	4602      	mov	r2, r0
 800aa16:	460b      	mov	r3, r1
 800aa18:	f040 8117 	bne.w	800ac4a <_dtoa_r+0x6e2>
 800aa1c:	f7f5 fc36 	bl	800028c <__adddf3>
 800aa20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa24:	4604      	mov	r4, r0
 800aa26:	460d      	mov	r5, r1
 800aa28:	f7f6 f876 	bl	8000b18 <__aeabi_dcmpgt>
 800aa2c:	2800      	cmp	r0, #0
 800aa2e:	f040 80f9 	bne.w	800ac24 <_dtoa_r+0x6bc>
 800aa32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa36:	4620      	mov	r0, r4
 800aa38:	4629      	mov	r1, r5
 800aa3a:	f7f6 f845 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa3e:	b118      	cbz	r0, 800aa48 <_dtoa_r+0x4e0>
 800aa40:	f018 0f01 	tst.w	r8, #1
 800aa44:	f040 80ee 	bne.w	800ac24 <_dtoa_r+0x6bc>
 800aa48:	4649      	mov	r1, r9
 800aa4a:	4658      	mov	r0, fp
 800aa4c:	f000 fe34 	bl	800b6b8 <_Bfree>
 800aa50:	2300      	movs	r3, #0
 800aa52:	7033      	strb	r3, [r6, #0]
 800aa54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aa56:	3701      	adds	r7, #1
 800aa58:	601f      	str	r7, [r3, #0]
 800aa5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 831d 	beq.w	800b09c <_dtoa_r+0xb34>
 800aa62:	601e      	str	r6, [r3, #0]
 800aa64:	e31a      	b.n	800b09c <_dtoa_r+0xb34>
 800aa66:	07e2      	lsls	r2, r4, #31
 800aa68:	d505      	bpl.n	800aa76 <_dtoa_r+0x50e>
 800aa6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa6e:	f7f5 fdc3 	bl	80005f8 <__aeabi_dmul>
 800aa72:	3601      	adds	r6, #1
 800aa74:	2301      	movs	r3, #1
 800aa76:	1064      	asrs	r4, r4, #1
 800aa78:	3508      	adds	r5, #8
 800aa7a:	e73f      	b.n	800a8fc <_dtoa_r+0x394>
 800aa7c:	2602      	movs	r6, #2
 800aa7e:	e742      	b.n	800a906 <_dtoa_r+0x39e>
 800aa80:	9c07      	ldr	r4, [sp, #28]
 800aa82:	9704      	str	r7, [sp, #16]
 800aa84:	e761      	b.n	800a94a <_dtoa_r+0x3e2>
 800aa86:	4b27      	ldr	r3, [pc, #156]	@ (800ab24 <_dtoa_r+0x5bc>)
 800aa88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa92:	4454      	add	r4, sl
 800aa94:	2900      	cmp	r1, #0
 800aa96:	d053      	beq.n	800ab40 <_dtoa_r+0x5d8>
 800aa98:	4928      	ldr	r1, [pc, #160]	@ (800ab3c <_dtoa_r+0x5d4>)
 800aa9a:	2000      	movs	r0, #0
 800aa9c:	f7f5 fed6 	bl	800084c <__aeabi_ddiv>
 800aaa0:	4633      	mov	r3, r6
 800aaa2:	462a      	mov	r2, r5
 800aaa4:	f7f5 fbf0 	bl	8000288 <__aeabi_dsub>
 800aaa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aaac:	4656      	mov	r6, sl
 800aaae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aab2:	f7f6 f851 	bl	8000b58 <__aeabi_d2iz>
 800aab6:	4605      	mov	r5, r0
 800aab8:	f7f5 fd34 	bl	8000524 <__aeabi_i2d>
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aac4:	f7f5 fbe0 	bl	8000288 <__aeabi_dsub>
 800aac8:	3530      	adds	r5, #48	@ 0x30
 800aaca:	4602      	mov	r2, r0
 800aacc:	460b      	mov	r3, r1
 800aace:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aad2:	f806 5b01 	strb.w	r5, [r6], #1
 800aad6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aada:	f7f5 ffff 	bl	8000adc <__aeabi_dcmplt>
 800aade:	2800      	cmp	r0, #0
 800aae0:	d171      	bne.n	800abc6 <_dtoa_r+0x65e>
 800aae2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aae6:	4911      	ldr	r1, [pc, #68]	@ (800ab2c <_dtoa_r+0x5c4>)
 800aae8:	2000      	movs	r0, #0
 800aaea:	f7f5 fbcd 	bl	8000288 <__aeabi_dsub>
 800aaee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aaf2:	f7f5 fff3 	bl	8000adc <__aeabi_dcmplt>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	f040 8095 	bne.w	800ac26 <_dtoa_r+0x6be>
 800aafc:	42a6      	cmp	r6, r4
 800aafe:	f43f af50 	beq.w	800a9a2 <_dtoa_r+0x43a>
 800ab02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ab06:	4b0a      	ldr	r3, [pc, #40]	@ (800ab30 <_dtoa_r+0x5c8>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f7f5 fd75 	bl	80005f8 <__aeabi_dmul>
 800ab0e:	4b08      	ldr	r3, [pc, #32]	@ (800ab30 <_dtoa_r+0x5c8>)
 800ab10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ab14:	2200      	movs	r2, #0
 800ab16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab1a:	f7f5 fd6d 	bl	80005f8 <__aeabi_dmul>
 800ab1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab22:	e7c4      	b.n	800aaae <_dtoa_r+0x546>
 800ab24:	08021f30 	.word	0x08021f30
 800ab28:	08021f08 	.word	0x08021f08
 800ab2c:	3ff00000 	.word	0x3ff00000
 800ab30:	40240000 	.word	0x40240000
 800ab34:	401c0000 	.word	0x401c0000
 800ab38:	40140000 	.word	0x40140000
 800ab3c:	3fe00000 	.word	0x3fe00000
 800ab40:	4631      	mov	r1, r6
 800ab42:	4628      	mov	r0, r5
 800ab44:	f7f5 fd58 	bl	80005f8 <__aeabi_dmul>
 800ab48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ab4c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ab4e:	4656      	mov	r6, sl
 800ab50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab54:	f7f6 f800 	bl	8000b58 <__aeabi_d2iz>
 800ab58:	4605      	mov	r5, r0
 800ab5a:	f7f5 fce3 	bl	8000524 <__aeabi_i2d>
 800ab5e:	4602      	mov	r2, r0
 800ab60:	460b      	mov	r3, r1
 800ab62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab66:	f7f5 fb8f 	bl	8000288 <__aeabi_dsub>
 800ab6a:	3530      	adds	r5, #48	@ 0x30
 800ab6c:	f806 5b01 	strb.w	r5, [r6], #1
 800ab70:	4602      	mov	r2, r0
 800ab72:	460b      	mov	r3, r1
 800ab74:	42a6      	cmp	r6, r4
 800ab76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab7a:	f04f 0200 	mov.w	r2, #0
 800ab7e:	d124      	bne.n	800abca <_dtoa_r+0x662>
 800ab80:	4bac      	ldr	r3, [pc, #688]	@ (800ae34 <_dtoa_r+0x8cc>)
 800ab82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ab86:	f7f5 fb81 	bl	800028c <__adddf3>
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab92:	f7f5 ffc1 	bl	8000b18 <__aeabi_dcmpgt>
 800ab96:	2800      	cmp	r0, #0
 800ab98:	d145      	bne.n	800ac26 <_dtoa_r+0x6be>
 800ab9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ab9e:	49a5      	ldr	r1, [pc, #660]	@ (800ae34 <_dtoa_r+0x8cc>)
 800aba0:	2000      	movs	r0, #0
 800aba2:	f7f5 fb71 	bl	8000288 <__aeabi_dsub>
 800aba6:	4602      	mov	r2, r0
 800aba8:	460b      	mov	r3, r1
 800abaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abae:	f7f5 ff95 	bl	8000adc <__aeabi_dcmplt>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	f43f aef5 	beq.w	800a9a2 <_dtoa_r+0x43a>
 800abb8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800abba:	1e73      	subs	r3, r6, #1
 800abbc:	9315      	str	r3, [sp, #84]	@ 0x54
 800abbe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800abc2:	2b30      	cmp	r3, #48	@ 0x30
 800abc4:	d0f8      	beq.n	800abb8 <_dtoa_r+0x650>
 800abc6:	9f04      	ldr	r7, [sp, #16]
 800abc8:	e73e      	b.n	800aa48 <_dtoa_r+0x4e0>
 800abca:	4b9b      	ldr	r3, [pc, #620]	@ (800ae38 <_dtoa_r+0x8d0>)
 800abcc:	f7f5 fd14 	bl	80005f8 <__aeabi_dmul>
 800abd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abd4:	e7bc      	b.n	800ab50 <_dtoa_r+0x5e8>
 800abd6:	d10c      	bne.n	800abf2 <_dtoa_r+0x68a>
 800abd8:	4b98      	ldr	r3, [pc, #608]	@ (800ae3c <_dtoa_r+0x8d4>)
 800abda:	2200      	movs	r2, #0
 800abdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abe0:	f7f5 fd0a 	bl	80005f8 <__aeabi_dmul>
 800abe4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abe8:	f7f5 ff8c 	bl	8000b04 <__aeabi_dcmpge>
 800abec:	2800      	cmp	r0, #0
 800abee:	f000 8157 	beq.w	800aea0 <_dtoa_r+0x938>
 800abf2:	2400      	movs	r4, #0
 800abf4:	4625      	mov	r5, r4
 800abf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abf8:	43db      	mvns	r3, r3
 800abfa:	9304      	str	r3, [sp, #16]
 800abfc:	4656      	mov	r6, sl
 800abfe:	2700      	movs	r7, #0
 800ac00:	4621      	mov	r1, r4
 800ac02:	4658      	mov	r0, fp
 800ac04:	f000 fd58 	bl	800b6b8 <_Bfree>
 800ac08:	2d00      	cmp	r5, #0
 800ac0a:	d0dc      	beq.n	800abc6 <_dtoa_r+0x65e>
 800ac0c:	b12f      	cbz	r7, 800ac1a <_dtoa_r+0x6b2>
 800ac0e:	42af      	cmp	r7, r5
 800ac10:	d003      	beq.n	800ac1a <_dtoa_r+0x6b2>
 800ac12:	4639      	mov	r1, r7
 800ac14:	4658      	mov	r0, fp
 800ac16:	f000 fd4f 	bl	800b6b8 <_Bfree>
 800ac1a:	4629      	mov	r1, r5
 800ac1c:	4658      	mov	r0, fp
 800ac1e:	f000 fd4b 	bl	800b6b8 <_Bfree>
 800ac22:	e7d0      	b.n	800abc6 <_dtoa_r+0x65e>
 800ac24:	9704      	str	r7, [sp, #16]
 800ac26:	4633      	mov	r3, r6
 800ac28:	461e      	mov	r6, r3
 800ac2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac2e:	2a39      	cmp	r2, #57	@ 0x39
 800ac30:	d107      	bne.n	800ac42 <_dtoa_r+0x6da>
 800ac32:	459a      	cmp	sl, r3
 800ac34:	d1f8      	bne.n	800ac28 <_dtoa_r+0x6c0>
 800ac36:	9a04      	ldr	r2, [sp, #16]
 800ac38:	3201      	adds	r2, #1
 800ac3a:	9204      	str	r2, [sp, #16]
 800ac3c:	2230      	movs	r2, #48	@ 0x30
 800ac3e:	f88a 2000 	strb.w	r2, [sl]
 800ac42:	781a      	ldrb	r2, [r3, #0]
 800ac44:	3201      	adds	r2, #1
 800ac46:	701a      	strb	r2, [r3, #0]
 800ac48:	e7bd      	b.n	800abc6 <_dtoa_r+0x65e>
 800ac4a:	4b7b      	ldr	r3, [pc, #492]	@ (800ae38 <_dtoa_r+0x8d0>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f7f5 fcd3 	bl	80005f8 <__aeabi_dmul>
 800ac52:	2200      	movs	r2, #0
 800ac54:	2300      	movs	r3, #0
 800ac56:	4604      	mov	r4, r0
 800ac58:	460d      	mov	r5, r1
 800ac5a:	f7f5 ff35 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	f43f aebb 	beq.w	800a9da <_dtoa_r+0x472>
 800ac64:	e6f0      	b.n	800aa48 <_dtoa_r+0x4e0>
 800ac66:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	f000 80db 	beq.w	800ae24 <_dtoa_r+0x8bc>
 800ac6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac70:	2a01      	cmp	r2, #1
 800ac72:	f300 80bf 	bgt.w	800adf4 <_dtoa_r+0x88c>
 800ac76:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ac78:	2a00      	cmp	r2, #0
 800ac7a:	f000 80b7 	beq.w	800adec <_dtoa_r+0x884>
 800ac7e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ac82:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ac84:	4646      	mov	r6, r8
 800ac86:	9a08      	ldr	r2, [sp, #32]
 800ac88:	2101      	movs	r1, #1
 800ac8a:	441a      	add	r2, r3
 800ac8c:	4658      	mov	r0, fp
 800ac8e:	4498      	add	r8, r3
 800ac90:	9208      	str	r2, [sp, #32]
 800ac92:	f000 fdc5 	bl	800b820 <__i2b>
 800ac96:	4605      	mov	r5, r0
 800ac98:	b15e      	cbz	r6, 800acb2 <_dtoa_r+0x74a>
 800ac9a:	9b08      	ldr	r3, [sp, #32]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	dd08      	ble.n	800acb2 <_dtoa_r+0x74a>
 800aca0:	42b3      	cmp	r3, r6
 800aca2:	9a08      	ldr	r2, [sp, #32]
 800aca4:	bfa8      	it	ge
 800aca6:	4633      	movge	r3, r6
 800aca8:	eba8 0803 	sub.w	r8, r8, r3
 800acac:	1af6      	subs	r6, r6, r3
 800acae:	1ad3      	subs	r3, r2, r3
 800acb0:	9308      	str	r3, [sp, #32]
 800acb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acb4:	b1f3      	cbz	r3, 800acf4 <_dtoa_r+0x78c>
 800acb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acb8:	2b00      	cmp	r3, #0
 800acba:	f000 80b7 	beq.w	800ae2c <_dtoa_r+0x8c4>
 800acbe:	b18c      	cbz	r4, 800ace4 <_dtoa_r+0x77c>
 800acc0:	4629      	mov	r1, r5
 800acc2:	4622      	mov	r2, r4
 800acc4:	4658      	mov	r0, fp
 800acc6:	f000 fe6b 	bl	800b9a0 <__pow5mult>
 800acca:	464a      	mov	r2, r9
 800accc:	4601      	mov	r1, r0
 800acce:	4605      	mov	r5, r0
 800acd0:	4658      	mov	r0, fp
 800acd2:	f000 fdbb 	bl	800b84c <__multiply>
 800acd6:	4649      	mov	r1, r9
 800acd8:	9004      	str	r0, [sp, #16]
 800acda:	4658      	mov	r0, fp
 800acdc:	f000 fcec 	bl	800b6b8 <_Bfree>
 800ace0:	9b04      	ldr	r3, [sp, #16]
 800ace2:	4699      	mov	r9, r3
 800ace4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ace6:	1b1a      	subs	r2, r3, r4
 800ace8:	d004      	beq.n	800acf4 <_dtoa_r+0x78c>
 800acea:	4649      	mov	r1, r9
 800acec:	4658      	mov	r0, fp
 800acee:	f000 fe57 	bl	800b9a0 <__pow5mult>
 800acf2:	4681      	mov	r9, r0
 800acf4:	2101      	movs	r1, #1
 800acf6:	4658      	mov	r0, fp
 800acf8:	f000 fd92 	bl	800b820 <__i2b>
 800acfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acfe:	4604      	mov	r4, r0
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	f000 81cf 	beq.w	800b0a4 <_dtoa_r+0xb3c>
 800ad06:	461a      	mov	r2, r3
 800ad08:	4601      	mov	r1, r0
 800ad0a:	4658      	mov	r0, fp
 800ad0c:	f000 fe48 	bl	800b9a0 <__pow5mult>
 800ad10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	4604      	mov	r4, r0
 800ad16:	f300 8095 	bgt.w	800ae44 <_dtoa_r+0x8dc>
 800ad1a:	9b02      	ldr	r3, [sp, #8]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	f040 8087 	bne.w	800ae30 <_dtoa_r+0x8c8>
 800ad22:	9b03      	ldr	r3, [sp, #12]
 800ad24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	f040 8089 	bne.w	800ae40 <_dtoa_r+0x8d8>
 800ad2e:	9b03      	ldr	r3, [sp, #12]
 800ad30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad34:	0d1b      	lsrs	r3, r3, #20
 800ad36:	051b      	lsls	r3, r3, #20
 800ad38:	b12b      	cbz	r3, 800ad46 <_dtoa_r+0x7de>
 800ad3a:	9b08      	ldr	r3, [sp, #32]
 800ad3c:	3301      	adds	r3, #1
 800ad3e:	9308      	str	r3, [sp, #32]
 800ad40:	f108 0801 	add.w	r8, r8, #1
 800ad44:	2301      	movs	r3, #1
 800ad46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	f000 81b0 	beq.w	800b0b0 <_dtoa_r+0xb48>
 800ad50:	6923      	ldr	r3, [r4, #16]
 800ad52:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad56:	6918      	ldr	r0, [r3, #16]
 800ad58:	f000 fd16 	bl	800b788 <__hi0bits>
 800ad5c:	f1c0 0020 	rsb	r0, r0, #32
 800ad60:	9b08      	ldr	r3, [sp, #32]
 800ad62:	4418      	add	r0, r3
 800ad64:	f010 001f 	ands.w	r0, r0, #31
 800ad68:	d077      	beq.n	800ae5a <_dtoa_r+0x8f2>
 800ad6a:	f1c0 0320 	rsb	r3, r0, #32
 800ad6e:	2b04      	cmp	r3, #4
 800ad70:	dd6b      	ble.n	800ae4a <_dtoa_r+0x8e2>
 800ad72:	9b08      	ldr	r3, [sp, #32]
 800ad74:	f1c0 001c 	rsb	r0, r0, #28
 800ad78:	4403      	add	r3, r0
 800ad7a:	4480      	add	r8, r0
 800ad7c:	4406      	add	r6, r0
 800ad7e:	9308      	str	r3, [sp, #32]
 800ad80:	f1b8 0f00 	cmp.w	r8, #0
 800ad84:	dd05      	ble.n	800ad92 <_dtoa_r+0x82a>
 800ad86:	4649      	mov	r1, r9
 800ad88:	4642      	mov	r2, r8
 800ad8a:	4658      	mov	r0, fp
 800ad8c:	f000 fe62 	bl	800ba54 <__lshift>
 800ad90:	4681      	mov	r9, r0
 800ad92:	9b08      	ldr	r3, [sp, #32]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	dd05      	ble.n	800ada4 <_dtoa_r+0x83c>
 800ad98:	4621      	mov	r1, r4
 800ad9a:	461a      	mov	r2, r3
 800ad9c:	4658      	mov	r0, fp
 800ad9e:	f000 fe59 	bl	800ba54 <__lshift>
 800ada2:	4604      	mov	r4, r0
 800ada4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d059      	beq.n	800ae5e <_dtoa_r+0x8f6>
 800adaa:	4621      	mov	r1, r4
 800adac:	4648      	mov	r0, r9
 800adae:	f000 febd 	bl	800bb2c <__mcmp>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	da53      	bge.n	800ae5e <_dtoa_r+0x8f6>
 800adb6:	1e7b      	subs	r3, r7, #1
 800adb8:	9304      	str	r3, [sp, #16]
 800adba:	4649      	mov	r1, r9
 800adbc:	2300      	movs	r3, #0
 800adbe:	220a      	movs	r2, #10
 800adc0:	4658      	mov	r0, fp
 800adc2:	f000 fc9b 	bl	800b6fc <__multadd>
 800adc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adc8:	4681      	mov	r9, r0
 800adca:	2b00      	cmp	r3, #0
 800adcc:	f000 8172 	beq.w	800b0b4 <_dtoa_r+0xb4c>
 800add0:	2300      	movs	r3, #0
 800add2:	4629      	mov	r1, r5
 800add4:	220a      	movs	r2, #10
 800add6:	4658      	mov	r0, fp
 800add8:	f000 fc90 	bl	800b6fc <__multadd>
 800addc:	9b00      	ldr	r3, [sp, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	4605      	mov	r5, r0
 800ade2:	dc67      	bgt.n	800aeb4 <_dtoa_r+0x94c>
 800ade4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ade6:	2b02      	cmp	r3, #2
 800ade8:	dc41      	bgt.n	800ae6e <_dtoa_r+0x906>
 800adea:	e063      	b.n	800aeb4 <_dtoa_r+0x94c>
 800adec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800adee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800adf2:	e746      	b.n	800ac82 <_dtoa_r+0x71a>
 800adf4:	9b07      	ldr	r3, [sp, #28]
 800adf6:	1e5c      	subs	r4, r3, #1
 800adf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adfa:	42a3      	cmp	r3, r4
 800adfc:	bfbf      	itttt	lt
 800adfe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ae00:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ae02:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ae04:	1ae3      	sublt	r3, r4, r3
 800ae06:	bfb4      	ite	lt
 800ae08:	18d2      	addlt	r2, r2, r3
 800ae0a:	1b1c      	subge	r4, r3, r4
 800ae0c:	9b07      	ldr	r3, [sp, #28]
 800ae0e:	bfbc      	itt	lt
 800ae10:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ae12:	2400      	movlt	r4, #0
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	bfb5      	itete	lt
 800ae18:	eba8 0603 	sublt.w	r6, r8, r3
 800ae1c:	9b07      	ldrge	r3, [sp, #28]
 800ae1e:	2300      	movlt	r3, #0
 800ae20:	4646      	movge	r6, r8
 800ae22:	e730      	b.n	800ac86 <_dtoa_r+0x71e>
 800ae24:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ae26:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ae28:	4646      	mov	r6, r8
 800ae2a:	e735      	b.n	800ac98 <_dtoa_r+0x730>
 800ae2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae2e:	e75c      	b.n	800acea <_dtoa_r+0x782>
 800ae30:	2300      	movs	r3, #0
 800ae32:	e788      	b.n	800ad46 <_dtoa_r+0x7de>
 800ae34:	3fe00000 	.word	0x3fe00000
 800ae38:	40240000 	.word	0x40240000
 800ae3c:	40140000 	.word	0x40140000
 800ae40:	9b02      	ldr	r3, [sp, #8]
 800ae42:	e780      	b.n	800ad46 <_dtoa_r+0x7de>
 800ae44:	2300      	movs	r3, #0
 800ae46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae48:	e782      	b.n	800ad50 <_dtoa_r+0x7e8>
 800ae4a:	d099      	beq.n	800ad80 <_dtoa_r+0x818>
 800ae4c:	9a08      	ldr	r2, [sp, #32]
 800ae4e:	331c      	adds	r3, #28
 800ae50:	441a      	add	r2, r3
 800ae52:	4498      	add	r8, r3
 800ae54:	441e      	add	r6, r3
 800ae56:	9208      	str	r2, [sp, #32]
 800ae58:	e792      	b.n	800ad80 <_dtoa_r+0x818>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	e7f6      	b.n	800ae4c <_dtoa_r+0x8e4>
 800ae5e:	9b07      	ldr	r3, [sp, #28]
 800ae60:	9704      	str	r7, [sp, #16]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	dc20      	bgt.n	800aea8 <_dtoa_r+0x940>
 800ae66:	9300      	str	r3, [sp, #0]
 800ae68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae6a:	2b02      	cmp	r3, #2
 800ae6c:	dd1e      	ble.n	800aeac <_dtoa_r+0x944>
 800ae6e:	9b00      	ldr	r3, [sp, #0]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f47f aec0 	bne.w	800abf6 <_dtoa_r+0x68e>
 800ae76:	4621      	mov	r1, r4
 800ae78:	2205      	movs	r2, #5
 800ae7a:	4658      	mov	r0, fp
 800ae7c:	f000 fc3e 	bl	800b6fc <__multadd>
 800ae80:	4601      	mov	r1, r0
 800ae82:	4604      	mov	r4, r0
 800ae84:	4648      	mov	r0, r9
 800ae86:	f000 fe51 	bl	800bb2c <__mcmp>
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	f77f aeb3 	ble.w	800abf6 <_dtoa_r+0x68e>
 800ae90:	4656      	mov	r6, sl
 800ae92:	2331      	movs	r3, #49	@ 0x31
 800ae94:	f806 3b01 	strb.w	r3, [r6], #1
 800ae98:	9b04      	ldr	r3, [sp, #16]
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	9304      	str	r3, [sp, #16]
 800ae9e:	e6ae      	b.n	800abfe <_dtoa_r+0x696>
 800aea0:	9c07      	ldr	r4, [sp, #28]
 800aea2:	9704      	str	r7, [sp, #16]
 800aea4:	4625      	mov	r5, r4
 800aea6:	e7f3      	b.n	800ae90 <_dtoa_r+0x928>
 800aea8:	9b07      	ldr	r3, [sp, #28]
 800aeaa:	9300      	str	r3, [sp, #0]
 800aeac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f000 8104 	beq.w	800b0bc <_dtoa_r+0xb54>
 800aeb4:	2e00      	cmp	r6, #0
 800aeb6:	dd05      	ble.n	800aec4 <_dtoa_r+0x95c>
 800aeb8:	4629      	mov	r1, r5
 800aeba:	4632      	mov	r2, r6
 800aebc:	4658      	mov	r0, fp
 800aebe:	f000 fdc9 	bl	800ba54 <__lshift>
 800aec2:	4605      	mov	r5, r0
 800aec4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d05a      	beq.n	800af80 <_dtoa_r+0xa18>
 800aeca:	6869      	ldr	r1, [r5, #4]
 800aecc:	4658      	mov	r0, fp
 800aece:	f000 fbb3 	bl	800b638 <_Balloc>
 800aed2:	4606      	mov	r6, r0
 800aed4:	b928      	cbnz	r0, 800aee2 <_dtoa_r+0x97a>
 800aed6:	4b84      	ldr	r3, [pc, #528]	@ (800b0e8 <_dtoa_r+0xb80>)
 800aed8:	4602      	mov	r2, r0
 800aeda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aede:	f7ff bb5a 	b.w	800a596 <_dtoa_r+0x2e>
 800aee2:	692a      	ldr	r2, [r5, #16]
 800aee4:	3202      	adds	r2, #2
 800aee6:	0092      	lsls	r2, r2, #2
 800aee8:	f105 010c 	add.w	r1, r5, #12
 800aeec:	300c      	adds	r0, #12
 800aeee:	f7ff faa4 	bl	800a43a <memcpy>
 800aef2:	2201      	movs	r2, #1
 800aef4:	4631      	mov	r1, r6
 800aef6:	4658      	mov	r0, fp
 800aef8:	f000 fdac 	bl	800ba54 <__lshift>
 800aefc:	f10a 0301 	add.w	r3, sl, #1
 800af00:	9307      	str	r3, [sp, #28]
 800af02:	9b00      	ldr	r3, [sp, #0]
 800af04:	4453      	add	r3, sl
 800af06:	930b      	str	r3, [sp, #44]	@ 0x2c
 800af08:	9b02      	ldr	r3, [sp, #8]
 800af0a:	f003 0301 	and.w	r3, r3, #1
 800af0e:	462f      	mov	r7, r5
 800af10:	930a      	str	r3, [sp, #40]	@ 0x28
 800af12:	4605      	mov	r5, r0
 800af14:	9b07      	ldr	r3, [sp, #28]
 800af16:	4621      	mov	r1, r4
 800af18:	3b01      	subs	r3, #1
 800af1a:	4648      	mov	r0, r9
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	f7ff fa9a 	bl	800a456 <quorem>
 800af22:	4639      	mov	r1, r7
 800af24:	9002      	str	r0, [sp, #8]
 800af26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800af2a:	4648      	mov	r0, r9
 800af2c:	f000 fdfe 	bl	800bb2c <__mcmp>
 800af30:	462a      	mov	r2, r5
 800af32:	9008      	str	r0, [sp, #32]
 800af34:	4621      	mov	r1, r4
 800af36:	4658      	mov	r0, fp
 800af38:	f000 fe14 	bl	800bb64 <__mdiff>
 800af3c:	68c2      	ldr	r2, [r0, #12]
 800af3e:	4606      	mov	r6, r0
 800af40:	bb02      	cbnz	r2, 800af84 <_dtoa_r+0xa1c>
 800af42:	4601      	mov	r1, r0
 800af44:	4648      	mov	r0, r9
 800af46:	f000 fdf1 	bl	800bb2c <__mcmp>
 800af4a:	4602      	mov	r2, r0
 800af4c:	4631      	mov	r1, r6
 800af4e:	4658      	mov	r0, fp
 800af50:	920e      	str	r2, [sp, #56]	@ 0x38
 800af52:	f000 fbb1 	bl	800b6b8 <_Bfree>
 800af56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af5a:	9e07      	ldr	r6, [sp, #28]
 800af5c:	ea43 0102 	orr.w	r1, r3, r2
 800af60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af62:	4319      	orrs	r1, r3
 800af64:	d110      	bne.n	800af88 <_dtoa_r+0xa20>
 800af66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800af6a:	d029      	beq.n	800afc0 <_dtoa_r+0xa58>
 800af6c:	9b08      	ldr	r3, [sp, #32]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	dd02      	ble.n	800af78 <_dtoa_r+0xa10>
 800af72:	9b02      	ldr	r3, [sp, #8]
 800af74:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800af78:	9b00      	ldr	r3, [sp, #0]
 800af7a:	f883 8000 	strb.w	r8, [r3]
 800af7e:	e63f      	b.n	800ac00 <_dtoa_r+0x698>
 800af80:	4628      	mov	r0, r5
 800af82:	e7bb      	b.n	800aefc <_dtoa_r+0x994>
 800af84:	2201      	movs	r2, #1
 800af86:	e7e1      	b.n	800af4c <_dtoa_r+0x9e4>
 800af88:	9b08      	ldr	r3, [sp, #32]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	db04      	blt.n	800af98 <_dtoa_r+0xa30>
 800af8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af90:	430b      	orrs	r3, r1
 800af92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af94:	430b      	orrs	r3, r1
 800af96:	d120      	bne.n	800afda <_dtoa_r+0xa72>
 800af98:	2a00      	cmp	r2, #0
 800af9a:	dded      	ble.n	800af78 <_dtoa_r+0xa10>
 800af9c:	4649      	mov	r1, r9
 800af9e:	2201      	movs	r2, #1
 800afa0:	4658      	mov	r0, fp
 800afa2:	f000 fd57 	bl	800ba54 <__lshift>
 800afa6:	4621      	mov	r1, r4
 800afa8:	4681      	mov	r9, r0
 800afaa:	f000 fdbf 	bl	800bb2c <__mcmp>
 800afae:	2800      	cmp	r0, #0
 800afb0:	dc03      	bgt.n	800afba <_dtoa_r+0xa52>
 800afb2:	d1e1      	bne.n	800af78 <_dtoa_r+0xa10>
 800afb4:	f018 0f01 	tst.w	r8, #1
 800afb8:	d0de      	beq.n	800af78 <_dtoa_r+0xa10>
 800afba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800afbe:	d1d8      	bne.n	800af72 <_dtoa_r+0xa0a>
 800afc0:	9a00      	ldr	r2, [sp, #0]
 800afc2:	2339      	movs	r3, #57	@ 0x39
 800afc4:	7013      	strb	r3, [r2, #0]
 800afc6:	4633      	mov	r3, r6
 800afc8:	461e      	mov	r6, r3
 800afca:	3b01      	subs	r3, #1
 800afcc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800afd0:	2a39      	cmp	r2, #57	@ 0x39
 800afd2:	d052      	beq.n	800b07a <_dtoa_r+0xb12>
 800afd4:	3201      	adds	r2, #1
 800afd6:	701a      	strb	r2, [r3, #0]
 800afd8:	e612      	b.n	800ac00 <_dtoa_r+0x698>
 800afda:	2a00      	cmp	r2, #0
 800afdc:	dd07      	ble.n	800afee <_dtoa_r+0xa86>
 800afde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800afe2:	d0ed      	beq.n	800afc0 <_dtoa_r+0xa58>
 800afe4:	9a00      	ldr	r2, [sp, #0]
 800afe6:	f108 0301 	add.w	r3, r8, #1
 800afea:	7013      	strb	r3, [r2, #0]
 800afec:	e608      	b.n	800ac00 <_dtoa_r+0x698>
 800afee:	9b07      	ldr	r3, [sp, #28]
 800aff0:	9a07      	ldr	r2, [sp, #28]
 800aff2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800aff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aff8:	4293      	cmp	r3, r2
 800affa:	d028      	beq.n	800b04e <_dtoa_r+0xae6>
 800affc:	4649      	mov	r1, r9
 800affe:	2300      	movs	r3, #0
 800b000:	220a      	movs	r2, #10
 800b002:	4658      	mov	r0, fp
 800b004:	f000 fb7a 	bl	800b6fc <__multadd>
 800b008:	42af      	cmp	r7, r5
 800b00a:	4681      	mov	r9, r0
 800b00c:	f04f 0300 	mov.w	r3, #0
 800b010:	f04f 020a 	mov.w	r2, #10
 800b014:	4639      	mov	r1, r7
 800b016:	4658      	mov	r0, fp
 800b018:	d107      	bne.n	800b02a <_dtoa_r+0xac2>
 800b01a:	f000 fb6f 	bl	800b6fc <__multadd>
 800b01e:	4607      	mov	r7, r0
 800b020:	4605      	mov	r5, r0
 800b022:	9b07      	ldr	r3, [sp, #28]
 800b024:	3301      	adds	r3, #1
 800b026:	9307      	str	r3, [sp, #28]
 800b028:	e774      	b.n	800af14 <_dtoa_r+0x9ac>
 800b02a:	f000 fb67 	bl	800b6fc <__multadd>
 800b02e:	4629      	mov	r1, r5
 800b030:	4607      	mov	r7, r0
 800b032:	2300      	movs	r3, #0
 800b034:	220a      	movs	r2, #10
 800b036:	4658      	mov	r0, fp
 800b038:	f000 fb60 	bl	800b6fc <__multadd>
 800b03c:	4605      	mov	r5, r0
 800b03e:	e7f0      	b.n	800b022 <_dtoa_r+0xaba>
 800b040:	9b00      	ldr	r3, [sp, #0]
 800b042:	2b00      	cmp	r3, #0
 800b044:	bfcc      	ite	gt
 800b046:	461e      	movgt	r6, r3
 800b048:	2601      	movle	r6, #1
 800b04a:	4456      	add	r6, sl
 800b04c:	2700      	movs	r7, #0
 800b04e:	4649      	mov	r1, r9
 800b050:	2201      	movs	r2, #1
 800b052:	4658      	mov	r0, fp
 800b054:	f000 fcfe 	bl	800ba54 <__lshift>
 800b058:	4621      	mov	r1, r4
 800b05a:	4681      	mov	r9, r0
 800b05c:	f000 fd66 	bl	800bb2c <__mcmp>
 800b060:	2800      	cmp	r0, #0
 800b062:	dcb0      	bgt.n	800afc6 <_dtoa_r+0xa5e>
 800b064:	d102      	bne.n	800b06c <_dtoa_r+0xb04>
 800b066:	f018 0f01 	tst.w	r8, #1
 800b06a:	d1ac      	bne.n	800afc6 <_dtoa_r+0xa5e>
 800b06c:	4633      	mov	r3, r6
 800b06e:	461e      	mov	r6, r3
 800b070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b074:	2a30      	cmp	r2, #48	@ 0x30
 800b076:	d0fa      	beq.n	800b06e <_dtoa_r+0xb06>
 800b078:	e5c2      	b.n	800ac00 <_dtoa_r+0x698>
 800b07a:	459a      	cmp	sl, r3
 800b07c:	d1a4      	bne.n	800afc8 <_dtoa_r+0xa60>
 800b07e:	9b04      	ldr	r3, [sp, #16]
 800b080:	3301      	adds	r3, #1
 800b082:	9304      	str	r3, [sp, #16]
 800b084:	2331      	movs	r3, #49	@ 0x31
 800b086:	f88a 3000 	strb.w	r3, [sl]
 800b08a:	e5b9      	b.n	800ac00 <_dtoa_r+0x698>
 800b08c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b08e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b0ec <_dtoa_r+0xb84>
 800b092:	b11b      	cbz	r3, 800b09c <_dtoa_r+0xb34>
 800b094:	f10a 0308 	add.w	r3, sl, #8
 800b098:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b09a:	6013      	str	r3, [r2, #0]
 800b09c:	4650      	mov	r0, sl
 800b09e:	b019      	add	sp, #100	@ 0x64
 800b0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	f77f ae37 	ble.w	800ad1a <_dtoa_r+0x7b2>
 800b0ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0b0:	2001      	movs	r0, #1
 800b0b2:	e655      	b.n	800ad60 <_dtoa_r+0x7f8>
 800b0b4:	9b00      	ldr	r3, [sp, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	f77f aed6 	ble.w	800ae68 <_dtoa_r+0x900>
 800b0bc:	4656      	mov	r6, sl
 800b0be:	4621      	mov	r1, r4
 800b0c0:	4648      	mov	r0, r9
 800b0c2:	f7ff f9c8 	bl	800a456 <quorem>
 800b0c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b0ca:	f806 8b01 	strb.w	r8, [r6], #1
 800b0ce:	9b00      	ldr	r3, [sp, #0]
 800b0d0:	eba6 020a 	sub.w	r2, r6, sl
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	ddb3      	ble.n	800b040 <_dtoa_r+0xad8>
 800b0d8:	4649      	mov	r1, r9
 800b0da:	2300      	movs	r3, #0
 800b0dc:	220a      	movs	r2, #10
 800b0de:	4658      	mov	r0, fp
 800b0e0:	f000 fb0c 	bl	800b6fc <__multadd>
 800b0e4:	4681      	mov	r9, r0
 800b0e6:	e7ea      	b.n	800b0be <_dtoa_r+0xb56>
 800b0e8:	08021e80 	.word	0x08021e80
 800b0ec:	08021e04 	.word	0x08021e04

0800b0f0 <__sfputc_r>:
 800b0f0:	6893      	ldr	r3, [r2, #8]
 800b0f2:	3b01      	subs	r3, #1
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	b410      	push	{r4}
 800b0f8:	6093      	str	r3, [r2, #8]
 800b0fa:	da08      	bge.n	800b10e <__sfputc_r+0x1e>
 800b0fc:	6994      	ldr	r4, [r2, #24]
 800b0fe:	42a3      	cmp	r3, r4
 800b100:	db01      	blt.n	800b106 <__sfputc_r+0x16>
 800b102:	290a      	cmp	r1, #10
 800b104:	d103      	bne.n	800b10e <__sfputc_r+0x1e>
 800b106:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b10a:	f000 be5a 	b.w	800bdc2 <__swbuf_r>
 800b10e:	6813      	ldr	r3, [r2, #0]
 800b110:	1c58      	adds	r0, r3, #1
 800b112:	6010      	str	r0, [r2, #0]
 800b114:	7019      	strb	r1, [r3, #0]
 800b116:	4608      	mov	r0, r1
 800b118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b11c:	4770      	bx	lr

0800b11e <__sfputs_r>:
 800b11e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b120:	4606      	mov	r6, r0
 800b122:	460f      	mov	r7, r1
 800b124:	4614      	mov	r4, r2
 800b126:	18d5      	adds	r5, r2, r3
 800b128:	42ac      	cmp	r4, r5
 800b12a:	d101      	bne.n	800b130 <__sfputs_r+0x12>
 800b12c:	2000      	movs	r0, #0
 800b12e:	e007      	b.n	800b140 <__sfputs_r+0x22>
 800b130:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b134:	463a      	mov	r2, r7
 800b136:	4630      	mov	r0, r6
 800b138:	f7ff ffda 	bl	800b0f0 <__sfputc_r>
 800b13c:	1c43      	adds	r3, r0, #1
 800b13e:	d1f3      	bne.n	800b128 <__sfputs_r+0xa>
 800b140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b144 <_vfiprintf_r>:
 800b144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b148:	460d      	mov	r5, r1
 800b14a:	b09d      	sub	sp, #116	@ 0x74
 800b14c:	4614      	mov	r4, r2
 800b14e:	4698      	mov	r8, r3
 800b150:	4606      	mov	r6, r0
 800b152:	b118      	cbz	r0, 800b15c <_vfiprintf_r+0x18>
 800b154:	6a03      	ldr	r3, [r0, #32]
 800b156:	b90b      	cbnz	r3, 800b15c <_vfiprintf_r+0x18>
 800b158:	f7ff f890 	bl	800a27c <__sinit>
 800b15c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b15e:	07d9      	lsls	r1, r3, #31
 800b160:	d405      	bmi.n	800b16e <_vfiprintf_r+0x2a>
 800b162:	89ab      	ldrh	r3, [r5, #12]
 800b164:	059a      	lsls	r2, r3, #22
 800b166:	d402      	bmi.n	800b16e <_vfiprintf_r+0x2a>
 800b168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b16a:	f7ff f964 	bl	800a436 <__retarget_lock_acquire_recursive>
 800b16e:	89ab      	ldrh	r3, [r5, #12]
 800b170:	071b      	lsls	r3, r3, #28
 800b172:	d501      	bpl.n	800b178 <_vfiprintf_r+0x34>
 800b174:	692b      	ldr	r3, [r5, #16]
 800b176:	b99b      	cbnz	r3, 800b1a0 <_vfiprintf_r+0x5c>
 800b178:	4629      	mov	r1, r5
 800b17a:	4630      	mov	r0, r6
 800b17c:	f000 fe60 	bl	800be40 <__swsetup_r>
 800b180:	b170      	cbz	r0, 800b1a0 <_vfiprintf_r+0x5c>
 800b182:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b184:	07dc      	lsls	r4, r3, #31
 800b186:	d504      	bpl.n	800b192 <_vfiprintf_r+0x4e>
 800b188:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b18c:	b01d      	add	sp, #116	@ 0x74
 800b18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b192:	89ab      	ldrh	r3, [r5, #12]
 800b194:	0598      	lsls	r0, r3, #22
 800b196:	d4f7      	bmi.n	800b188 <_vfiprintf_r+0x44>
 800b198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b19a:	f7ff f94d 	bl	800a438 <__retarget_lock_release_recursive>
 800b19e:	e7f3      	b.n	800b188 <_vfiprintf_r+0x44>
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1a4:	2320      	movs	r3, #32
 800b1a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1ae:	2330      	movs	r3, #48	@ 0x30
 800b1b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b360 <_vfiprintf_r+0x21c>
 800b1b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b1b8:	f04f 0901 	mov.w	r9, #1
 800b1bc:	4623      	mov	r3, r4
 800b1be:	469a      	mov	sl, r3
 800b1c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1c4:	b10a      	cbz	r2, 800b1ca <_vfiprintf_r+0x86>
 800b1c6:	2a25      	cmp	r2, #37	@ 0x25
 800b1c8:	d1f9      	bne.n	800b1be <_vfiprintf_r+0x7a>
 800b1ca:	ebba 0b04 	subs.w	fp, sl, r4
 800b1ce:	d00b      	beq.n	800b1e8 <_vfiprintf_r+0xa4>
 800b1d0:	465b      	mov	r3, fp
 800b1d2:	4622      	mov	r2, r4
 800b1d4:	4629      	mov	r1, r5
 800b1d6:	4630      	mov	r0, r6
 800b1d8:	f7ff ffa1 	bl	800b11e <__sfputs_r>
 800b1dc:	3001      	adds	r0, #1
 800b1de:	f000 80a7 	beq.w	800b330 <_vfiprintf_r+0x1ec>
 800b1e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1e4:	445a      	add	r2, fp
 800b1e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1e8:	f89a 3000 	ldrb.w	r3, [sl]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 809f 	beq.w	800b330 <_vfiprintf_r+0x1ec>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1fc:	f10a 0a01 	add.w	sl, sl, #1
 800b200:	9304      	str	r3, [sp, #16]
 800b202:	9307      	str	r3, [sp, #28]
 800b204:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b208:	931a      	str	r3, [sp, #104]	@ 0x68
 800b20a:	4654      	mov	r4, sl
 800b20c:	2205      	movs	r2, #5
 800b20e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b212:	4853      	ldr	r0, [pc, #332]	@ (800b360 <_vfiprintf_r+0x21c>)
 800b214:	f7f4 ffdc 	bl	80001d0 <memchr>
 800b218:	9a04      	ldr	r2, [sp, #16]
 800b21a:	b9d8      	cbnz	r0, 800b254 <_vfiprintf_r+0x110>
 800b21c:	06d1      	lsls	r1, r2, #27
 800b21e:	bf44      	itt	mi
 800b220:	2320      	movmi	r3, #32
 800b222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b226:	0713      	lsls	r3, r2, #28
 800b228:	bf44      	itt	mi
 800b22a:	232b      	movmi	r3, #43	@ 0x2b
 800b22c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b230:	f89a 3000 	ldrb.w	r3, [sl]
 800b234:	2b2a      	cmp	r3, #42	@ 0x2a
 800b236:	d015      	beq.n	800b264 <_vfiprintf_r+0x120>
 800b238:	9a07      	ldr	r2, [sp, #28]
 800b23a:	4654      	mov	r4, sl
 800b23c:	2000      	movs	r0, #0
 800b23e:	f04f 0c0a 	mov.w	ip, #10
 800b242:	4621      	mov	r1, r4
 800b244:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b248:	3b30      	subs	r3, #48	@ 0x30
 800b24a:	2b09      	cmp	r3, #9
 800b24c:	d94b      	bls.n	800b2e6 <_vfiprintf_r+0x1a2>
 800b24e:	b1b0      	cbz	r0, 800b27e <_vfiprintf_r+0x13a>
 800b250:	9207      	str	r2, [sp, #28]
 800b252:	e014      	b.n	800b27e <_vfiprintf_r+0x13a>
 800b254:	eba0 0308 	sub.w	r3, r0, r8
 800b258:	fa09 f303 	lsl.w	r3, r9, r3
 800b25c:	4313      	orrs	r3, r2
 800b25e:	9304      	str	r3, [sp, #16]
 800b260:	46a2      	mov	sl, r4
 800b262:	e7d2      	b.n	800b20a <_vfiprintf_r+0xc6>
 800b264:	9b03      	ldr	r3, [sp, #12]
 800b266:	1d19      	adds	r1, r3, #4
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	9103      	str	r1, [sp, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	bfbb      	ittet	lt
 800b270:	425b      	neglt	r3, r3
 800b272:	f042 0202 	orrlt.w	r2, r2, #2
 800b276:	9307      	strge	r3, [sp, #28]
 800b278:	9307      	strlt	r3, [sp, #28]
 800b27a:	bfb8      	it	lt
 800b27c:	9204      	strlt	r2, [sp, #16]
 800b27e:	7823      	ldrb	r3, [r4, #0]
 800b280:	2b2e      	cmp	r3, #46	@ 0x2e
 800b282:	d10a      	bne.n	800b29a <_vfiprintf_r+0x156>
 800b284:	7863      	ldrb	r3, [r4, #1]
 800b286:	2b2a      	cmp	r3, #42	@ 0x2a
 800b288:	d132      	bne.n	800b2f0 <_vfiprintf_r+0x1ac>
 800b28a:	9b03      	ldr	r3, [sp, #12]
 800b28c:	1d1a      	adds	r2, r3, #4
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	9203      	str	r2, [sp, #12]
 800b292:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b296:	3402      	adds	r4, #2
 800b298:	9305      	str	r3, [sp, #20]
 800b29a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b370 <_vfiprintf_r+0x22c>
 800b29e:	7821      	ldrb	r1, [r4, #0]
 800b2a0:	2203      	movs	r2, #3
 800b2a2:	4650      	mov	r0, sl
 800b2a4:	f7f4 ff94 	bl	80001d0 <memchr>
 800b2a8:	b138      	cbz	r0, 800b2ba <_vfiprintf_r+0x176>
 800b2aa:	9b04      	ldr	r3, [sp, #16]
 800b2ac:	eba0 000a 	sub.w	r0, r0, sl
 800b2b0:	2240      	movs	r2, #64	@ 0x40
 800b2b2:	4082      	lsls	r2, r0
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	3401      	adds	r4, #1
 800b2b8:	9304      	str	r3, [sp, #16]
 800b2ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2be:	4829      	ldr	r0, [pc, #164]	@ (800b364 <_vfiprintf_r+0x220>)
 800b2c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2c4:	2206      	movs	r2, #6
 800b2c6:	f7f4 ff83 	bl	80001d0 <memchr>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	d03f      	beq.n	800b34e <_vfiprintf_r+0x20a>
 800b2ce:	4b26      	ldr	r3, [pc, #152]	@ (800b368 <_vfiprintf_r+0x224>)
 800b2d0:	bb1b      	cbnz	r3, 800b31a <_vfiprintf_r+0x1d6>
 800b2d2:	9b03      	ldr	r3, [sp, #12]
 800b2d4:	3307      	adds	r3, #7
 800b2d6:	f023 0307 	bic.w	r3, r3, #7
 800b2da:	3308      	adds	r3, #8
 800b2dc:	9303      	str	r3, [sp, #12]
 800b2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2e0:	443b      	add	r3, r7
 800b2e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2e4:	e76a      	b.n	800b1bc <_vfiprintf_r+0x78>
 800b2e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	2001      	movs	r0, #1
 800b2ee:	e7a8      	b.n	800b242 <_vfiprintf_r+0xfe>
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	3401      	adds	r4, #1
 800b2f4:	9305      	str	r3, [sp, #20]
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	f04f 0c0a 	mov.w	ip, #10
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b302:	3a30      	subs	r2, #48	@ 0x30
 800b304:	2a09      	cmp	r2, #9
 800b306:	d903      	bls.n	800b310 <_vfiprintf_r+0x1cc>
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d0c6      	beq.n	800b29a <_vfiprintf_r+0x156>
 800b30c:	9105      	str	r1, [sp, #20]
 800b30e:	e7c4      	b.n	800b29a <_vfiprintf_r+0x156>
 800b310:	fb0c 2101 	mla	r1, ip, r1, r2
 800b314:	4604      	mov	r4, r0
 800b316:	2301      	movs	r3, #1
 800b318:	e7f0      	b.n	800b2fc <_vfiprintf_r+0x1b8>
 800b31a:	ab03      	add	r3, sp, #12
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	462a      	mov	r2, r5
 800b320:	4b12      	ldr	r3, [pc, #72]	@ (800b36c <_vfiprintf_r+0x228>)
 800b322:	a904      	add	r1, sp, #16
 800b324:	4630      	mov	r0, r6
 800b326:	f7fe fb65 	bl	80099f4 <_printf_float>
 800b32a:	4607      	mov	r7, r0
 800b32c:	1c78      	adds	r0, r7, #1
 800b32e:	d1d6      	bne.n	800b2de <_vfiprintf_r+0x19a>
 800b330:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b332:	07d9      	lsls	r1, r3, #31
 800b334:	d405      	bmi.n	800b342 <_vfiprintf_r+0x1fe>
 800b336:	89ab      	ldrh	r3, [r5, #12]
 800b338:	059a      	lsls	r2, r3, #22
 800b33a:	d402      	bmi.n	800b342 <_vfiprintf_r+0x1fe>
 800b33c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b33e:	f7ff f87b 	bl	800a438 <__retarget_lock_release_recursive>
 800b342:	89ab      	ldrh	r3, [r5, #12]
 800b344:	065b      	lsls	r3, r3, #25
 800b346:	f53f af1f 	bmi.w	800b188 <_vfiprintf_r+0x44>
 800b34a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b34c:	e71e      	b.n	800b18c <_vfiprintf_r+0x48>
 800b34e:	ab03      	add	r3, sp, #12
 800b350:	9300      	str	r3, [sp, #0]
 800b352:	462a      	mov	r2, r5
 800b354:	4b05      	ldr	r3, [pc, #20]	@ (800b36c <_vfiprintf_r+0x228>)
 800b356:	a904      	add	r1, sp, #16
 800b358:	4630      	mov	r0, r6
 800b35a:	f7fe fde3 	bl	8009f24 <_printf_i>
 800b35e:	e7e4      	b.n	800b32a <_vfiprintf_r+0x1e6>
 800b360:	08021e91 	.word	0x08021e91
 800b364:	08021e9b 	.word	0x08021e9b
 800b368:	080099f5 	.word	0x080099f5
 800b36c:	0800b11f 	.word	0x0800b11f
 800b370:	08021e97 	.word	0x08021e97

0800b374 <malloc>:
 800b374:	4b02      	ldr	r3, [pc, #8]	@ (800b380 <malloc+0xc>)
 800b376:	4601      	mov	r1, r0
 800b378:	6818      	ldr	r0, [r3, #0]
 800b37a:	f000 b825 	b.w	800b3c8 <_malloc_r>
 800b37e:	bf00      	nop
 800b380:	2000001c 	.word	0x2000001c

0800b384 <sbrk_aligned>:
 800b384:	b570      	push	{r4, r5, r6, lr}
 800b386:	4e0f      	ldr	r6, [pc, #60]	@ (800b3c4 <sbrk_aligned+0x40>)
 800b388:	460c      	mov	r4, r1
 800b38a:	6831      	ldr	r1, [r6, #0]
 800b38c:	4605      	mov	r5, r0
 800b38e:	b911      	cbnz	r1, 800b396 <sbrk_aligned+0x12>
 800b390:	f000 fe64 	bl	800c05c <_sbrk_r>
 800b394:	6030      	str	r0, [r6, #0]
 800b396:	4621      	mov	r1, r4
 800b398:	4628      	mov	r0, r5
 800b39a:	f000 fe5f 	bl	800c05c <_sbrk_r>
 800b39e:	1c43      	adds	r3, r0, #1
 800b3a0:	d103      	bne.n	800b3aa <sbrk_aligned+0x26>
 800b3a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	bd70      	pop	{r4, r5, r6, pc}
 800b3aa:	1cc4      	adds	r4, r0, #3
 800b3ac:	f024 0403 	bic.w	r4, r4, #3
 800b3b0:	42a0      	cmp	r0, r4
 800b3b2:	d0f8      	beq.n	800b3a6 <sbrk_aligned+0x22>
 800b3b4:	1a21      	subs	r1, r4, r0
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	f000 fe50 	bl	800c05c <_sbrk_r>
 800b3bc:	3001      	adds	r0, #1
 800b3be:	d1f2      	bne.n	800b3a6 <sbrk_aligned+0x22>
 800b3c0:	e7ef      	b.n	800b3a2 <sbrk_aligned+0x1e>
 800b3c2:	bf00      	nop
 800b3c4:	200015f0 	.word	0x200015f0

0800b3c8 <_malloc_r>:
 800b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3cc:	1ccd      	adds	r5, r1, #3
 800b3ce:	f025 0503 	bic.w	r5, r5, #3
 800b3d2:	3508      	adds	r5, #8
 800b3d4:	2d0c      	cmp	r5, #12
 800b3d6:	bf38      	it	cc
 800b3d8:	250c      	movcc	r5, #12
 800b3da:	2d00      	cmp	r5, #0
 800b3dc:	4606      	mov	r6, r0
 800b3de:	db01      	blt.n	800b3e4 <_malloc_r+0x1c>
 800b3e0:	42a9      	cmp	r1, r5
 800b3e2:	d904      	bls.n	800b3ee <_malloc_r+0x26>
 800b3e4:	230c      	movs	r3, #12
 800b3e6:	6033      	str	r3, [r6, #0]
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b4c4 <_malloc_r+0xfc>
 800b3f2:	f000 f915 	bl	800b620 <__malloc_lock>
 800b3f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b3fa:	461c      	mov	r4, r3
 800b3fc:	bb44      	cbnz	r4, 800b450 <_malloc_r+0x88>
 800b3fe:	4629      	mov	r1, r5
 800b400:	4630      	mov	r0, r6
 800b402:	f7ff ffbf 	bl	800b384 <sbrk_aligned>
 800b406:	1c43      	adds	r3, r0, #1
 800b408:	4604      	mov	r4, r0
 800b40a:	d158      	bne.n	800b4be <_malloc_r+0xf6>
 800b40c:	f8d8 4000 	ldr.w	r4, [r8]
 800b410:	4627      	mov	r7, r4
 800b412:	2f00      	cmp	r7, #0
 800b414:	d143      	bne.n	800b49e <_malloc_r+0xd6>
 800b416:	2c00      	cmp	r4, #0
 800b418:	d04b      	beq.n	800b4b2 <_malloc_r+0xea>
 800b41a:	6823      	ldr	r3, [r4, #0]
 800b41c:	4639      	mov	r1, r7
 800b41e:	4630      	mov	r0, r6
 800b420:	eb04 0903 	add.w	r9, r4, r3
 800b424:	f000 fe1a 	bl	800c05c <_sbrk_r>
 800b428:	4581      	cmp	r9, r0
 800b42a:	d142      	bne.n	800b4b2 <_malloc_r+0xea>
 800b42c:	6821      	ldr	r1, [r4, #0]
 800b42e:	1a6d      	subs	r5, r5, r1
 800b430:	4629      	mov	r1, r5
 800b432:	4630      	mov	r0, r6
 800b434:	f7ff ffa6 	bl	800b384 <sbrk_aligned>
 800b438:	3001      	adds	r0, #1
 800b43a:	d03a      	beq.n	800b4b2 <_malloc_r+0xea>
 800b43c:	6823      	ldr	r3, [r4, #0]
 800b43e:	442b      	add	r3, r5
 800b440:	6023      	str	r3, [r4, #0]
 800b442:	f8d8 3000 	ldr.w	r3, [r8]
 800b446:	685a      	ldr	r2, [r3, #4]
 800b448:	bb62      	cbnz	r2, 800b4a4 <_malloc_r+0xdc>
 800b44a:	f8c8 7000 	str.w	r7, [r8]
 800b44e:	e00f      	b.n	800b470 <_malloc_r+0xa8>
 800b450:	6822      	ldr	r2, [r4, #0]
 800b452:	1b52      	subs	r2, r2, r5
 800b454:	d420      	bmi.n	800b498 <_malloc_r+0xd0>
 800b456:	2a0b      	cmp	r2, #11
 800b458:	d917      	bls.n	800b48a <_malloc_r+0xc2>
 800b45a:	1961      	adds	r1, r4, r5
 800b45c:	42a3      	cmp	r3, r4
 800b45e:	6025      	str	r5, [r4, #0]
 800b460:	bf18      	it	ne
 800b462:	6059      	strne	r1, [r3, #4]
 800b464:	6863      	ldr	r3, [r4, #4]
 800b466:	bf08      	it	eq
 800b468:	f8c8 1000 	streq.w	r1, [r8]
 800b46c:	5162      	str	r2, [r4, r5]
 800b46e:	604b      	str	r3, [r1, #4]
 800b470:	4630      	mov	r0, r6
 800b472:	f000 f8db 	bl	800b62c <__malloc_unlock>
 800b476:	f104 000b 	add.w	r0, r4, #11
 800b47a:	1d23      	adds	r3, r4, #4
 800b47c:	f020 0007 	bic.w	r0, r0, #7
 800b480:	1ac2      	subs	r2, r0, r3
 800b482:	bf1c      	itt	ne
 800b484:	1a1b      	subne	r3, r3, r0
 800b486:	50a3      	strne	r3, [r4, r2]
 800b488:	e7af      	b.n	800b3ea <_malloc_r+0x22>
 800b48a:	6862      	ldr	r2, [r4, #4]
 800b48c:	42a3      	cmp	r3, r4
 800b48e:	bf0c      	ite	eq
 800b490:	f8c8 2000 	streq.w	r2, [r8]
 800b494:	605a      	strne	r2, [r3, #4]
 800b496:	e7eb      	b.n	800b470 <_malloc_r+0xa8>
 800b498:	4623      	mov	r3, r4
 800b49a:	6864      	ldr	r4, [r4, #4]
 800b49c:	e7ae      	b.n	800b3fc <_malloc_r+0x34>
 800b49e:	463c      	mov	r4, r7
 800b4a0:	687f      	ldr	r7, [r7, #4]
 800b4a2:	e7b6      	b.n	800b412 <_malloc_r+0x4a>
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	42a3      	cmp	r3, r4
 800b4aa:	d1fb      	bne.n	800b4a4 <_malloc_r+0xdc>
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	6053      	str	r3, [r2, #4]
 800b4b0:	e7de      	b.n	800b470 <_malloc_r+0xa8>
 800b4b2:	230c      	movs	r3, #12
 800b4b4:	6033      	str	r3, [r6, #0]
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f000 f8b8 	bl	800b62c <__malloc_unlock>
 800b4bc:	e794      	b.n	800b3e8 <_malloc_r+0x20>
 800b4be:	6005      	str	r5, [r0, #0]
 800b4c0:	e7d6      	b.n	800b470 <_malloc_r+0xa8>
 800b4c2:	bf00      	nop
 800b4c4:	200015f4 	.word	0x200015f4

0800b4c8 <__sflush_r>:
 800b4c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4d0:	0716      	lsls	r6, r2, #28
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	460c      	mov	r4, r1
 800b4d6:	d454      	bmi.n	800b582 <__sflush_r+0xba>
 800b4d8:	684b      	ldr	r3, [r1, #4]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	dc02      	bgt.n	800b4e4 <__sflush_r+0x1c>
 800b4de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	dd48      	ble.n	800b576 <__sflush_r+0xae>
 800b4e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4e6:	2e00      	cmp	r6, #0
 800b4e8:	d045      	beq.n	800b576 <__sflush_r+0xae>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b4f0:	682f      	ldr	r7, [r5, #0]
 800b4f2:	6a21      	ldr	r1, [r4, #32]
 800b4f4:	602b      	str	r3, [r5, #0]
 800b4f6:	d030      	beq.n	800b55a <__sflush_r+0x92>
 800b4f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b4fa:	89a3      	ldrh	r3, [r4, #12]
 800b4fc:	0759      	lsls	r1, r3, #29
 800b4fe:	d505      	bpl.n	800b50c <__sflush_r+0x44>
 800b500:	6863      	ldr	r3, [r4, #4]
 800b502:	1ad2      	subs	r2, r2, r3
 800b504:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b506:	b10b      	cbz	r3, 800b50c <__sflush_r+0x44>
 800b508:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b50a:	1ad2      	subs	r2, r2, r3
 800b50c:	2300      	movs	r3, #0
 800b50e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b510:	6a21      	ldr	r1, [r4, #32]
 800b512:	4628      	mov	r0, r5
 800b514:	47b0      	blx	r6
 800b516:	1c43      	adds	r3, r0, #1
 800b518:	89a3      	ldrh	r3, [r4, #12]
 800b51a:	d106      	bne.n	800b52a <__sflush_r+0x62>
 800b51c:	6829      	ldr	r1, [r5, #0]
 800b51e:	291d      	cmp	r1, #29
 800b520:	d82b      	bhi.n	800b57a <__sflush_r+0xb2>
 800b522:	4a2a      	ldr	r2, [pc, #168]	@ (800b5cc <__sflush_r+0x104>)
 800b524:	410a      	asrs	r2, r1
 800b526:	07d6      	lsls	r6, r2, #31
 800b528:	d427      	bmi.n	800b57a <__sflush_r+0xb2>
 800b52a:	2200      	movs	r2, #0
 800b52c:	6062      	str	r2, [r4, #4]
 800b52e:	04d9      	lsls	r1, r3, #19
 800b530:	6922      	ldr	r2, [r4, #16]
 800b532:	6022      	str	r2, [r4, #0]
 800b534:	d504      	bpl.n	800b540 <__sflush_r+0x78>
 800b536:	1c42      	adds	r2, r0, #1
 800b538:	d101      	bne.n	800b53e <__sflush_r+0x76>
 800b53a:	682b      	ldr	r3, [r5, #0]
 800b53c:	b903      	cbnz	r3, 800b540 <__sflush_r+0x78>
 800b53e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b542:	602f      	str	r7, [r5, #0]
 800b544:	b1b9      	cbz	r1, 800b576 <__sflush_r+0xae>
 800b546:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b54a:	4299      	cmp	r1, r3
 800b54c:	d002      	beq.n	800b554 <__sflush_r+0x8c>
 800b54e:	4628      	mov	r0, r5
 800b550:	f000 fdd8 	bl	800c104 <_free_r>
 800b554:	2300      	movs	r3, #0
 800b556:	6363      	str	r3, [r4, #52]	@ 0x34
 800b558:	e00d      	b.n	800b576 <__sflush_r+0xae>
 800b55a:	2301      	movs	r3, #1
 800b55c:	4628      	mov	r0, r5
 800b55e:	47b0      	blx	r6
 800b560:	4602      	mov	r2, r0
 800b562:	1c50      	adds	r0, r2, #1
 800b564:	d1c9      	bne.n	800b4fa <__sflush_r+0x32>
 800b566:	682b      	ldr	r3, [r5, #0]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d0c6      	beq.n	800b4fa <__sflush_r+0x32>
 800b56c:	2b1d      	cmp	r3, #29
 800b56e:	d001      	beq.n	800b574 <__sflush_r+0xac>
 800b570:	2b16      	cmp	r3, #22
 800b572:	d11e      	bne.n	800b5b2 <__sflush_r+0xea>
 800b574:	602f      	str	r7, [r5, #0]
 800b576:	2000      	movs	r0, #0
 800b578:	e022      	b.n	800b5c0 <__sflush_r+0xf8>
 800b57a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b57e:	b21b      	sxth	r3, r3
 800b580:	e01b      	b.n	800b5ba <__sflush_r+0xf2>
 800b582:	690f      	ldr	r7, [r1, #16]
 800b584:	2f00      	cmp	r7, #0
 800b586:	d0f6      	beq.n	800b576 <__sflush_r+0xae>
 800b588:	0793      	lsls	r3, r2, #30
 800b58a:	680e      	ldr	r6, [r1, #0]
 800b58c:	bf08      	it	eq
 800b58e:	694b      	ldreq	r3, [r1, #20]
 800b590:	600f      	str	r7, [r1, #0]
 800b592:	bf18      	it	ne
 800b594:	2300      	movne	r3, #0
 800b596:	eba6 0807 	sub.w	r8, r6, r7
 800b59a:	608b      	str	r3, [r1, #8]
 800b59c:	f1b8 0f00 	cmp.w	r8, #0
 800b5a0:	dde9      	ble.n	800b576 <__sflush_r+0xae>
 800b5a2:	6a21      	ldr	r1, [r4, #32]
 800b5a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b5a6:	4643      	mov	r3, r8
 800b5a8:	463a      	mov	r2, r7
 800b5aa:	4628      	mov	r0, r5
 800b5ac:	47b0      	blx	r6
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	dc08      	bgt.n	800b5c4 <__sflush_r+0xfc>
 800b5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ba:	81a3      	strh	r3, [r4, #12]
 800b5bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c4:	4407      	add	r7, r0
 800b5c6:	eba8 0800 	sub.w	r8, r8, r0
 800b5ca:	e7e7      	b.n	800b59c <__sflush_r+0xd4>
 800b5cc:	dfbffffe 	.word	0xdfbffffe

0800b5d0 <_fflush_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	690b      	ldr	r3, [r1, #16]
 800b5d4:	4605      	mov	r5, r0
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	b913      	cbnz	r3, 800b5e0 <_fflush_r+0x10>
 800b5da:	2500      	movs	r5, #0
 800b5dc:	4628      	mov	r0, r5
 800b5de:	bd38      	pop	{r3, r4, r5, pc}
 800b5e0:	b118      	cbz	r0, 800b5ea <_fflush_r+0x1a>
 800b5e2:	6a03      	ldr	r3, [r0, #32]
 800b5e4:	b90b      	cbnz	r3, 800b5ea <_fflush_r+0x1a>
 800b5e6:	f7fe fe49 	bl	800a27c <__sinit>
 800b5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d0f3      	beq.n	800b5da <_fflush_r+0xa>
 800b5f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b5f4:	07d0      	lsls	r0, r2, #31
 800b5f6:	d404      	bmi.n	800b602 <_fflush_r+0x32>
 800b5f8:	0599      	lsls	r1, r3, #22
 800b5fa:	d402      	bmi.n	800b602 <_fflush_r+0x32>
 800b5fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5fe:	f7fe ff1a 	bl	800a436 <__retarget_lock_acquire_recursive>
 800b602:	4628      	mov	r0, r5
 800b604:	4621      	mov	r1, r4
 800b606:	f7ff ff5f 	bl	800b4c8 <__sflush_r>
 800b60a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b60c:	07da      	lsls	r2, r3, #31
 800b60e:	4605      	mov	r5, r0
 800b610:	d4e4      	bmi.n	800b5dc <_fflush_r+0xc>
 800b612:	89a3      	ldrh	r3, [r4, #12]
 800b614:	059b      	lsls	r3, r3, #22
 800b616:	d4e1      	bmi.n	800b5dc <_fflush_r+0xc>
 800b618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b61a:	f7fe ff0d 	bl	800a438 <__retarget_lock_release_recursive>
 800b61e:	e7dd      	b.n	800b5dc <_fflush_r+0xc>

0800b620 <__malloc_lock>:
 800b620:	4801      	ldr	r0, [pc, #4]	@ (800b628 <__malloc_lock+0x8>)
 800b622:	f7fe bf08 	b.w	800a436 <__retarget_lock_acquire_recursive>
 800b626:	bf00      	nop
 800b628:	200015ec 	.word	0x200015ec

0800b62c <__malloc_unlock>:
 800b62c:	4801      	ldr	r0, [pc, #4]	@ (800b634 <__malloc_unlock+0x8>)
 800b62e:	f7fe bf03 	b.w	800a438 <__retarget_lock_release_recursive>
 800b632:	bf00      	nop
 800b634:	200015ec 	.word	0x200015ec

0800b638 <_Balloc>:
 800b638:	b570      	push	{r4, r5, r6, lr}
 800b63a:	69c6      	ldr	r6, [r0, #28]
 800b63c:	4604      	mov	r4, r0
 800b63e:	460d      	mov	r5, r1
 800b640:	b976      	cbnz	r6, 800b660 <_Balloc+0x28>
 800b642:	2010      	movs	r0, #16
 800b644:	f7ff fe96 	bl	800b374 <malloc>
 800b648:	4602      	mov	r2, r0
 800b64a:	61e0      	str	r0, [r4, #28]
 800b64c:	b920      	cbnz	r0, 800b658 <_Balloc+0x20>
 800b64e:	4b18      	ldr	r3, [pc, #96]	@ (800b6b0 <_Balloc+0x78>)
 800b650:	4818      	ldr	r0, [pc, #96]	@ (800b6b4 <_Balloc+0x7c>)
 800b652:	216b      	movs	r1, #107	@ 0x6b
 800b654:	f000 fd24 	bl	800c0a0 <__assert_func>
 800b658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b65c:	6006      	str	r6, [r0, #0]
 800b65e:	60c6      	str	r6, [r0, #12]
 800b660:	69e6      	ldr	r6, [r4, #28]
 800b662:	68f3      	ldr	r3, [r6, #12]
 800b664:	b183      	cbz	r3, 800b688 <_Balloc+0x50>
 800b666:	69e3      	ldr	r3, [r4, #28]
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b66e:	b9b8      	cbnz	r0, 800b6a0 <_Balloc+0x68>
 800b670:	2101      	movs	r1, #1
 800b672:	fa01 f605 	lsl.w	r6, r1, r5
 800b676:	1d72      	adds	r2, r6, #5
 800b678:	0092      	lsls	r2, r2, #2
 800b67a:	4620      	mov	r0, r4
 800b67c:	f000 fd2e 	bl	800c0dc <_calloc_r>
 800b680:	b160      	cbz	r0, 800b69c <_Balloc+0x64>
 800b682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b686:	e00e      	b.n	800b6a6 <_Balloc+0x6e>
 800b688:	2221      	movs	r2, #33	@ 0x21
 800b68a:	2104      	movs	r1, #4
 800b68c:	4620      	mov	r0, r4
 800b68e:	f000 fd25 	bl	800c0dc <_calloc_r>
 800b692:	69e3      	ldr	r3, [r4, #28]
 800b694:	60f0      	str	r0, [r6, #12]
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d1e4      	bne.n	800b666 <_Balloc+0x2e>
 800b69c:	2000      	movs	r0, #0
 800b69e:	bd70      	pop	{r4, r5, r6, pc}
 800b6a0:	6802      	ldr	r2, [r0, #0]
 800b6a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6ac:	e7f7      	b.n	800b69e <_Balloc+0x66>
 800b6ae:	bf00      	nop
 800b6b0:	08021e11 	.word	0x08021e11
 800b6b4:	08021ea2 	.word	0x08021ea2

0800b6b8 <_Bfree>:
 800b6b8:	b570      	push	{r4, r5, r6, lr}
 800b6ba:	69c6      	ldr	r6, [r0, #28]
 800b6bc:	4605      	mov	r5, r0
 800b6be:	460c      	mov	r4, r1
 800b6c0:	b976      	cbnz	r6, 800b6e0 <_Bfree+0x28>
 800b6c2:	2010      	movs	r0, #16
 800b6c4:	f7ff fe56 	bl	800b374 <malloc>
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	61e8      	str	r0, [r5, #28]
 800b6cc:	b920      	cbnz	r0, 800b6d8 <_Bfree+0x20>
 800b6ce:	4b09      	ldr	r3, [pc, #36]	@ (800b6f4 <_Bfree+0x3c>)
 800b6d0:	4809      	ldr	r0, [pc, #36]	@ (800b6f8 <_Bfree+0x40>)
 800b6d2:	218f      	movs	r1, #143	@ 0x8f
 800b6d4:	f000 fce4 	bl	800c0a0 <__assert_func>
 800b6d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6dc:	6006      	str	r6, [r0, #0]
 800b6de:	60c6      	str	r6, [r0, #12]
 800b6e0:	b13c      	cbz	r4, 800b6f2 <_Bfree+0x3a>
 800b6e2:	69eb      	ldr	r3, [r5, #28]
 800b6e4:	6862      	ldr	r2, [r4, #4]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6ec:	6021      	str	r1, [r4, #0]
 800b6ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b6f2:	bd70      	pop	{r4, r5, r6, pc}
 800b6f4:	08021e11 	.word	0x08021e11
 800b6f8:	08021ea2 	.word	0x08021ea2

0800b6fc <__multadd>:
 800b6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b700:	690d      	ldr	r5, [r1, #16]
 800b702:	4607      	mov	r7, r0
 800b704:	460c      	mov	r4, r1
 800b706:	461e      	mov	r6, r3
 800b708:	f101 0c14 	add.w	ip, r1, #20
 800b70c:	2000      	movs	r0, #0
 800b70e:	f8dc 3000 	ldr.w	r3, [ip]
 800b712:	b299      	uxth	r1, r3
 800b714:	fb02 6101 	mla	r1, r2, r1, r6
 800b718:	0c1e      	lsrs	r6, r3, #16
 800b71a:	0c0b      	lsrs	r3, r1, #16
 800b71c:	fb02 3306 	mla	r3, r2, r6, r3
 800b720:	b289      	uxth	r1, r1
 800b722:	3001      	adds	r0, #1
 800b724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b728:	4285      	cmp	r5, r0
 800b72a:	f84c 1b04 	str.w	r1, [ip], #4
 800b72e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b732:	dcec      	bgt.n	800b70e <__multadd+0x12>
 800b734:	b30e      	cbz	r6, 800b77a <__multadd+0x7e>
 800b736:	68a3      	ldr	r3, [r4, #8]
 800b738:	42ab      	cmp	r3, r5
 800b73a:	dc19      	bgt.n	800b770 <__multadd+0x74>
 800b73c:	6861      	ldr	r1, [r4, #4]
 800b73e:	4638      	mov	r0, r7
 800b740:	3101      	adds	r1, #1
 800b742:	f7ff ff79 	bl	800b638 <_Balloc>
 800b746:	4680      	mov	r8, r0
 800b748:	b928      	cbnz	r0, 800b756 <__multadd+0x5a>
 800b74a:	4602      	mov	r2, r0
 800b74c:	4b0c      	ldr	r3, [pc, #48]	@ (800b780 <__multadd+0x84>)
 800b74e:	480d      	ldr	r0, [pc, #52]	@ (800b784 <__multadd+0x88>)
 800b750:	21ba      	movs	r1, #186	@ 0xba
 800b752:	f000 fca5 	bl	800c0a0 <__assert_func>
 800b756:	6922      	ldr	r2, [r4, #16]
 800b758:	3202      	adds	r2, #2
 800b75a:	f104 010c 	add.w	r1, r4, #12
 800b75e:	0092      	lsls	r2, r2, #2
 800b760:	300c      	adds	r0, #12
 800b762:	f7fe fe6a 	bl	800a43a <memcpy>
 800b766:	4621      	mov	r1, r4
 800b768:	4638      	mov	r0, r7
 800b76a:	f7ff ffa5 	bl	800b6b8 <_Bfree>
 800b76e:	4644      	mov	r4, r8
 800b770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b774:	3501      	adds	r5, #1
 800b776:	615e      	str	r6, [r3, #20]
 800b778:	6125      	str	r5, [r4, #16]
 800b77a:	4620      	mov	r0, r4
 800b77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b780:	08021e80 	.word	0x08021e80
 800b784:	08021ea2 	.word	0x08021ea2

0800b788 <__hi0bits>:
 800b788:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b78c:	4603      	mov	r3, r0
 800b78e:	bf36      	itet	cc
 800b790:	0403      	lslcc	r3, r0, #16
 800b792:	2000      	movcs	r0, #0
 800b794:	2010      	movcc	r0, #16
 800b796:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b79a:	bf3c      	itt	cc
 800b79c:	021b      	lslcc	r3, r3, #8
 800b79e:	3008      	addcc	r0, #8
 800b7a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7a4:	bf3c      	itt	cc
 800b7a6:	011b      	lslcc	r3, r3, #4
 800b7a8:	3004      	addcc	r0, #4
 800b7aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7ae:	bf3c      	itt	cc
 800b7b0:	009b      	lslcc	r3, r3, #2
 800b7b2:	3002      	addcc	r0, #2
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	db05      	blt.n	800b7c4 <__hi0bits+0x3c>
 800b7b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b7bc:	f100 0001 	add.w	r0, r0, #1
 800b7c0:	bf08      	it	eq
 800b7c2:	2020      	moveq	r0, #32
 800b7c4:	4770      	bx	lr

0800b7c6 <__lo0bits>:
 800b7c6:	6803      	ldr	r3, [r0, #0]
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	f013 0007 	ands.w	r0, r3, #7
 800b7ce:	d00b      	beq.n	800b7e8 <__lo0bits+0x22>
 800b7d0:	07d9      	lsls	r1, r3, #31
 800b7d2:	d421      	bmi.n	800b818 <__lo0bits+0x52>
 800b7d4:	0798      	lsls	r0, r3, #30
 800b7d6:	bf49      	itett	mi
 800b7d8:	085b      	lsrmi	r3, r3, #1
 800b7da:	089b      	lsrpl	r3, r3, #2
 800b7dc:	2001      	movmi	r0, #1
 800b7de:	6013      	strmi	r3, [r2, #0]
 800b7e0:	bf5c      	itt	pl
 800b7e2:	6013      	strpl	r3, [r2, #0]
 800b7e4:	2002      	movpl	r0, #2
 800b7e6:	4770      	bx	lr
 800b7e8:	b299      	uxth	r1, r3
 800b7ea:	b909      	cbnz	r1, 800b7f0 <__lo0bits+0x2a>
 800b7ec:	0c1b      	lsrs	r3, r3, #16
 800b7ee:	2010      	movs	r0, #16
 800b7f0:	b2d9      	uxtb	r1, r3
 800b7f2:	b909      	cbnz	r1, 800b7f8 <__lo0bits+0x32>
 800b7f4:	3008      	adds	r0, #8
 800b7f6:	0a1b      	lsrs	r3, r3, #8
 800b7f8:	0719      	lsls	r1, r3, #28
 800b7fa:	bf04      	itt	eq
 800b7fc:	091b      	lsreq	r3, r3, #4
 800b7fe:	3004      	addeq	r0, #4
 800b800:	0799      	lsls	r1, r3, #30
 800b802:	bf04      	itt	eq
 800b804:	089b      	lsreq	r3, r3, #2
 800b806:	3002      	addeq	r0, #2
 800b808:	07d9      	lsls	r1, r3, #31
 800b80a:	d403      	bmi.n	800b814 <__lo0bits+0x4e>
 800b80c:	085b      	lsrs	r3, r3, #1
 800b80e:	f100 0001 	add.w	r0, r0, #1
 800b812:	d003      	beq.n	800b81c <__lo0bits+0x56>
 800b814:	6013      	str	r3, [r2, #0]
 800b816:	4770      	bx	lr
 800b818:	2000      	movs	r0, #0
 800b81a:	4770      	bx	lr
 800b81c:	2020      	movs	r0, #32
 800b81e:	4770      	bx	lr

0800b820 <__i2b>:
 800b820:	b510      	push	{r4, lr}
 800b822:	460c      	mov	r4, r1
 800b824:	2101      	movs	r1, #1
 800b826:	f7ff ff07 	bl	800b638 <_Balloc>
 800b82a:	4602      	mov	r2, r0
 800b82c:	b928      	cbnz	r0, 800b83a <__i2b+0x1a>
 800b82e:	4b05      	ldr	r3, [pc, #20]	@ (800b844 <__i2b+0x24>)
 800b830:	4805      	ldr	r0, [pc, #20]	@ (800b848 <__i2b+0x28>)
 800b832:	f240 1145 	movw	r1, #325	@ 0x145
 800b836:	f000 fc33 	bl	800c0a0 <__assert_func>
 800b83a:	2301      	movs	r3, #1
 800b83c:	6144      	str	r4, [r0, #20]
 800b83e:	6103      	str	r3, [r0, #16]
 800b840:	bd10      	pop	{r4, pc}
 800b842:	bf00      	nop
 800b844:	08021e80 	.word	0x08021e80
 800b848:	08021ea2 	.word	0x08021ea2

0800b84c <__multiply>:
 800b84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b850:	4614      	mov	r4, r2
 800b852:	690a      	ldr	r2, [r1, #16]
 800b854:	6923      	ldr	r3, [r4, #16]
 800b856:	429a      	cmp	r2, r3
 800b858:	bfa8      	it	ge
 800b85a:	4623      	movge	r3, r4
 800b85c:	460f      	mov	r7, r1
 800b85e:	bfa4      	itt	ge
 800b860:	460c      	movge	r4, r1
 800b862:	461f      	movge	r7, r3
 800b864:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b868:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b86c:	68a3      	ldr	r3, [r4, #8]
 800b86e:	6861      	ldr	r1, [r4, #4]
 800b870:	eb0a 0609 	add.w	r6, sl, r9
 800b874:	42b3      	cmp	r3, r6
 800b876:	b085      	sub	sp, #20
 800b878:	bfb8      	it	lt
 800b87a:	3101      	addlt	r1, #1
 800b87c:	f7ff fedc 	bl	800b638 <_Balloc>
 800b880:	b930      	cbnz	r0, 800b890 <__multiply+0x44>
 800b882:	4602      	mov	r2, r0
 800b884:	4b44      	ldr	r3, [pc, #272]	@ (800b998 <__multiply+0x14c>)
 800b886:	4845      	ldr	r0, [pc, #276]	@ (800b99c <__multiply+0x150>)
 800b888:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b88c:	f000 fc08 	bl	800c0a0 <__assert_func>
 800b890:	f100 0514 	add.w	r5, r0, #20
 800b894:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b898:	462b      	mov	r3, r5
 800b89a:	2200      	movs	r2, #0
 800b89c:	4543      	cmp	r3, r8
 800b89e:	d321      	bcc.n	800b8e4 <__multiply+0x98>
 800b8a0:	f107 0114 	add.w	r1, r7, #20
 800b8a4:	f104 0214 	add.w	r2, r4, #20
 800b8a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b8ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b8b0:	9302      	str	r3, [sp, #8]
 800b8b2:	1b13      	subs	r3, r2, r4
 800b8b4:	3b15      	subs	r3, #21
 800b8b6:	f023 0303 	bic.w	r3, r3, #3
 800b8ba:	3304      	adds	r3, #4
 800b8bc:	f104 0715 	add.w	r7, r4, #21
 800b8c0:	42ba      	cmp	r2, r7
 800b8c2:	bf38      	it	cc
 800b8c4:	2304      	movcc	r3, #4
 800b8c6:	9301      	str	r3, [sp, #4]
 800b8c8:	9b02      	ldr	r3, [sp, #8]
 800b8ca:	9103      	str	r1, [sp, #12]
 800b8cc:	428b      	cmp	r3, r1
 800b8ce:	d80c      	bhi.n	800b8ea <__multiply+0x9e>
 800b8d0:	2e00      	cmp	r6, #0
 800b8d2:	dd03      	ble.n	800b8dc <__multiply+0x90>
 800b8d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d05b      	beq.n	800b994 <__multiply+0x148>
 800b8dc:	6106      	str	r6, [r0, #16]
 800b8de:	b005      	add	sp, #20
 800b8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e4:	f843 2b04 	str.w	r2, [r3], #4
 800b8e8:	e7d8      	b.n	800b89c <__multiply+0x50>
 800b8ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800b8ee:	f1ba 0f00 	cmp.w	sl, #0
 800b8f2:	d024      	beq.n	800b93e <__multiply+0xf2>
 800b8f4:	f104 0e14 	add.w	lr, r4, #20
 800b8f8:	46a9      	mov	r9, r5
 800b8fa:	f04f 0c00 	mov.w	ip, #0
 800b8fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b902:	f8d9 3000 	ldr.w	r3, [r9]
 800b906:	fa1f fb87 	uxth.w	fp, r7
 800b90a:	b29b      	uxth	r3, r3
 800b90c:	fb0a 330b 	mla	r3, sl, fp, r3
 800b910:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b914:	f8d9 7000 	ldr.w	r7, [r9]
 800b918:	4463      	add	r3, ip
 800b91a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b91e:	fb0a c70b 	mla	r7, sl, fp, ip
 800b922:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b926:	b29b      	uxth	r3, r3
 800b928:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b92c:	4572      	cmp	r2, lr
 800b92e:	f849 3b04 	str.w	r3, [r9], #4
 800b932:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b936:	d8e2      	bhi.n	800b8fe <__multiply+0xb2>
 800b938:	9b01      	ldr	r3, [sp, #4]
 800b93a:	f845 c003 	str.w	ip, [r5, r3]
 800b93e:	9b03      	ldr	r3, [sp, #12]
 800b940:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b944:	3104      	adds	r1, #4
 800b946:	f1b9 0f00 	cmp.w	r9, #0
 800b94a:	d021      	beq.n	800b990 <__multiply+0x144>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	f104 0c14 	add.w	ip, r4, #20
 800b952:	46ae      	mov	lr, r5
 800b954:	f04f 0a00 	mov.w	sl, #0
 800b958:	f8bc b000 	ldrh.w	fp, [ip]
 800b95c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b960:	fb09 770b 	mla	r7, r9, fp, r7
 800b964:	4457      	add	r7, sl
 800b966:	b29b      	uxth	r3, r3
 800b968:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b96c:	f84e 3b04 	str.w	r3, [lr], #4
 800b970:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b974:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b978:	f8be 3000 	ldrh.w	r3, [lr]
 800b97c:	fb09 330a 	mla	r3, r9, sl, r3
 800b980:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b984:	4562      	cmp	r2, ip
 800b986:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b98a:	d8e5      	bhi.n	800b958 <__multiply+0x10c>
 800b98c:	9f01      	ldr	r7, [sp, #4]
 800b98e:	51eb      	str	r3, [r5, r7]
 800b990:	3504      	adds	r5, #4
 800b992:	e799      	b.n	800b8c8 <__multiply+0x7c>
 800b994:	3e01      	subs	r6, #1
 800b996:	e79b      	b.n	800b8d0 <__multiply+0x84>
 800b998:	08021e80 	.word	0x08021e80
 800b99c:	08021ea2 	.word	0x08021ea2

0800b9a0 <__pow5mult>:
 800b9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9a4:	4615      	mov	r5, r2
 800b9a6:	f012 0203 	ands.w	r2, r2, #3
 800b9aa:	4607      	mov	r7, r0
 800b9ac:	460e      	mov	r6, r1
 800b9ae:	d007      	beq.n	800b9c0 <__pow5mult+0x20>
 800b9b0:	4c25      	ldr	r4, [pc, #148]	@ (800ba48 <__pow5mult+0xa8>)
 800b9b2:	3a01      	subs	r2, #1
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9ba:	f7ff fe9f 	bl	800b6fc <__multadd>
 800b9be:	4606      	mov	r6, r0
 800b9c0:	10ad      	asrs	r5, r5, #2
 800b9c2:	d03d      	beq.n	800ba40 <__pow5mult+0xa0>
 800b9c4:	69fc      	ldr	r4, [r7, #28]
 800b9c6:	b97c      	cbnz	r4, 800b9e8 <__pow5mult+0x48>
 800b9c8:	2010      	movs	r0, #16
 800b9ca:	f7ff fcd3 	bl	800b374 <malloc>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	61f8      	str	r0, [r7, #28]
 800b9d2:	b928      	cbnz	r0, 800b9e0 <__pow5mult+0x40>
 800b9d4:	4b1d      	ldr	r3, [pc, #116]	@ (800ba4c <__pow5mult+0xac>)
 800b9d6:	481e      	ldr	r0, [pc, #120]	@ (800ba50 <__pow5mult+0xb0>)
 800b9d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b9dc:	f000 fb60 	bl	800c0a0 <__assert_func>
 800b9e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9e4:	6004      	str	r4, [r0, #0]
 800b9e6:	60c4      	str	r4, [r0, #12]
 800b9e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b9ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9f0:	b94c      	cbnz	r4, 800ba06 <__pow5mult+0x66>
 800b9f2:	f240 2171 	movw	r1, #625	@ 0x271
 800b9f6:	4638      	mov	r0, r7
 800b9f8:	f7ff ff12 	bl	800b820 <__i2b>
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba02:	4604      	mov	r4, r0
 800ba04:	6003      	str	r3, [r0, #0]
 800ba06:	f04f 0900 	mov.w	r9, #0
 800ba0a:	07eb      	lsls	r3, r5, #31
 800ba0c:	d50a      	bpl.n	800ba24 <__pow5mult+0x84>
 800ba0e:	4631      	mov	r1, r6
 800ba10:	4622      	mov	r2, r4
 800ba12:	4638      	mov	r0, r7
 800ba14:	f7ff ff1a 	bl	800b84c <__multiply>
 800ba18:	4631      	mov	r1, r6
 800ba1a:	4680      	mov	r8, r0
 800ba1c:	4638      	mov	r0, r7
 800ba1e:	f7ff fe4b 	bl	800b6b8 <_Bfree>
 800ba22:	4646      	mov	r6, r8
 800ba24:	106d      	asrs	r5, r5, #1
 800ba26:	d00b      	beq.n	800ba40 <__pow5mult+0xa0>
 800ba28:	6820      	ldr	r0, [r4, #0]
 800ba2a:	b938      	cbnz	r0, 800ba3c <__pow5mult+0x9c>
 800ba2c:	4622      	mov	r2, r4
 800ba2e:	4621      	mov	r1, r4
 800ba30:	4638      	mov	r0, r7
 800ba32:	f7ff ff0b 	bl	800b84c <__multiply>
 800ba36:	6020      	str	r0, [r4, #0]
 800ba38:	f8c0 9000 	str.w	r9, [r0]
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	e7e4      	b.n	800ba0a <__pow5mult+0x6a>
 800ba40:	4630      	mov	r0, r6
 800ba42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba46:	bf00      	nop
 800ba48:	08021efc 	.word	0x08021efc
 800ba4c:	08021e11 	.word	0x08021e11
 800ba50:	08021ea2 	.word	0x08021ea2

0800ba54 <__lshift>:
 800ba54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba58:	460c      	mov	r4, r1
 800ba5a:	6849      	ldr	r1, [r1, #4]
 800ba5c:	6923      	ldr	r3, [r4, #16]
 800ba5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba62:	68a3      	ldr	r3, [r4, #8]
 800ba64:	4607      	mov	r7, r0
 800ba66:	4691      	mov	r9, r2
 800ba68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba6c:	f108 0601 	add.w	r6, r8, #1
 800ba70:	42b3      	cmp	r3, r6
 800ba72:	db0b      	blt.n	800ba8c <__lshift+0x38>
 800ba74:	4638      	mov	r0, r7
 800ba76:	f7ff fddf 	bl	800b638 <_Balloc>
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	b948      	cbnz	r0, 800ba92 <__lshift+0x3e>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	4b28      	ldr	r3, [pc, #160]	@ (800bb24 <__lshift+0xd0>)
 800ba82:	4829      	ldr	r0, [pc, #164]	@ (800bb28 <__lshift+0xd4>)
 800ba84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ba88:	f000 fb0a 	bl	800c0a0 <__assert_func>
 800ba8c:	3101      	adds	r1, #1
 800ba8e:	005b      	lsls	r3, r3, #1
 800ba90:	e7ee      	b.n	800ba70 <__lshift+0x1c>
 800ba92:	2300      	movs	r3, #0
 800ba94:	f100 0114 	add.w	r1, r0, #20
 800ba98:	f100 0210 	add.w	r2, r0, #16
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	4553      	cmp	r3, sl
 800baa0:	db33      	blt.n	800bb0a <__lshift+0xb6>
 800baa2:	6920      	ldr	r0, [r4, #16]
 800baa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800baa8:	f104 0314 	add.w	r3, r4, #20
 800baac:	f019 091f 	ands.w	r9, r9, #31
 800bab0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bab4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bab8:	d02b      	beq.n	800bb12 <__lshift+0xbe>
 800baba:	f1c9 0e20 	rsb	lr, r9, #32
 800babe:	468a      	mov	sl, r1
 800bac0:	2200      	movs	r2, #0
 800bac2:	6818      	ldr	r0, [r3, #0]
 800bac4:	fa00 f009 	lsl.w	r0, r0, r9
 800bac8:	4310      	orrs	r0, r2
 800baca:	f84a 0b04 	str.w	r0, [sl], #4
 800bace:	f853 2b04 	ldr.w	r2, [r3], #4
 800bad2:	459c      	cmp	ip, r3
 800bad4:	fa22 f20e 	lsr.w	r2, r2, lr
 800bad8:	d8f3      	bhi.n	800bac2 <__lshift+0x6e>
 800bada:	ebac 0304 	sub.w	r3, ip, r4
 800bade:	3b15      	subs	r3, #21
 800bae0:	f023 0303 	bic.w	r3, r3, #3
 800bae4:	3304      	adds	r3, #4
 800bae6:	f104 0015 	add.w	r0, r4, #21
 800baea:	4584      	cmp	ip, r0
 800baec:	bf38      	it	cc
 800baee:	2304      	movcc	r3, #4
 800baf0:	50ca      	str	r2, [r1, r3]
 800baf2:	b10a      	cbz	r2, 800baf8 <__lshift+0xa4>
 800baf4:	f108 0602 	add.w	r6, r8, #2
 800baf8:	3e01      	subs	r6, #1
 800bafa:	4638      	mov	r0, r7
 800bafc:	612e      	str	r6, [r5, #16]
 800bafe:	4621      	mov	r1, r4
 800bb00:	f7ff fdda 	bl	800b6b8 <_Bfree>
 800bb04:	4628      	mov	r0, r5
 800bb06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb0a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb0e:	3301      	adds	r3, #1
 800bb10:	e7c5      	b.n	800ba9e <__lshift+0x4a>
 800bb12:	3904      	subs	r1, #4
 800bb14:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb18:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb1c:	459c      	cmp	ip, r3
 800bb1e:	d8f9      	bhi.n	800bb14 <__lshift+0xc0>
 800bb20:	e7ea      	b.n	800baf8 <__lshift+0xa4>
 800bb22:	bf00      	nop
 800bb24:	08021e80 	.word	0x08021e80
 800bb28:	08021ea2 	.word	0x08021ea2

0800bb2c <__mcmp>:
 800bb2c:	690a      	ldr	r2, [r1, #16]
 800bb2e:	4603      	mov	r3, r0
 800bb30:	6900      	ldr	r0, [r0, #16]
 800bb32:	1a80      	subs	r0, r0, r2
 800bb34:	b530      	push	{r4, r5, lr}
 800bb36:	d10e      	bne.n	800bb56 <__mcmp+0x2a>
 800bb38:	3314      	adds	r3, #20
 800bb3a:	3114      	adds	r1, #20
 800bb3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb4c:	4295      	cmp	r5, r2
 800bb4e:	d003      	beq.n	800bb58 <__mcmp+0x2c>
 800bb50:	d205      	bcs.n	800bb5e <__mcmp+0x32>
 800bb52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb56:	bd30      	pop	{r4, r5, pc}
 800bb58:	42a3      	cmp	r3, r4
 800bb5a:	d3f3      	bcc.n	800bb44 <__mcmp+0x18>
 800bb5c:	e7fb      	b.n	800bb56 <__mcmp+0x2a>
 800bb5e:	2001      	movs	r0, #1
 800bb60:	e7f9      	b.n	800bb56 <__mcmp+0x2a>
	...

0800bb64 <__mdiff>:
 800bb64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb68:	4689      	mov	r9, r1
 800bb6a:	4606      	mov	r6, r0
 800bb6c:	4611      	mov	r1, r2
 800bb6e:	4648      	mov	r0, r9
 800bb70:	4614      	mov	r4, r2
 800bb72:	f7ff ffdb 	bl	800bb2c <__mcmp>
 800bb76:	1e05      	subs	r5, r0, #0
 800bb78:	d112      	bne.n	800bba0 <__mdiff+0x3c>
 800bb7a:	4629      	mov	r1, r5
 800bb7c:	4630      	mov	r0, r6
 800bb7e:	f7ff fd5b 	bl	800b638 <_Balloc>
 800bb82:	4602      	mov	r2, r0
 800bb84:	b928      	cbnz	r0, 800bb92 <__mdiff+0x2e>
 800bb86:	4b3f      	ldr	r3, [pc, #252]	@ (800bc84 <__mdiff+0x120>)
 800bb88:	f240 2137 	movw	r1, #567	@ 0x237
 800bb8c:	483e      	ldr	r0, [pc, #248]	@ (800bc88 <__mdiff+0x124>)
 800bb8e:	f000 fa87 	bl	800c0a0 <__assert_func>
 800bb92:	2301      	movs	r3, #1
 800bb94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb98:	4610      	mov	r0, r2
 800bb9a:	b003      	add	sp, #12
 800bb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba0:	bfbc      	itt	lt
 800bba2:	464b      	movlt	r3, r9
 800bba4:	46a1      	movlt	r9, r4
 800bba6:	4630      	mov	r0, r6
 800bba8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bbac:	bfba      	itte	lt
 800bbae:	461c      	movlt	r4, r3
 800bbb0:	2501      	movlt	r5, #1
 800bbb2:	2500      	movge	r5, #0
 800bbb4:	f7ff fd40 	bl	800b638 <_Balloc>
 800bbb8:	4602      	mov	r2, r0
 800bbba:	b918      	cbnz	r0, 800bbc4 <__mdiff+0x60>
 800bbbc:	4b31      	ldr	r3, [pc, #196]	@ (800bc84 <__mdiff+0x120>)
 800bbbe:	f240 2145 	movw	r1, #581	@ 0x245
 800bbc2:	e7e3      	b.n	800bb8c <__mdiff+0x28>
 800bbc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bbc8:	6926      	ldr	r6, [r4, #16]
 800bbca:	60c5      	str	r5, [r0, #12]
 800bbcc:	f109 0310 	add.w	r3, r9, #16
 800bbd0:	f109 0514 	add.w	r5, r9, #20
 800bbd4:	f104 0e14 	add.w	lr, r4, #20
 800bbd8:	f100 0b14 	add.w	fp, r0, #20
 800bbdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bbe0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bbe4:	9301      	str	r3, [sp, #4]
 800bbe6:	46d9      	mov	r9, fp
 800bbe8:	f04f 0c00 	mov.w	ip, #0
 800bbec:	9b01      	ldr	r3, [sp, #4]
 800bbee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bbf2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bbf6:	9301      	str	r3, [sp, #4]
 800bbf8:	fa1f f38a 	uxth.w	r3, sl
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	b283      	uxth	r3, r0
 800bc00:	1acb      	subs	r3, r1, r3
 800bc02:	0c00      	lsrs	r0, r0, #16
 800bc04:	4463      	add	r3, ip
 800bc06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bc0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bc14:	4576      	cmp	r6, lr
 800bc16:	f849 3b04 	str.w	r3, [r9], #4
 800bc1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc1e:	d8e5      	bhi.n	800bbec <__mdiff+0x88>
 800bc20:	1b33      	subs	r3, r6, r4
 800bc22:	3b15      	subs	r3, #21
 800bc24:	f023 0303 	bic.w	r3, r3, #3
 800bc28:	3415      	adds	r4, #21
 800bc2a:	3304      	adds	r3, #4
 800bc2c:	42a6      	cmp	r6, r4
 800bc2e:	bf38      	it	cc
 800bc30:	2304      	movcc	r3, #4
 800bc32:	441d      	add	r5, r3
 800bc34:	445b      	add	r3, fp
 800bc36:	461e      	mov	r6, r3
 800bc38:	462c      	mov	r4, r5
 800bc3a:	4544      	cmp	r4, r8
 800bc3c:	d30e      	bcc.n	800bc5c <__mdiff+0xf8>
 800bc3e:	f108 0103 	add.w	r1, r8, #3
 800bc42:	1b49      	subs	r1, r1, r5
 800bc44:	f021 0103 	bic.w	r1, r1, #3
 800bc48:	3d03      	subs	r5, #3
 800bc4a:	45a8      	cmp	r8, r5
 800bc4c:	bf38      	it	cc
 800bc4e:	2100      	movcc	r1, #0
 800bc50:	440b      	add	r3, r1
 800bc52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc56:	b191      	cbz	r1, 800bc7e <__mdiff+0x11a>
 800bc58:	6117      	str	r7, [r2, #16]
 800bc5a:	e79d      	b.n	800bb98 <__mdiff+0x34>
 800bc5c:	f854 1b04 	ldr.w	r1, [r4], #4
 800bc60:	46e6      	mov	lr, ip
 800bc62:	0c08      	lsrs	r0, r1, #16
 800bc64:	fa1c fc81 	uxtah	ip, ip, r1
 800bc68:	4471      	add	r1, lr
 800bc6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bc6e:	b289      	uxth	r1, r1
 800bc70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bc74:	f846 1b04 	str.w	r1, [r6], #4
 800bc78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc7c:	e7dd      	b.n	800bc3a <__mdiff+0xd6>
 800bc7e:	3f01      	subs	r7, #1
 800bc80:	e7e7      	b.n	800bc52 <__mdiff+0xee>
 800bc82:	bf00      	nop
 800bc84:	08021e80 	.word	0x08021e80
 800bc88:	08021ea2 	.word	0x08021ea2

0800bc8c <__d2b>:
 800bc8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bc90:	460f      	mov	r7, r1
 800bc92:	2101      	movs	r1, #1
 800bc94:	ec59 8b10 	vmov	r8, r9, d0
 800bc98:	4616      	mov	r6, r2
 800bc9a:	f7ff fccd 	bl	800b638 <_Balloc>
 800bc9e:	4604      	mov	r4, r0
 800bca0:	b930      	cbnz	r0, 800bcb0 <__d2b+0x24>
 800bca2:	4602      	mov	r2, r0
 800bca4:	4b23      	ldr	r3, [pc, #140]	@ (800bd34 <__d2b+0xa8>)
 800bca6:	4824      	ldr	r0, [pc, #144]	@ (800bd38 <__d2b+0xac>)
 800bca8:	f240 310f 	movw	r1, #783	@ 0x30f
 800bcac:	f000 f9f8 	bl	800c0a0 <__assert_func>
 800bcb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bcb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bcb8:	b10d      	cbz	r5, 800bcbe <__d2b+0x32>
 800bcba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bcbe:	9301      	str	r3, [sp, #4]
 800bcc0:	f1b8 0300 	subs.w	r3, r8, #0
 800bcc4:	d023      	beq.n	800bd0e <__d2b+0x82>
 800bcc6:	4668      	mov	r0, sp
 800bcc8:	9300      	str	r3, [sp, #0]
 800bcca:	f7ff fd7c 	bl	800b7c6 <__lo0bits>
 800bcce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bcd2:	b1d0      	cbz	r0, 800bd0a <__d2b+0x7e>
 800bcd4:	f1c0 0320 	rsb	r3, r0, #32
 800bcd8:	fa02 f303 	lsl.w	r3, r2, r3
 800bcdc:	430b      	orrs	r3, r1
 800bcde:	40c2      	lsrs	r2, r0
 800bce0:	6163      	str	r3, [r4, #20]
 800bce2:	9201      	str	r2, [sp, #4]
 800bce4:	9b01      	ldr	r3, [sp, #4]
 800bce6:	61a3      	str	r3, [r4, #24]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	bf0c      	ite	eq
 800bcec:	2201      	moveq	r2, #1
 800bcee:	2202      	movne	r2, #2
 800bcf0:	6122      	str	r2, [r4, #16]
 800bcf2:	b1a5      	cbz	r5, 800bd1e <__d2b+0x92>
 800bcf4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bcf8:	4405      	add	r5, r0
 800bcfa:	603d      	str	r5, [r7, #0]
 800bcfc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bd00:	6030      	str	r0, [r6, #0]
 800bd02:	4620      	mov	r0, r4
 800bd04:	b003      	add	sp, #12
 800bd06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd0a:	6161      	str	r1, [r4, #20]
 800bd0c:	e7ea      	b.n	800bce4 <__d2b+0x58>
 800bd0e:	a801      	add	r0, sp, #4
 800bd10:	f7ff fd59 	bl	800b7c6 <__lo0bits>
 800bd14:	9b01      	ldr	r3, [sp, #4]
 800bd16:	6163      	str	r3, [r4, #20]
 800bd18:	3020      	adds	r0, #32
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	e7e8      	b.n	800bcf0 <__d2b+0x64>
 800bd1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bd22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bd26:	6038      	str	r0, [r7, #0]
 800bd28:	6918      	ldr	r0, [r3, #16]
 800bd2a:	f7ff fd2d 	bl	800b788 <__hi0bits>
 800bd2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd32:	e7e5      	b.n	800bd00 <__d2b+0x74>
 800bd34:	08021e80 	.word	0x08021e80
 800bd38:	08021ea2 	.word	0x08021ea2

0800bd3c <__sread>:
 800bd3c:	b510      	push	{r4, lr}
 800bd3e:	460c      	mov	r4, r1
 800bd40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd44:	f000 f978 	bl	800c038 <_read_r>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	bfab      	itete	ge
 800bd4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bd4e:	89a3      	ldrhlt	r3, [r4, #12]
 800bd50:	181b      	addge	r3, r3, r0
 800bd52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bd56:	bfac      	ite	ge
 800bd58:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bd5a:	81a3      	strhlt	r3, [r4, #12]
 800bd5c:	bd10      	pop	{r4, pc}

0800bd5e <__swrite>:
 800bd5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd62:	461f      	mov	r7, r3
 800bd64:	898b      	ldrh	r3, [r1, #12]
 800bd66:	05db      	lsls	r3, r3, #23
 800bd68:	4605      	mov	r5, r0
 800bd6a:	460c      	mov	r4, r1
 800bd6c:	4616      	mov	r6, r2
 800bd6e:	d505      	bpl.n	800bd7c <__swrite+0x1e>
 800bd70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd74:	2302      	movs	r3, #2
 800bd76:	2200      	movs	r2, #0
 800bd78:	f000 f94c 	bl	800c014 <_lseek_r>
 800bd7c:	89a3      	ldrh	r3, [r4, #12]
 800bd7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd86:	81a3      	strh	r3, [r4, #12]
 800bd88:	4632      	mov	r2, r6
 800bd8a:	463b      	mov	r3, r7
 800bd8c:	4628      	mov	r0, r5
 800bd8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd92:	f000 b973 	b.w	800c07c <_write_r>

0800bd96 <__sseek>:
 800bd96:	b510      	push	{r4, lr}
 800bd98:	460c      	mov	r4, r1
 800bd9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd9e:	f000 f939 	bl	800c014 <_lseek_r>
 800bda2:	1c43      	adds	r3, r0, #1
 800bda4:	89a3      	ldrh	r3, [r4, #12]
 800bda6:	bf15      	itete	ne
 800bda8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bdaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bdae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bdb2:	81a3      	strheq	r3, [r4, #12]
 800bdb4:	bf18      	it	ne
 800bdb6:	81a3      	strhne	r3, [r4, #12]
 800bdb8:	bd10      	pop	{r4, pc}

0800bdba <__sclose>:
 800bdba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdbe:	f000 b8f7 	b.w	800bfb0 <_close_r>

0800bdc2 <__swbuf_r>:
 800bdc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc4:	460e      	mov	r6, r1
 800bdc6:	4614      	mov	r4, r2
 800bdc8:	4605      	mov	r5, r0
 800bdca:	b118      	cbz	r0, 800bdd4 <__swbuf_r+0x12>
 800bdcc:	6a03      	ldr	r3, [r0, #32]
 800bdce:	b90b      	cbnz	r3, 800bdd4 <__swbuf_r+0x12>
 800bdd0:	f7fe fa54 	bl	800a27c <__sinit>
 800bdd4:	69a3      	ldr	r3, [r4, #24]
 800bdd6:	60a3      	str	r3, [r4, #8]
 800bdd8:	89a3      	ldrh	r3, [r4, #12]
 800bdda:	071a      	lsls	r2, r3, #28
 800bddc:	d501      	bpl.n	800bde2 <__swbuf_r+0x20>
 800bdde:	6923      	ldr	r3, [r4, #16]
 800bde0:	b943      	cbnz	r3, 800bdf4 <__swbuf_r+0x32>
 800bde2:	4621      	mov	r1, r4
 800bde4:	4628      	mov	r0, r5
 800bde6:	f000 f82b 	bl	800be40 <__swsetup_r>
 800bdea:	b118      	cbz	r0, 800bdf4 <__swbuf_r+0x32>
 800bdec:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bdf0:	4638      	mov	r0, r7
 800bdf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdf4:	6823      	ldr	r3, [r4, #0]
 800bdf6:	6922      	ldr	r2, [r4, #16]
 800bdf8:	1a98      	subs	r0, r3, r2
 800bdfa:	6963      	ldr	r3, [r4, #20]
 800bdfc:	b2f6      	uxtb	r6, r6
 800bdfe:	4283      	cmp	r3, r0
 800be00:	4637      	mov	r7, r6
 800be02:	dc05      	bgt.n	800be10 <__swbuf_r+0x4e>
 800be04:	4621      	mov	r1, r4
 800be06:	4628      	mov	r0, r5
 800be08:	f7ff fbe2 	bl	800b5d0 <_fflush_r>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	d1ed      	bne.n	800bdec <__swbuf_r+0x2a>
 800be10:	68a3      	ldr	r3, [r4, #8]
 800be12:	3b01      	subs	r3, #1
 800be14:	60a3      	str	r3, [r4, #8]
 800be16:	6823      	ldr	r3, [r4, #0]
 800be18:	1c5a      	adds	r2, r3, #1
 800be1a:	6022      	str	r2, [r4, #0]
 800be1c:	701e      	strb	r6, [r3, #0]
 800be1e:	6962      	ldr	r2, [r4, #20]
 800be20:	1c43      	adds	r3, r0, #1
 800be22:	429a      	cmp	r2, r3
 800be24:	d004      	beq.n	800be30 <__swbuf_r+0x6e>
 800be26:	89a3      	ldrh	r3, [r4, #12]
 800be28:	07db      	lsls	r3, r3, #31
 800be2a:	d5e1      	bpl.n	800bdf0 <__swbuf_r+0x2e>
 800be2c:	2e0a      	cmp	r6, #10
 800be2e:	d1df      	bne.n	800bdf0 <__swbuf_r+0x2e>
 800be30:	4621      	mov	r1, r4
 800be32:	4628      	mov	r0, r5
 800be34:	f7ff fbcc 	bl	800b5d0 <_fflush_r>
 800be38:	2800      	cmp	r0, #0
 800be3a:	d0d9      	beq.n	800bdf0 <__swbuf_r+0x2e>
 800be3c:	e7d6      	b.n	800bdec <__swbuf_r+0x2a>
	...

0800be40 <__swsetup_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4b29      	ldr	r3, [pc, #164]	@ (800bee8 <__swsetup_r+0xa8>)
 800be44:	4605      	mov	r5, r0
 800be46:	6818      	ldr	r0, [r3, #0]
 800be48:	460c      	mov	r4, r1
 800be4a:	b118      	cbz	r0, 800be54 <__swsetup_r+0x14>
 800be4c:	6a03      	ldr	r3, [r0, #32]
 800be4e:	b90b      	cbnz	r3, 800be54 <__swsetup_r+0x14>
 800be50:	f7fe fa14 	bl	800a27c <__sinit>
 800be54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be58:	0719      	lsls	r1, r3, #28
 800be5a:	d422      	bmi.n	800bea2 <__swsetup_r+0x62>
 800be5c:	06da      	lsls	r2, r3, #27
 800be5e:	d407      	bmi.n	800be70 <__swsetup_r+0x30>
 800be60:	2209      	movs	r2, #9
 800be62:	602a      	str	r2, [r5, #0]
 800be64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be68:	81a3      	strh	r3, [r4, #12]
 800be6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be6e:	e033      	b.n	800bed8 <__swsetup_r+0x98>
 800be70:	0758      	lsls	r0, r3, #29
 800be72:	d512      	bpl.n	800be9a <__swsetup_r+0x5a>
 800be74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be76:	b141      	cbz	r1, 800be8a <__swsetup_r+0x4a>
 800be78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be7c:	4299      	cmp	r1, r3
 800be7e:	d002      	beq.n	800be86 <__swsetup_r+0x46>
 800be80:	4628      	mov	r0, r5
 800be82:	f000 f93f 	bl	800c104 <_free_r>
 800be86:	2300      	movs	r3, #0
 800be88:	6363      	str	r3, [r4, #52]	@ 0x34
 800be8a:	89a3      	ldrh	r3, [r4, #12]
 800be8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be90:	81a3      	strh	r3, [r4, #12]
 800be92:	2300      	movs	r3, #0
 800be94:	6063      	str	r3, [r4, #4]
 800be96:	6923      	ldr	r3, [r4, #16]
 800be98:	6023      	str	r3, [r4, #0]
 800be9a:	89a3      	ldrh	r3, [r4, #12]
 800be9c:	f043 0308 	orr.w	r3, r3, #8
 800bea0:	81a3      	strh	r3, [r4, #12]
 800bea2:	6923      	ldr	r3, [r4, #16]
 800bea4:	b94b      	cbnz	r3, 800beba <__swsetup_r+0x7a>
 800bea6:	89a3      	ldrh	r3, [r4, #12]
 800bea8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800beac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800beb0:	d003      	beq.n	800beba <__swsetup_r+0x7a>
 800beb2:	4621      	mov	r1, r4
 800beb4:	4628      	mov	r0, r5
 800beb6:	f000 f83f 	bl	800bf38 <__smakebuf_r>
 800beba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bebe:	f013 0201 	ands.w	r2, r3, #1
 800bec2:	d00a      	beq.n	800beda <__swsetup_r+0x9a>
 800bec4:	2200      	movs	r2, #0
 800bec6:	60a2      	str	r2, [r4, #8]
 800bec8:	6962      	ldr	r2, [r4, #20]
 800beca:	4252      	negs	r2, r2
 800becc:	61a2      	str	r2, [r4, #24]
 800bece:	6922      	ldr	r2, [r4, #16]
 800bed0:	b942      	cbnz	r2, 800bee4 <__swsetup_r+0xa4>
 800bed2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bed6:	d1c5      	bne.n	800be64 <__swsetup_r+0x24>
 800bed8:	bd38      	pop	{r3, r4, r5, pc}
 800beda:	0799      	lsls	r1, r3, #30
 800bedc:	bf58      	it	pl
 800bede:	6962      	ldrpl	r2, [r4, #20]
 800bee0:	60a2      	str	r2, [r4, #8]
 800bee2:	e7f4      	b.n	800bece <__swsetup_r+0x8e>
 800bee4:	2000      	movs	r0, #0
 800bee6:	e7f7      	b.n	800bed8 <__swsetup_r+0x98>
 800bee8:	2000001c 	.word	0x2000001c

0800beec <__swhatbuf_r>:
 800beec:	b570      	push	{r4, r5, r6, lr}
 800beee:	460c      	mov	r4, r1
 800bef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef4:	2900      	cmp	r1, #0
 800bef6:	b096      	sub	sp, #88	@ 0x58
 800bef8:	4615      	mov	r5, r2
 800befa:	461e      	mov	r6, r3
 800befc:	da0d      	bge.n	800bf1a <__swhatbuf_r+0x2e>
 800befe:	89a3      	ldrh	r3, [r4, #12]
 800bf00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf04:	f04f 0100 	mov.w	r1, #0
 800bf08:	bf14      	ite	ne
 800bf0a:	2340      	movne	r3, #64	@ 0x40
 800bf0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf10:	2000      	movs	r0, #0
 800bf12:	6031      	str	r1, [r6, #0]
 800bf14:	602b      	str	r3, [r5, #0]
 800bf16:	b016      	add	sp, #88	@ 0x58
 800bf18:	bd70      	pop	{r4, r5, r6, pc}
 800bf1a:	466a      	mov	r2, sp
 800bf1c:	f000 f858 	bl	800bfd0 <_fstat_r>
 800bf20:	2800      	cmp	r0, #0
 800bf22:	dbec      	blt.n	800befe <__swhatbuf_r+0x12>
 800bf24:	9901      	ldr	r1, [sp, #4]
 800bf26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf2e:	4259      	negs	r1, r3
 800bf30:	4159      	adcs	r1, r3
 800bf32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf36:	e7eb      	b.n	800bf10 <__swhatbuf_r+0x24>

0800bf38 <__smakebuf_r>:
 800bf38:	898b      	ldrh	r3, [r1, #12]
 800bf3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf3c:	079d      	lsls	r5, r3, #30
 800bf3e:	4606      	mov	r6, r0
 800bf40:	460c      	mov	r4, r1
 800bf42:	d507      	bpl.n	800bf54 <__smakebuf_r+0x1c>
 800bf44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf48:	6023      	str	r3, [r4, #0]
 800bf4a:	6123      	str	r3, [r4, #16]
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	6163      	str	r3, [r4, #20]
 800bf50:	b003      	add	sp, #12
 800bf52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf54:	ab01      	add	r3, sp, #4
 800bf56:	466a      	mov	r2, sp
 800bf58:	f7ff ffc8 	bl	800beec <__swhatbuf_r>
 800bf5c:	9f00      	ldr	r7, [sp, #0]
 800bf5e:	4605      	mov	r5, r0
 800bf60:	4639      	mov	r1, r7
 800bf62:	4630      	mov	r0, r6
 800bf64:	f7ff fa30 	bl	800b3c8 <_malloc_r>
 800bf68:	b948      	cbnz	r0, 800bf7e <__smakebuf_r+0x46>
 800bf6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf6e:	059a      	lsls	r2, r3, #22
 800bf70:	d4ee      	bmi.n	800bf50 <__smakebuf_r+0x18>
 800bf72:	f023 0303 	bic.w	r3, r3, #3
 800bf76:	f043 0302 	orr.w	r3, r3, #2
 800bf7a:	81a3      	strh	r3, [r4, #12]
 800bf7c:	e7e2      	b.n	800bf44 <__smakebuf_r+0xc>
 800bf7e:	89a3      	ldrh	r3, [r4, #12]
 800bf80:	6020      	str	r0, [r4, #0]
 800bf82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf86:	81a3      	strh	r3, [r4, #12]
 800bf88:	9b01      	ldr	r3, [sp, #4]
 800bf8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf8e:	b15b      	cbz	r3, 800bfa8 <__smakebuf_r+0x70>
 800bf90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf94:	4630      	mov	r0, r6
 800bf96:	f000 f82d 	bl	800bff4 <_isatty_r>
 800bf9a:	b128      	cbz	r0, 800bfa8 <__smakebuf_r+0x70>
 800bf9c:	89a3      	ldrh	r3, [r4, #12]
 800bf9e:	f023 0303 	bic.w	r3, r3, #3
 800bfa2:	f043 0301 	orr.w	r3, r3, #1
 800bfa6:	81a3      	strh	r3, [r4, #12]
 800bfa8:	89a3      	ldrh	r3, [r4, #12]
 800bfaa:	431d      	orrs	r5, r3
 800bfac:	81a5      	strh	r5, [r4, #12]
 800bfae:	e7cf      	b.n	800bf50 <__smakebuf_r+0x18>

0800bfb0 <_close_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	4d06      	ldr	r5, [pc, #24]	@ (800bfcc <_close_r+0x1c>)
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	4608      	mov	r0, r1
 800bfba:	602b      	str	r3, [r5, #0]
 800bfbc:	f7f5 fdb0 	bl	8001b20 <_close>
 800bfc0:	1c43      	adds	r3, r0, #1
 800bfc2:	d102      	bne.n	800bfca <_close_r+0x1a>
 800bfc4:	682b      	ldr	r3, [r5, #0]
 800bfc6:	b103      	cbz	r3, 800bfca <_close_r+0x1a>
 800bfc8:	6023      	str	r3, [r4, #0]
 800bfca:	bd38      	pop	{r3, r4, r5, pc}
 800bfcc:	200015f8 	.word	0x200015f8

0800bfd0 <_fstat_r>:
 800bfd0:	b538      	push	{r3, r4, r5, lr}
 800bfd2:	4d07      	ldr	r5, [pc, #28]	@ (800bff0 <_fstat_r+0x20>)
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	4604      	mov	r4, r0
 800bfd8:	4608      	mov	r0, r1
 800bfda:	4611      	mov	r1, r2
 800bfdc:	602b      	str	r3, [r5, #0]
 800bfde:	f7f5 fdab 	bl	8001b38 <_fstat>
 800bfe2:	1c43      	adds	r3, r0, #1
 800bfe4:	d102      	bne.n	800bfec <_fstat_r+0x1c>
 800bfe6:	682b      	ldr	r3, [r5, #0]
 800bfe8:	b103      	cbz	r3, 800bfec <_fstat_r+0x1c>
 800bfea:	6023      	str	r3, [r4, #0]
 800bfec:	bd38      	pop	{r3, r4, r5, pc}
 800bfee:	bf00      	nop
 800bff0:	200015f8 	.word	0x200015f8

0800bff4 <_isatty_r>:
 800bff4:	b538      	push	{r3, r4, r5, lr}
 800bff6:	4d06      	ldr	r5, [pc, #24]	@ (800c010 <_isatty_r+0x1c>)
 800bff8:	2300      	movs	r3, #0
 800bffa:	4604      	mov	r4, r0
 800bffc:	4608      	mov	r0, r1
 800bffe:	602b      	str	r3, [r5, #0]
 800c000:	f7f5 fdaa 	bl	8001b58 <_isatty>
 800c004:	1c43      	adds	r3, r0, #1
 800c006:	d102      	bne.n	800c00e <_isatty_r+0x1a>
 800c008:	682b      	ldr	r3, [r5, #0]
 800c00a:	b103      	cbz	r3, 800c00e <_isatty_r+0x1a>
 800c00c:	6023      	str	r3, [r4, #0]
 800c00e:	bd38      	pop	{r3, r4, r5, pc}
 800c010:	200015f8 	.word	0x200015f8

0800c014 <_lseek_r>:
 800c014:	b538      	push	{r3, r4, r5, lr}
 800c016:	4d07      	ldr	r5, [pc, #28]	@ (800c034 <_lseek_r+0x20>)
 800c018:	4604      	mov	r4, r0
 800c01a:	4608      	mov	r0, r1
 800c01c:	4611      	mov	r1, r2
 800c01e:	2200      	movs	r2, #0
 800c020:	602a      	str	r2, [r5, #0]
 800c022:	461a      	mov	r2, r3
 800c024:	f7f5 fda3 	bl	8001b6e <_lseek>
 800c028:	1c43      	adds	r3, r0, #1
 800c02a:	d102      	bne.n	800c032 <_lseek_r+0x1e>
 800c02c:	682b      	ldr	r3, [r5, #0]
 800c02e:	b103      	cbz	r3, 800c032 <_lseek_r+0x1e>
 800c030:	6023      	str	r3, [r4, #0]
 800c032:	bd38      	pop	{r3, r4, r5, pc}
 800c034:	200015f8 	.word	0x200015f8

0800c038 <_read_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	4d07      	ldr	r5, [pc, #28]	@ (800c058 <_read_r+0x20>)
 800c03c:	4604      	mov	r4, r0
 800c03e:	4608      	mov	r0, r1
 800c040:	4611      	mov	r1, r2
 800c042:	2200      	movs	r2, #0
 800c044:	602a      	str	r2, [r5, #0]
 800c046:	461a      	mov	r2, r3
 800c048:	f7f5 fd4d 	bl	8001ae6 <_read>
 800c04c:	1c43      	adds	r3, r0, #1
 800c04e:	d102      	bne.n	800c056 <_read_r+0x1e>
 800c050:	682b      	ldr	r3, [r5, #0]
 800c052:	b103      	cbz	r3, 800c056 <_read_r+0x1e>
 800c054:	6023      	str	r3, [r4, #0]
 800c056:	bd38      	pop	{r3, r4, r5, pc}
 800c058:	200015f8 	.word	0x200015f8

0800c05c <_sbrk_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4d06      	ldr	r5, [pc, #24]	@ (800c078 <_sbrk_r+0x1c>)
 800c060:	2300      	movs	r3, #0
 800c062:	4604      	mov	r4, r0
 800c064:	4608      	mov	r0, r1
 800c066:	602b      	str	r3, [r5, #0]
 800c068:	f7f5 fd8e 	bl	8001b88 <_sbrk>
 800c06c:	1c43      	adds	r3, r0, #1
 800c06e:	d102      	bne.n	800c076 <_sbrk_r+0x1a>
 800c070:	682b      	ldr	r3, [r5, #0]
 800c072:	b103      	cbz	r3, 800c076 <_sbrk_r+0x1a>
 800c074:	6023      	str	r3, [r4, #0]
 800c076:	bd38      	pop	{r3, r4, r5, pc}
 800c078:	200015f8 	.word	0x200015f8

0800c07c <_write_r>:
 800c07c:	b538      	push	{r3, r4, r5, lr}
 800c07e:	4d07      	ldr	r5, [pc, #28]	@ (800c09c <_write_r+0x20>)
 800c080:	4604      	mov	r4, r0
 800c082:	4608      	mov	r0, r1
 800c084:	4611      	mov	r1, r2
 800c086:	2200      	movs	r2, #0
 800c088:	602a      	str	r2, [r5, #0]
 800c08a:	461a      	mov	r2, r3
 800c08c:	f7f5 f82c 	bl	80010e8 <_write>
 800c090:	1c43      	adds	r3, r0, #1
 800c092:	d102      	bne.n	800c09a <_write_r+0x1e>
 800c094:	682b      	ldr	r3, [r5, #0]
 800c096:	b103      	cbz	r3, 800c09a <_write_r+0x1e>
 800c098:	6023      	str	r3, [r4, #0]
 800c09a:	bd38      	pop	{r3, r4, r5, pc}
 800c09c:	200015f8 	.word	0x200015f8

0800c0a0 <__assert_func>:
 800c0a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0a2:	4614      	mov	r4, r2
 800c0a4:	461a      	mov	r2, r3
 800c0a6:	4b09      	ldr	r3, [pc, #36]	@ (800c0cc <__assert_func+0x2c>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	4605      	mov	r5, r0
 800c0ac:	68d8      	ldr	r0, [r3, #12]
 800c0ae:	b954      	cbnz	r4, 800c0c6 <__assert_func+0x26>
 800c0b0:	4b07      	ldr	r3, [pc, #28]	@ (800c0d0 <__assert_func+0x30>)
 800c0b2:	461c      	mov	r4, r3
 800c0b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c0b8:	9100      	str	r1, [sp, #0]
 800c0ba:	462b      	mov	r3, r5
 800c0bc:	4905      	ldr	r1, [pc, #20]	@ (800c0d4 <__assert_func+0x34>)
 800c0be:	f000 f87d 	bl	800c1bc <fiprintf>
 800c0c2:	f000 f89a 	bl	800c1fa <abort>
 800c0c6:	4b04      	ldr	r3, [pc, #16]	@ (800c0d8 <__assert_func+0x38>)
 800c0c8:	e7f4      	b.n	800c0b4 <__assert_func+0x14>
 800c0ca:	bf00      	nop
 800c0cc:	2000001c 	.word	0x2000001c
 800c0d0:	0802213e 	.word	0x0802213e
 800c0d4:	08022110 	.word	0x08022110
 800c0d8:	08022103 	.word	0x08022103

0800c0dc <_calloc_r>:
 800c0dc:	b570      	push	{r4, r5, r6, lr}
 800c0de:	fba1 5402 	umull	r5, r4, r1, r2
 800c0e2:	b93c      	cbnz	r4, 800c0f4 <_calloc_r+0x18>
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	f7ff f96f 	bl	800b3c8 <_malloc_r>
 800c0ea:	4606      	mov	r6, r0
 800c0ec:	b928      	cbnz	r0, 800c0fa <_calloc_r+0x1e>
 800c0ee:	2600      	movs	r6, #0
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	bd70      	pop	{r4, r5, r6, pc}
 800c0f4:	220c      	movs	r2, #12
 800c0f6:	6002      	str	r2, [r0, #0]
 800c0f8:	e7f9      	b.n	800c0ee <_calloc_r+0x12>
 800c0fa:	462a      	mov	r2, r5
 800c0fc:	4621      	mov	r1, r4
 800c0fe:	f7fe f963 	bl	800a3c8 <memset>
 800c102:	e7f5      	b.n	800c0f0 <_calloc_r+0x14>

0800c104 <_free_r>:
 800c104:	b538      	push	{r3, r4, r5, lr}
 800c106:	4605      	mov	r5, r0
 800c108:	2900      	cmp	r1, #0
 800c10a:	d041      	beq.n	800c190 <_free_r+0x8c>
 800c10c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c110:	1f0c      	subs	r4, r1, #4
 800c112:	2b00      	cmp	r3, #0
 800c114:	bfb8      	it	lt
 800c116:	18e4      	addlt	r4, r4, r3
 800c118:	f7ff fa82 	bl	800b620 <__malloc_lock>
 800c11c:	4a1d      	ldr	r2, [pc, #116]	@ (800c194 <_free_r+0x90>)
 800c11e:	6813      	ldr	r3, [r2, #0]
 800c120:	b933      	cbnz	r3, 800c130 <_free_r+0x2c>
 800c122:	6063      	str	r3, [r4, #4]
 800c124:	6014      	str	r4, [r2, #0]
 800c126:	4628      	mov	r0, r5
 800c128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c12c:	f7ff ba7e 	b.w	800b62c <__malloc_unlock>
 800c130:	42a3      	cmp	r3, r4
 800c132:	d908      	bls.n	800c146 <_free_r+0x42>
 800c134:	6820      	ldr	r0, [r4, #0]
 800c136:	1821      	adds	r1, r4, r0
 800c138:	428b      	cmp	r3, r1
 800c13a:	bf01      	itttt	eq
 800c13c:	6819      	ldreq	r1, [r3, #0]
 800c13e:	685b      	ldreq	r3, [r3, #4]
 800c140:	1809      	addeq	r1, r1, r0
 800c142:	6021      	streq	r1, [r4, #0]
 800c144:	e7ed      	b.n	800c122 <_free_r+0x1e>
 800c146:	461a      	mov	r2, r3
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	b10b      	cbz	r3, 800c150 <_free_r+0x4c>
 800c14c:	42a3      	cmp	r3, r4
 800c14e:	d9fa      	bls.n	800c146 <_free_r+0x42>
 800c150:	6811      	ldr	r1, [r2, #0]
 800c152:	1850      	adds	r0, r2, r1
 800c154:	42a0      	cmp	r0, r4
 800c156:	d10b      	bne.n	800c170 <_free_r+0x6c>
 800c158:	6820      	ldr	r0, [r4, #0]
 800c15a:	4401      	add	r1, r0
 800c15c:	1850      	adds	r0, r2, r1
 800c15e:	4283      	cmp	r3, r0
 800c160:	6011      	str	r1, [r2, #0]
 800c162:	d1e0      	bne.n	800c126 <_free_r+0x22>
 800c164:	6818      	ldr	r0, [r3, #0]
 800c166:	685b      	ldr	r3, [r3, #4]
 800c168:	6053      	str	r3, [r2, #4]
 800c16a:	4408      	add	r0, r1
 800c16c:	6010      	str	r0, [r2, #0]
 800c16e:	e7da      	b.n	800c126 <_free_r+0x22>
 800c170:	d902      	bls.n	800c178 <_free_r+0x74>
 800c172:	230c      	movs	r3, #12
 800c174:	602b      	str	r3, [r5, #0]
 800c176:	e7d6      	b.n	800c126 <_free_r+0x22>
 800c178:	6820      	ldr	r0, [r4, #0]
 800c17a:	1821      	adds	r1, r4, r0
 800c17c:	428b      	cmp	r3, r1
 800c17e:	bf04      	itt	eq
 800c180:	6819      	ldreq	r1, [r3, #0]
 800c182:	685b      	ldreq	r3, [r3, #4]
 800c184:	6063      	str	r3, [r4, #4]
 800c186:	bf04      	itt	eq
 800c188:	1809      	addeq	r1, r1, r0
 800c18a:	6021      	streq	r1, [r4, #0]
 800c18c:	6054      	str	r4, [r2, #4]
 800c18e:	e7ca      	b.n	800c126 <_free_r+0x22>
 800c190:	bd38      	pop	{r3, r4, r5, pc}
 800c192:	bf00      	nop
 800c194:	200015f4 	.word	0x200015f4

0800c198 <__ascii_mbtowc>:
 800c198:	b082      	sub	sp, #8
 800c19a:	b901      	cbnz	r1, 800c19e <__ascii_mbtowc+0x6>
 800c19c:	a901      	add	r1, sp, #4
 800c19e:	b142      	cbz	r2, 800c1b2 <__ascii_mbtowc+0x1a>
 800c1a0:	b14b      	cbz	r3, 800c1b6 <__ascii_mbtowc+0x1e>
 800c1a2:	7813      	ldrb	r3, [r2, #0]
 800c1a4:	600b      	str	r3, [r1, #0]
 800c1a6:	7812      	ldrb	r2, [r2, #0]
 800c1a8:	1e10      	subs	r0, r2, #0
 800c1aa:	bf18      	it	ne
 800c1ac:	2001      	movne	r0, #1
 800c1ae:	b002      	add	sp, #8
 800c1b0:	4770      	bx	lr
 800c1b2:	4610      	mov	r0, r2
 800c1b4:	e7fb      	b.n	800c1ae <__ascii_mbtowc+0x16>
 800c1b6:	f06f 0001 	mvn.w	r0, #1
 800c1ba:	e7f8      	b.n	800c1ae <__ascii_mbtowc+0x16>

0800c1bc <fiprintf>:
 800c1bc:	b40e      	push	{r1, r2, r3}
 800c1be:	b503      	push	{r0, r1, lr}
 800c1c0:	4601      	mov	r1, r0
 800c1c2:	ab03      	add	r3, sp, #12
 800c1c4:	4805      	ldr	r0, [pc, #20]	@ (800c1dc <fiprintf+0x20>)
 800c1c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1ca:	6800      	ldr	r0, [r0, #0]
 800c1cc:	9301      	str	r3, [sp, #4]
 800c1ce:	f7fe ffb9 	bl	800b144 <_vfiprintf_r>
 800c1d2:	b002      	add	sp, #8
 800c1d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1d8:	b003      	add	sp, #12
 800c1da:	4770      	bx	lr
 800c1dc:	2000001c 	.word	0x2000001c

0800c1e0 <__ascii_wctomb>:
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	4608      	mov	r0, r1
 800c1e4:	b141      	cbz	r1, 800c1f8 <__ascii_wctomb+0x18>
 800c1e6:	2aff      	cmp	r2, #255	@ 0xff
 800c1e8:	d904      	bls.n	800c1f4 <__ascii_wctomb+0x14>
 800c1ea:	228a      	movs	r2, #138	@ 0x8a
 800c1ec:	601a      	str	r2, [r3, #0]
 800c1ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1f2:	4770      	bx	lr
 800c1f4:	700a      	strb	r2, [r1, #0]
 800c1f6:	2001      	movs	r0, #1
 800c1f8:	4770      	bx	lr

0800c1fa <abort>:
 800c1fa:	b508      	push	{r3, lr}
 800c1fc:	2006      	movs	r0, #6
 800c1fe:	f000 f82b 	bl	800c258 <raise>
 800c202:	2001      	movs	r0, #1
 800c204:	f7f5 fc64 	bl	8001ad0 <_exit>

0800c208 <_raise_r>:
 800c208:	291f      	cmp	r1, #31
 800c20a:	b538      	push	{r3, r4, r5, lr}
 800c20c:	4605      	mov	r5, r0
 800c20e:	460c      	mov	r4, r1
 800c210:	d904      	bls.n	800c21c <_raise_r+0x14>
 800c212:	2316      	movs	r3, #22
 800c214:	6003      	str	r3, [r0, #0]
 800c216:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c21a:	bd38      	pop	{r3, r4, r5, pc}
 800c21c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c21e:	b112      	cbz	r2, 800c226 <_raise_r+0x1e>
 800c220:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c224:	b94b      	cbnz	r3, 800c23a <_raise_r+0x32>
 800c226:	4628      	mov	r0, r5
 800c228:	f000 f830 	bl	800c28c <_getpid_r>
 800c22c:	4622      	mov	r2, r4
 800c22e:	4601      	mov	r1, r0
 800c230:	4628      	mov	r0, r5
 800c232:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c236:	f000 b817 	b.w	800c268 <_kill_r>
 800c23a:	2b01      	cmp	r3, #1
 800c23c:	d00a      	beq.n	800c254 <_raise_r+0x4c>
 800c23e:	1c59      	adds	r1, r3, #1
 800c240:	d103      	bne.n	800c24a <_raise_r+0x42>
 800c242:	2316      	movs	r3, #22
 800c244:	6003      	str	r3, [r0, #0]
 800c246:	2001      	movs	r0, #1
 800c248:	e7e7      	b.n	800c21a <_raise_r+0x12>
 800c24a:	2100      	movs	r1, #0
 800c24c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c250:	4620      	mov	r0, r4
 800c252:	4798      	blx	r3
 800c254:	2000      	movs	r0, #0
 800c256:	e7e0      	b.n	800c21a <_raise_r+0x12>

0800c258 <raise>:
 800c258:	4b02      	ldr	r3, [pc, #8]	@ (800c264 <raise+0xc>)
 800c25a:	4601      	mov	r1, r0
 800c25c:	6818      	ldr	r0, [r3, #0]
 800c25e:	f7ff bfd3 	b.w	800c208 <_raise_r>
 800c262:	bf00      	nop
 800c264:	2000001c 	.word	0x2000001c

0800c268 <_kill_r>:
 800c268:	b538      	push	{r3, r4, r5, lr}
 800c26a:	4d07      	ldr	r5, [pc, #28]	@ (800c288 <_kill_r+0x20>)
 800c26c:	2300      	movs	r3, #0
 800c26e:	4604      	mov	r4, r0
 800c270:	4608      	mov	r0, r1
 800c272:	4611      	mov	r1, r2
 800c274:	602b      	str	r3, [r5, #0]
 800c276:	f7f5 fc1b 	bl	8001ab0 <_kill>
 800c27a:	1c43      	adds	r3, r0, #1
 800c27c:	d102      	bne.n	800c284 <_kill_r+0x1c>
 800c27e:	682b      	ldr	r3, [r5, #0]
 800c280:	b103      	cbz	r3, 800c284 <_kill_r+0x1c>
 800c282:	6023      	str	r3, [r4, #0]
 800c284:	bd38      	pop	{r3, r4, r5, pc}
 800c286:	bf00      	nop
 800c288:	200015f8 	.word	0x200015f8

0800c28c <_getpid_r>:
 800c28c:	f7f5 bc08 	b.w	8001aa0 <_getpid>

0800c290 <_init>:
 800c290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c292:	bf00      	nop
 800c294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c296:	bc08      	pop	{r3}
 800c298:	469e      	mov	lr, r3
 800c29a:	4770      	bx	lr

0800c29c <_fini>:
 800c29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c29e:	bf00      	nop
 800c2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2a2:	bc08      	pop	{r3}
 800c2a4:	469e      	mov	lr, r3
 800c2a6:	4770      	bx	lr
