Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.004748116,S0-C0,Frontend_Bound,21.27,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.92,
1.004748116,S0-C0,Bad_Speculation,27.47,% Slots,,,0.00,6.53,
1.004748116,S0-C0,Backend_Bound,10.87,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.53,
1.004748116,S0-C0,Bad_Speculation.Branch_Mispredicts,27.41,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,<==
1.004748116,S0-C0-T0,MUX,4.99,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.004748116,S0-C1,Bad_Speculation,25.82,% Slots,,,0.00,6.52,
1.004748116,S0-C1,Bad_Speculation.Branch_Mispredicts,25.78,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.004748116,S0-C1,Backend_Bound,17.27,% Slots,,,0.00,6.52,
1.004748116,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C2,Frontend_Bound,20.83,% Slots,,,0.00,6.91,
1.004748116,S0-C2,Bad_Speculation,23.88,% Slots,,,0.00,6.51,
1.004748116,S0-C2,Backend_Bound,17.85,% Slots,,,0.00,6.51,
1.004748116,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.15,
1.004748116,S0-C2,Bad_Speculation.Branch_Mispredicts,23.76,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.004748116,S0-C2,Backend_Bound.Core_Bound,11.75,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.5,
1.004748116,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.76,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.62,
1.004748116,S0-C2-T0,Backend_Bound.Core_Bound.Divider,21.48,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.23,
1.004748116,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C3,Bad_Speculation,13.30,% Slots,,,0.00,6.51,
1.004748116,S0-C3,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.004748116,S0-C3,Backend_Bound,39.50,% Slots,,,0.00,6.51,
1.004748116,S0-C3,Backend_Bound.Memory_Bound,14.71,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.51,
1.004748116,S0-C3,Backend_Bound.Core_Bound,24.79,% Slots,,,0.00,5.51,<==
1.004748116,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.004748116,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C4,Frontend_Bound,22.70,% Slots,,,0.00,6.91,
1.004748116,S0-C4,Backend_Bound,33.87,% Slots,,,0.00,6.51,
1.004748116,S0-C4,Retiring,49.88,% Slots,,uops_retired.retire_slots:pp,0.00,6.33,
1.004748116,S0-C4,Retiring.Microcode_Sequencer,7.28,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.18,<==
1.004748116,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.004748116,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.004748116,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.004748116,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C5,Frontend_Bound,24.41,% Slots,,,0.00,6.91,
1.004748116,S0-C5,Backend_Bound,31.67,% Slots,,,0.00,6.51,
1.004748116,S0-C5,Retiring,37.86,% Slots,,uops_retired.retire_slots:pp,0.00,6.33,
1.004748116,S0-C5,Frontend_Bound.Frontend_Latency,16.49,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.004748116,S0-C5,Backend_Bound.Memory_Bound,20.05,% Slots,,,0.00,5.49,
1.004748116,S0-C5,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.49,
1.004748116,S0-C5,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,6.18,<==
1.004748116,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.55,
1.004748116,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
1.004748116,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.34,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.0,
1.004748116,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C6,Backend_Bound,72.73,% Slots,,,0.00,6.51,
1.004748116,S0-C6,Retiring,22.79,% Slots,,uops_retired.retire_slots:pp,0.00,6.33,
1.004748116,S0-C6,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.51,
1.004748116,S0-C6,Backend_Bound.Core_Bound,46.64,% Slots,,,0.00,5.51,
1.004748116,S0-C6,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,6.18,
1.004748116,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.54,
1.004748116,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
1.004748116,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.0,
1.004748116,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.09,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.1,<==
1.004748116,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C7,Backend_Bound,45.74,% Slots,,,0.00,6.5,
1.004748116,S0-C7,Retiring,30.94,% Slots,,uops_retired.retire_slots:pp,0.00,6.32,
1.004748116,S0-C7,Backend_Bound.Memory_Bound,50.48,% Slots,,,0.00,5.51,
1.004748116,S0-C7,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,6.18,
1.004748116,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.54,
1.004748116,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
1.004748116,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.0,
1.004748116,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C0,Frontend_Bound,23.33,% Slots,,,0.00,6.89,
1.004748116,S1-C0,Bad_Speculation,30.08,% Slots,,,0.00,6.49,
1.004748116,S1-C0,Bad_Speculation.Branch_Mispredicts,30.03,% Slots,,br_misp_retired.all_branches,0.00,6.13,<==
1.004748116,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C1,Frontend_Bound,21.45,% Slots,,,0.00,6.88,
1.004748116,S1-C1,Bad_Speculation,25.62,% Slots,,,0.00,6.48,
1.004748116,S1-C1,Backend_Bound,15.41,% Slots,,,0.00,6.48,
1.004748116,S1-C1,Bad_Speculation.Branch_Mispredicts,25.54,% Slots,,br_misp_retired.all_branches,0.00,6.13,<==
1.004748116,S1-C1,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.49,
1.004748116,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C2,Frontend_Bound,24.01,% Slots,,,0.00,6.88,<==
1.004748116,S1-C2,Bad_Speculation,23.47,% Slots,,,0.00,6.48,
1.004748116,S1-C2,Backend_Bound,15.73,% Slots,,,0.00,6.48,
1.004748116,S1-C2,Bad_Speculation.Branch_Mispredicts,23.39,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.004748116,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C3,Frontend_Bound,24.95,% Slots,,,0.00,6.87,
1.004748116,S1-C3,Bad_Speculation,28.36,% Slots,,,0.00,6.47,
1.004748116,S1-C3,Bad_Speculation.Branch_Mispredicts,28.29,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.004748116,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C4,Frontend_Bound,24.62,% Slots,,,0.00,6.87,
1.004748116,S1-C4,Bad_Speculation,28.08,% Slots,,,0.00,6.47,
1.004748116,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,6.51,
1.004748116,S1-C4,Bad_Speculation.Branch_Mispredicts,28.01,% Slots,,br_misp_retired.all_branches,0.00,6.13,<==
1.004748116,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.48,% Core_Clocks,,,0.00,5.26,
1.004748116,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C5,Frontend_Bound,27.23,% Slots,,,0.00,6.86,
1.004748116,S1-C5,Bad_Speculation,28.38,% Slots,,,0.00,6.46,
1.004748116,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,6.51,
1.004748116,S1-C5,Bad_Speculation.Branch_Mispredicts,28.33,% Slots,,br_misp_retired.all_branches,0.00,6.13,<==
1.004748116,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C6,Frontend_Bound,24.56,% Slots,,,0.00,6.86,
1.004748116,S1-C6,Bad_Speculation,29.89,% Slots,,,0.00,6.46,
1.004748116,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,6.51,
1.004748116,S1-C6,Bad_Speculation.Branch_Mispredicts,29.80,% Slots,,br_misp_retired.all_branches,0.00,6.13,<==
1.004748116,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.75,% Core_Clocks,,,0.00,5.26,
1.004748116,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C7,Frontend_Bound,21.60,% Slots,,,0.00,6.86,
1.004748116,S1-C7,Bad_Speculation,28.03,% Slots,,,0.00,6.45,
1.004748116,S1-C7,Backend_Bound,11.53,% Slots,,,0.00,6.45,
1.004748116,S1-C7,Bad_Speculation.Branch_Mispredicts,27.98,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.004748116,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.004748116,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.004748116,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.004748116,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.07212315,S0-C0,Frontend_Bound,23.65,% Slots,,,0.00,5.25,
2.07212315,S0-C0,Bad_Speculation,31.08,% Slots,,,0.00,5.25,
2.07212315,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.24,
2.07212315,S0-C0,Bad_Speculation.Branch_Mispredicts,31.06,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.25,
2.07212315,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C1,Frontend_Bound,23.67,% Slots,,,0.00,5.24,
2.07212315,S0-C1,Bad_Speculation,31.13,% Slots,,,0.00,5.24,
2.07212315,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.24,
2.07212315,S0-C1,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.18,% Core_Clocks,,,0.00,5.25,
2.07212315,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C2,Frontend_Bound,23.44,% Slots,,,0.00,5.24,
2.07212315,S0-C2,Bad_Speculation,30.61,% Slots,,,0.00,5.24,
2.07212315,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.24,
2.07212315,S0-C2,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,5.25,
2.07212315,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C3,Frontend_Bound,22.55,% Slots,,,0.00,5.24,
2.07212315,S0-C3,Bad_Speculation,30.35,% Slots,,,0.00,5.24,
2.07212315,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.24,
2.07212315,S0-C3,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.73,% Core_Clocks,,,0.00,5.25,
2.07212315,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C4,Frontend_Bound,23.43,% Slots,,,0.00,5.24,
2.07212315,S0-C4,Bad_Speculation,28.42,% Slots,,,0.00,5.24,
2.07212315,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.24,
2.07212315,S0-C4,Bad_Speculation.Branch_Mispredicts,28.38,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.08,% Core_Clocks,,,0.00,5.25,
2.07212315,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C5,Frontend_Bound,30.96,% Slots,,,0.00,5.24,
2.07212315,S0-C5,Backend_Bound,38.04,% Slots,,,0.00,5.24,
2.07212315,S0-C5,Retiring,23.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.07212315,S0-C5,Frontend_Bound.Frontend_Latency,26.60,% Slots,,rs_events.empty_end,0.00,5.24,
2.07212315,S0-C5,Backend_Bound.Memory_Bound,22.83,% Slots,,,0.00,5.24,<==
2.07212315,S0-C5,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.24,
2.07212315,S0-C5,Retiring.Microcode_Sequencer,10.60,% Slots,,idq.ms_uops,0.00,5.24,
2.07212315,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.25,
2.07212315,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.25,
2.07212315,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.04,% Clocks,,idq.ms_switches,0.00,5.25,
2.07212315,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
2.07212315,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
2.07212315,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C6,Frontend_Bound,22.86,% Slots,,,0.00,5.24,
2.07212315,S0-C6,Bad_Speculation,27.63,% Slots,,,0.00,5.24,
2.07212315,S0-C6,Backend_Bound,10.97,% Slots,,,0.00,5.24,
2.07212315,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.19,% Slots,,,0.00,5.24,
2.07212315,S0-C6,Bad_Speculation.Branch_Mispredicts,27.59,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.97,% Core_Clocks,,,0.00,5.26,
2.07212315,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C7,Frontend_Bound,34.71,% Slots,,,0.00,5.24,
2.07212315,S0-C7,Backend_Bound,36.39,% Slots,,,0.00,5.24,
2.07212315,S0-C7,Retiring,21.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.07212315,S0-C7,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.24,
2.07212315,S0-C7,Backend_Bound.Memory_Bound,40.15,% Slots,,,0.00,5.24,<==
2.07212315,S0-C7,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.24,
2.07212315,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07212315,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.24,
2.07212315,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
2.07212315,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
2.07212315,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C0,Frontend_Bound,23.72,% Slots,,,0.00,5.24,
2.07212315,S1-C0,Bad_Speculation,31.41,% Slots,,,0.00,5.24,
2.07212315,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.35,% Slots,,,0.00,5.24,
2.07212315,S1-C0,Bad_Speculation.Branch_Mispredicts,31.39,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.97,% Core_Clocks,,,0.00,5.25,
2.07212315,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C1,Frontend_Bound,34.21,% Slots,,,0.00,5.24,
2.07212315,S1-C1,Backend_Bound,39.89,% Slots,,,0.00,5.24,
2.07212315,S1-C1,Retiring,20.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.07212315,S1-C1,Frontend_Bound.Frontend_Latency,28.01,% Slots,,rs_events.empty_end,0.00,5.24,
2.07212315,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.24,
2.07212315,S1-C1,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.24,
2.07212315,S1-C1,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.24,
2.07212315,S1-C1,Retiring.Microcode_Sequencer,16.86,% Slots,,idq.ms_uops,0.00,5.24,
2.07212315,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.24,
2.07212315,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07212315,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.24,
2.07212315,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.63,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.25,
2.07212315,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
2.07212315,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C2,Frontend_Bound,32.22,% Slots,,,0.00,5.24,
2.07212315,S1-C2,Backend_Bound,41.69,% Slots,,,0.00,5.24,<==
2.07212315,S1-C2,Retiring,19.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.07212315,S1-C2,Frontend_Bound.Frontend_Latency,24.24,% Slots,,rs_events.empty_end,0.00,5.24,
2.07212315,S1-C2,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.24,
2.07212315,S1-C2,Backend_Bound.Core_Bound,18.81,% Slots,,,0.00,5.24,
2.07212315,S1-C2,Retiring.Microcode_Sequencer,15.67,% Slots,,idq.ms_uops,0.00,5.24,
2.07212315,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.25,
2.07212315,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07212315,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.46,% Clocks,,idq.ms_switches,0.00,5.25,
2.07212315,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
2.07212315,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C3,Frontend_Bound,23.59,% Slots,,,0.00,5.24,
2.07212315,S1-C3,Bad_Speculation,30.70,% Slots,,,0.00,5.24,
2.07212315,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.24,
2.07212315,S1-C3,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C4,Frontend_Bound,24.54,% Slots,,,0.00,5.25,
2.07212315,S1-C4,Bad_Speculation,31.64,% Slots,,,0.00,5.25,
2.07212315,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.24,
2.07212315,S1-C4,Bad_Speculation.Branch_Mispredicts,31.59,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.07212315,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.10,% Core_Clocks,,,0.00,5.25,
2.07212315,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C5,Frontend_Bound,23.51,% Slots,,,0.00,5.24,
2.07212315,S1-C5,Bad_Speculation,30.21,% Slots,,,0.00,5.24,
2.07212315,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.24,
2.07212315,S1-C5,Bad_Speculation.Branch_Mispredicts,30.20,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C6,Frontend_Bound,23.11,% Slots,,,0.00,5.24,
2.07212315,S1-C6,Bad_Speculation,30.31,% Slots,,,0.00,5.24,
2.07212315,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.24,
2.07212315,S1-C6,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.55,% Core_Clocks,,,0.00,5.25,
2.07212315,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C7,Frontend_Bound,23.34,% Slots,,,0.00,5.24,
2.07212315,S1-C7,Bad_Speculation,30.45,% Slots,,,0.00,5.24,
2.07212315,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.24,
2.07212315,S1-C7,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.07212315,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.02,% Core_Clocks,,,0.00,5.25,
2.07212315,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.07212315,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
3.540707031,S0-C0,Frontend_Bound,23.15,% Slots,,,0.00,5.17,
3.540707031,S0-C0,Bad_Speculation,31.24,% Slots,,,0.00,5.17,
3.540707031,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.17,
3.540707031,S0-C0,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.38,% Core_Clocks,,,0.00,5.17,
3.540707031,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C1,Frontend_Bound,23.08,% Slots,,,0.00,5.17,
3.540707031,S0-C1,Bad_Speculation,30.59,% Slots,,,0.00,5.17,
3.540707031,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.17,
3.540707031,S0-C1,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.17,
3.540707031,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C2,Frontend_Bound,23.89,% Slots,,,0.00,5.17,
3.540707031,S0-C2,Bad_Speculation,31.05,% Slots,,,0.00,5.17,
3.540707031,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.17,
3.540707031,S0-C2,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.52,% Core_Clocks,,,0.00,5.17,
3.540707031,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C3,Frontend_Bound,27.34,% Slots,,,0.00,5.17,
3.540707031,S0-C3,Backend_Bound,42.20,% Slots,,,0.00,5.17,
3.540707031,S0-C3,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
3.540707031,S0-C3,Frontend_Bound.Frontend_Latency,30.20,% Slots,,rs_events.empty_end,0.00,5.17,
3.540707031,S0-C3,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.17,
3.540707031,S0-C3,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.17,
3.540707031,S0-C3,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.17,
3.540707031,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
3.540707031,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.57,% Clocks,,idq.ms_switches,0.00,5.17,
3.540707031,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
3.540707031,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
3.540707031,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C4,Frontend_Bound,23.67,% Slots,,,0.00,5.17,
3.540707031,S0-C4,Bad_Speculation,30.81,% Slots,,,0.00,5.17,
3.540707031,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.17,
3.540707031,S0-C4,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.21,% Core_Clocks,,,0.00,5.17,
3.540707031,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C5,Frontend_Bound,39.16,% Slots,,,0.00,5.18,
3.540707031,S0-C5,Backend_Bound,37.98,% Slots,,,0.00,5.18,
3.540707031,S0-C5,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
3.540707031,S0-C5,Frontend_Bound.Frontend_Latency,34.78,% Slots,,rs_events.empty_end,0.00,5.18,<==
3.540707031,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.18,
3.540707031,S0-C5,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.17,
3.540707031,S0-C5,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.17,
3.540707031,S0-C5,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.17,
3.540707031,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.17,
3.540707031,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
3.540707031,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.17,
3.540707031,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.28,% Core_Clocks,,,0.00,5.45,
3.540707031,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
3.540707031,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
3.540707031,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.18,
3.540707031,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C6,Frontend_Bound,20.35,% Slots,,,0.00,5.17,
3.540707031,S0-C6,Bad_Speculation,30.76,% Slots,,,0.00,5.17,
3.540707031,S0-C6,Backend_Bound,12.68,% Slots,,,0.00,5.17,
3.540707031,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.17,
3.540707031,S0-C6,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.27,% Core_Clocks,,,0.00,5.18,
3.540707031,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C7,Frontend_Bound,36.29,% Slots,,,0.00,5.17,<==
3.540707031,S0-C7,Bad_Speculation,10.18,% Slots,,,0.00,5.17,
3.540707031,S0-C7,Backend_Bound,10.99,% Slots,,,0.00,5.17,
3.540707031,S0-C7,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.17,
3.540707031,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.44,% Slots,,,0.00,5.17,
3.540707031,S0-C7,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.17,
3.540707031,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.17,
3.540707031,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
3.540707031,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.89,% Core_Clocks,,,0.00,5.45,
3.540707031,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C0,Frontend_Bound,22.07,% Slots,,,0.00,5.17,
3.540707031,S1-C0,Bad_Speculation,29.37,% Slots,,,0.00,5.17,
3.540707031,S1-C0,Backend_Bound,12.17,% Slots,,,0.00,5.17,
3.540707031,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.17,
3.540707031,S1-C0,Bad_Speculation.Branch_Mispredicts,29.35,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.56,% Core_Clocks,,,0.00,5.18,
3.540707031,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C1,Frontend_Bound,23.35,% Slots,,,0.00,5.17,
3.540707031,S1-C1,Bad_Speculation,30.75,% Slots,,,0.00,5.17,
3.540707031,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.17,
3.540707031,S1-C1,Bad_Speculation.Branch_Mispredicts,30.73,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.70,% Core_Clocks,,,0.00,5.18,
3.540707031,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C2,Frontend_Bound,36.33,% Slots,,,0.00,5.17,
3.540707031,S1-C2,Backend_Bound,38.23,% Slots,,,0.00,5.17,
3.540707031,S1-C2,Retiring,19.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
3.540707031,S1-C2,Frontend_Bound.Frontend_Latency,29.06,% Slots,,rs_events.empty_end,0.00,5.17,
3.540707031,S1-C2,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.17,
3.540707031,S1-C2,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.17,
3.540707031,S1-C2,Retiring.Microcode_Sequencer,16.39,% Slots,,idq.ms_uops,0.00,5.17,
3.540707031,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
3.540707031,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.76,% Clocks,,idq.ms_switches,0.00,5.17,
3.540707031,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
3.540707031,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.94,% Clocks,,,0.00,5.17,
3.540707031,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C3,Frontend_Bound,23.55,% Slots,,,0.00,5.18,
3.540707031,S1-C3,Bad_Speculation,31.08,% Slots,,,0.00,5.18,
3.540707031,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.18,
3.540707031,S1-C3,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
3.540707031,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C4,Frontend_Bound,34.27,% Slots,,,0.00,5.17,
3.540707031,S1-C4,Backend_Bound,38.76,% Slots,,,0.00,5.17,
3.540707031,S1-C4,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
3.540707031,S1-C4,Frontend_Bound.Frontend_Latency,31.02,% Slots,,rs_events.empty_end,0.00,5.17,
3.540707031,S1-C4,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.17,
3.540707031,S1-C4,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.17,
3.540707031,S1-C4,Retiring.Microcode_Sequencer,16.72,% Slots,,idq.ms_uops,0.00,5.17,
3.540707031,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.17,
3.540707031,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
3.540707031,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.97,% Clocks,,idq.ms_switches,0.00,5.17,
3.540707031,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
3.540707031,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.17,
3.540707031,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C5,Frontend_Bound,23.56,% Slots,,,0.00,5.18,
3.540707031,S1-C5,Bad_Speculation,30.56,% Slots,,,0.00,5.18,
3.540707031,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.18,
3.540707031,S1-C5,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
3.540707031,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C6,Frontend_Bound,23.17,% Slots,,,0.00,5.17,
3.540707031,S1-C6,Bad_Speculation,30.59,% Slots,,,0.00,5.17,
3.540707031,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.17,
3.540707031,S1-C6,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,5.17,
3.540707031,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C7,Frontend_Bound,23.97,% Slots,,,0.00,5.17,
3.540707031,S1-C7,Bad_Speculation,31.40,% Slots,,,0.00,5.17,
3.540707031,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.17,
3.540707031,S1-C7,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
3.540707031,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,5.17,
3.540707031,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
3.540707031,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
5.027520229,S0-C0,Frontend_Bound,23.27,% Slots,,,0.00,5.38,
5.027520229,S0-C0,Bad_Speculation,30.30,% Slots,,,0.00,5.38,
5.027520229,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.11,
5.027520229,S0-C0,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.82,% Core_Clocks,,,0.00,5.38,
5.027520229,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C1,Frontend_Bound,23.06,% Slots,,,0.00,5.38,
5.027520229,S0-C1,Bad_Speculation,30.65,% Slots,,,0.00,5.38,
5.027520229,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.11,
5.027520229,S0-C1,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.80,% Core_Clocks,,,0.00,5.38,
5.027520229,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C2,Frontend_Bound,23.46,% Slots,,,0.00,5.38,
5.027520229,S0-C2,Bad_Speculation,30.62,% Slots,,,0.00,5.38,
5.027520229,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.11,
5.027520229,S0-C2,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.53,% Core_Clocks,,,0.00,5.38,
5.027520229,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C3,Frontend_Bound,30.10,% Slots,,,0.00,5.38,
5.027520229,S0-C3,Backend_Bound,40.38,% Slots,,,0.00,5.38,
5.027520229,S0-C3,Retiring,26.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
5.027520229,S0-C3,Frontend_Bound.Frontend_Latency,34.97,% Slots,,rs_events.empty_end,0.00,5.1,
5.027520229,S0-C3,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,5.38,
5.027520229,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.38,
5.027520229,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
5.027520229,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.59,% Clocks,,idq.ms_switches,0.00,5.38,
5.027520229,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
5.027520229,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
5.027520229,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
5.027520229,S0-C4,Frontend_Bound,23.62,% Slots,,,0.00,5.38,
5.027520229,S0-C4,Bad_Speculation,30.93,% Slots,,,0.00,5.38,
5.027520229,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.11,
5.027520229,S0-C4,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.18,% Core_Clocks,,,0.00,5.38,
5.027520229,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C5,Frontend_Bound,34.83,% Slots,,,0.00,5.11,<==
5.027520229,S0-C5,Backend_Bound,11.41,% Slots,,,0.00,5.11,
5.027520229,S0-C5,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.11,
5.027520229,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.61,% Slots,,,0.00,5.11,
5.027520229,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.38,
5.027520229,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
5.027520229,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.42,% Core_Clocks,,,0.00,5.11,
5.027520229,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C6,Bad_Speculation,28.39,% Slots,,,0.00,5.11,
5.027520229,S0-C6,Bad_Speculation.Branch_Mispredicts,28.35,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S0-C6,Backend_Bound,13.30,% Slots,,,0.00,5.11,
5.027520229,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C7,Frontend_Bound,34.74,% Slots,,,0.00,5.1,
5.027520229,S0-C7,Backend_Bound,43.31,% Slots,,,0.00,5.1,
5.027520229,S0-C7,Retiring,15.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
5.027520229,S0-C7,Frontend_Bound.Frontend_Latency,32.96,% Slots,,rs_events.empty_end,0.00,5.1,
5.027520229,S0-C7,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.1,
5.027520229,S0-C7,Backend_Bound.Core_Bound,30.68,% Slots,,,0.00,5.1,
5.027520229,S0-C7,Retiring.Microcode_Sequencer,10.57,% Slots,,idq.ms_uops,0.00,5.38,
5.027520229,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.38,
5.027520229,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
5.027520229,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.38,
5.027520229,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
5.027520229,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.67,% Clocks,,,0.00,5.38,<==
5.027520229,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
5.027520229,S1-C0,Frontend_Bound,22.61,% Slots,,,0.00,5.11,
5.027520229,S1-C0,Bad_Speculation,30.07,% Slots,,,0.00,5.11,
5.027520229,S1-C0,Backend_Bound,10.91,% Slots,,,0.00,5.11,
5.027520229,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.11,
5.027520229,S1-C0,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.79,% Core_Clocks,,,0.00,5.38,
5.027520229,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C1,Frontend_Bound,24.22,% Slots,,,0.00,5.11,
5.027520229,S1-C1,Bad_Speculation,30.34,% Slots,,,0.00,5.11,
5.027520229,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.11,
5.027520229,S1-C1,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.18,% Core_Clocks,,,0.00,5.38,
5.027520229,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C2,Frontend_Bound,61.12,% Slots,,,0.00,5.11,
5.027520229,S1-C2,Backend_Bound,13.11,% Slots,,,0.00,5.11,
5.027520229,S1-C2,Retiring,19.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
5.027520229,S1-C2,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.11,
5.027520229,S1-C2,Frontend_Bound.Frontend_Bandwidth,49.93,% Slots,,,0.00,5.11,
5.027520229,S1-C2,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.38,
5.027520229,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.38,
5.027520229,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
5.027520229,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.37,% Clocks,,idq.ms_switches,0.00,5.38,
5.027520229,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.56,% Core_Clocks,,,0.00,5.11,<==
5.027520229,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C3,Frontend_Bound,23.74,% Slots,,,0.00,5.11,
5.027520229,S1-C3,Bad_Speculation,31.28,% Slots,,,0.00,5.11,
5.027520229,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.11,
5.027520229,S1-C3,Bad_Speculation.Branch_Mispredicts,31.26,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C4,Frontend_Bound,45.93,% Slots,,,0.00,5.11,
5.027520229,S1-C4,Backend_Bound,26.75,% Slots,,,0.00,5.11,
5.027520229,S1-C4,Retiring,20.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
5.027520229,S1-C4,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.11,
5.027520229,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.28,% Slots,,,0.00,5.11,
5.027520229,S1-C4,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.11,
5.027520229,S1-C4,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.11,
5.027520229,S1-C4,Retiring.Microcode_Sequencer,16.57,% Slots,,idq.ms_uops,0.00,5.38,
5.027520229,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.38,
5.027520229,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
5.027520229,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.18,% Clocks,,idq.ms_switches,0.00,5.38,
5.027520229,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.83,% Core_Clocks,,,0.00,5.11,<==
5.027520229,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
5.027520229,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.06,% Clocks,,,0.00,5.38,
5.027520229,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C5,Frontend_Bound,23.42,% Slots,,,0.00,5.11,
5.027520229,S1-C5,Bad_Speculation,30.18,% Slots,,,0.00,5.11,
5.027520229,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.11,
5.027520229,S1-C5,Bad_Speculation.Branch_Mispredicts,30.17,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C6,Frontend_Bound,22.88,% Slots,,,0.00,5.11,
5.027520229,S1-C6,Bad_Speculation,30.12,% Slots,,,0.00,5.11,
5.027520229,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.11,
5.027520229,S1-C6,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,5.38,
5.027520229,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C7,Frontend_Bound,23.98,% Slots,,,0.00,5.11,
5.027520229,S1-C7,Bad_Speculation,31.22,% Slots,,,0.00,5.11,
5.027520229,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.11,
5.027520229,S1-C7,Bad_Speculation.Branch_Mispredicts,31.20,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
5.027520229,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,5.38,
5.027520229,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
5.027520229,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
5.027520229,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
5.027520229,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
5.027520229,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
6.505768224,S0-C0,Frontend_Bound,23.42,% Slots,,,0.00,5.14,
6.505768224,S0-C0,Bad_Speculation,30.35,% Slots,,,0.00,5.14,
6.505768224,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.14,
6.505768224,S0-C0,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.18,% Core_Clocks,,,0.00,5.15,
6.505768224,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C1,Frontend_Bound,23.15,% Slots,,,0.00,5.14,
6.505768224,S0-C1,Bad_Speculation,30.86,% Slots,,,0.00,5.14,
6.505768224,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.14,
6.505768224,S0-C1,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,5.14,
6.505768224,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C2,Frontend_Bound,23.77,% Slots,,,0.00,5.14,
6.505768224,S0-C2,Bad_Speculation,30.63,% Slots,,,0.00,5.14,
6.505768224,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.14,
6.505768224,S0-C2,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.07,% Core_Clocks,,,0.00,5.14,
6.505768224,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C3,Frontend_Bound,32.01,% Slots,,,0.00,5.14,
6.505768224,S0-C3,Backend_Bound,34.26,% Slots,,,0.00,5.14,
6.505768224,S0-C3,Retiring,24.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
6.505768224,S0-C3,Frontend_Bound.Frontend_Latency,27.74,% Slots,,rs_events.empty_end,0.00,5.14,
6.505768224,S0-C3,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.14,
6.505768224,S0-C3,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.14,<==
6.505768224,S0-C3,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.14,
6.505768224,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.15,
6.505768224,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
6.505768224,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.15,
6.505768224,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
6.505768224,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C4,Frontend_Bound,23.54,% Slots,,,0.00,5.14,
6.505768224,S0-C4,Bad_Speculation,30.73,% Slots,,,0.00,5.14,
6.505768224,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.14,
6.505768224,S0-C4,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.10,% Core_Clocks,,,0.00,5.14,
6.505768224,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C5,Frontend_Bound,35.36,% Slots,,,0.00,5.14,<==
6.505768224,S0-C5,Bad_Speculation,10.11,% Slots,,,0.00,5.14,
6.505768224,S0-C5,Backend_Bound,12.86,% Slots,,,0.00,5.14,
6.505768224,S0-C5,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.14,
6.505768224,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.52,% Slots,,,0.00,5.14,
6.505768224,S0-C5,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.14,
6.505768224,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.15,
6.505768224,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
6.505768224,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.94,% Core_Clocks,,,0.00,5.42,
6.505768224,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C6,Bad_Speculation,30.96,% Slots,,,0.00,5.14,
6.505768224,S0-C6,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S0-C6,Backend_Bound,13.34,% Slots,,,0.00,5.14,
6.505768224,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C7,Frontend_Bound,41.14,% Slots,,,0.00,5.14,
6.505768224,S0-C7,Backend_Bound,33.27,% Slots,,,0.00,5.14,
6.505768224,S0-C7,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
6.505768224,S0-C7,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.14,
6.505768224,S0-C7,Backend_Bound.Memory_Bound,18.79,% Slots,,,0.00,5.14,
6.505768224,S0-C7,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.14,
6.505768224,S0-C7,Retiring.Microcode_Sequencer,11.47,% Slots,,idq.ms_uops,0.00,5.14,
6.505768224,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.31,% Clocks,,,0.00,5.14,
6.505768224,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.14,
6.505768224,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
6.505768224,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.90,% Clocks,,,0.00,5.14,
6.505768224,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.14,
6.505768224,S1-C0,Bad_Speculation,30.93,% Slots,,,0.00,5.14,
6.505768224,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.14,
6.505768224,S1-C0,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,5.14,
6.505768224,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C1,Frontend_Bound,28.66,% Slots,,,0.00,5.14,
6.505768224,S1-C1,Backend_Bound,43.00,% Slots,,,0.00,5.14,
6.505768224,S1-C1,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
6.505768224,S1-C1,Frontend_Bound.Frontend_Latency,31.93,% Slots,,rs_events.empty_end,0.00,5.14,
6.505768224,S1-C1,Backend_Bound.Memory_Bound,28.27,% Slots,,,0.00,5.14,<==
6.505768224,S1-C1,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.14,
6.505768224,S1-C1,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.15,
6.505768224,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
6.505768224,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.46,% Clocks,,idq.ms_switches,0.00,5.13,
6.505768224,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
6.505768224,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
6.505768224,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.72,% Clocks,,,0.00,5.14,
6.505768224,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
6.505768224,S1-C2,Frontend_Bound,30.72,% Slots,,,0.00,5.14,
6.505768224,S1-C2,Backend_Bound,45.98,% Slots,,,0.00,5.14,
6.505768224,S1-C2,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
6.505768224,S1-C2,Frontend_Bound.Frontend_Latency,33.07,% Slots,,rs_events.empty_end,0.00,5.14,
6.505768224,S1-C2,Backend_Bound.Memory_Bound,32.18,% Slots,,,0.00,5.14,
6.505768224,S1-C2,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.14,
6.505768224,S1-C2,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.14,
6.505768224,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.14,
6.505768224,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
6.505768224,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.14,
6.505768224,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
6.505768224,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.34,% Clocks,,,0.00,5.14,
6.505768224,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C3,Frontend_Bound,23.56,% Slots,,,0.00,5.14,
6.505768224,S1-C3,Bad_Speculation,30.87,% Slots,,,0.00,5.14,
6.505768224,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.14,
6.505768224,S1-C3,Bad_Speculation.Branch_Mispredicts,30.85,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C4,Frontend_Bound,35.45,% Slots,,,0.00,5.14,
6.505768224,S1-C4,Backend_Bound,36.81,% Slots,,,0.00,5.14,
6.505768224,S1-C4,Retiring,21.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
6.505768224,S1-C4,Frontend_Bound.Frontend_Latency,53.68,% Slots,,rs_events.empty_end,0.00,5.14,
6.505768224,S1-C4,Backend_Bound.Core_Bound,30.49,% Slots,,,0.00,5.14,
6.505768224,S1-C4,Retiring.Microcode_Sequencer,17.75,% Slots,,idq.ms_uops,0.00,5.14,
6.505768224,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
6.505768224,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.96,% Clocks,,idq.ms_switches,0.00,5.14,
6.505768224,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.55,% Clocks,,,0.00,5.14,<==
6.505768224,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C5,Frontend_Bound,23.61,% Slots,,,0.00,5.14,
6.505768224,S1-C5,Bad_Speculation,30.86,% Slots,,,0.00,5.14,
6.505768224,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.14,
6.505768224,S1-C5,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C6,Frontend_Bound,23.30,% Slots,,,0.00,5.14,
6.505768224,S1-C6,Bad_Speculation,30.56,% Slots,,,0.00,5.14,
6.505768224,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.14,
6.505768224,S1-C6,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.28,% Core_Clocks,,,0.00,5.14,
6.505768224,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C7,Frontend_Bound,23.54,% Slots,,,0.00,5.14,
6.505768224,S1-C7,Bad_Speculation,30.59,% Slots,,,0.00,5.14,
6.505768224,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.14,
6.505768224,S1-C7,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
6.505768224,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.16,% Core_Clocks,,,0.00,5.14,
6.505768224,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
6.505768224,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
8.002521296,S0-C0,Frontend_Bound,23.33,% Slots,,,0.00,5.34,
8.002521296,S0-C0,Bad_Speculation,29.89,% Slots,,,0.00,5.34,
8.002521296,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.07,
8.002521296,S0-C0,Bad_Speculation.Branch_Mispredicts,29.87,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
8.002521296,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,5.34,
8.002521296,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C1,Frontend_Bound,22.90,% Slots,,,0.00,5.34,
8.002521296,S0-C1,Bad_Speculation,30.56,% Slots,,,0.00,5.34,
8.002521296,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.07,
8.002521296,S0-C1,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
8.002521296,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,5.34,
8.002521296,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C2,Frontend_Bound,23.90,% Slots,,,0.00,5.34,
8.002521296,S0-C2,Bad_Speculation,30.97,% Slots,,,0.00,5.34,
8.002521296,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.07,
8.002521296,S0-C2,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
8.002521296,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.68,% Core_Clocks,,,0.00,5.34,
8.002521296,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C3,Frontend_Bound,31.17,% Slots,,,0.00,5.34,
8.002521296,S0-C3,Backend_Bound,33.83,% Slots,,,0.00,5.34,<==
8.002521296,S0-C3,Retiring,25.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.002521296,S0-C3,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.07,
8.002521296,S0-C3,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.07,
8.002521296,S0-C3,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.07,
8.002521296,S0-C3,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.34,
8.002521296,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.002521296,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.24,% Clocks,,idq.ms_switches,0.00,5.35,
8.002521296,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
8.002521296,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.002521296,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.48,% Clocks,,,0.00,5.34,
8.002521296,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C4,Frontend_Bound,23.50,% Slots,,,0.00,5.34,
8.002521296,S0-C4,Bad_Speculation,30.48,% Slots,,,0.00,5.34,
8.002521296,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.07,
8.002521296,S0-C4,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
8.002521296,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.05,% Core_Clocks,,,0.00,5.34,
8.002521296,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C5,Frontend_Bound,36.92,% Slots,,,0.00,5.08,<==
8.002521296,S0-C5,Bad_Speculation,10.38,% Slots,,,0.00,5.08,
8.002521296,S0-C5,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.07,
8.002521296,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.55,% Slots,,,0.00,5.08,
8.002521296,S0-C5,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.002521296,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.34,
8.002521296,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.002521296,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.90,% Core_Clocks,,,0.00,5.08,
8.002521296,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
8.002521296,S0-C6,Bad_Speculation,30.74,% Slots,,,0.00,5.07,
8.002521296,S0-C6,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
8.002521296,S0-C6,Backend_Bound,13.50,% Slots,,,0.00,5.07,
8.002521296,S0-C6,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.07,
8.002521296,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.50,% Clocks,,arith.fpu_div_active,0.00,5.08,
8.002521296,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C7,Frontend_Bound,38.10,% Slots,,,0.00,5.08,
8.002521296,S0-C7,Backend_Bound,38.26,% Slots,,,0.00,5.08,
8.002521296,S0-C7,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.002521296,S0-C7,Frontend_Bound.Frontend_Latency,39.87,% Slots,,rs_events.empty_end,0.00,5.08,
8.002521296,S0-C7,Backend_Bound.Memory_Bound,24.27,% Slots,,,0.00,5.08,
8.002521296,S0-C7,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.08,
8.002521296,S0-C7,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.34,
8.002521296,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.34,
8.002521296,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.002521296,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.34,
8.002521296,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
8.002521296,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
8.002521296,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C0,Frontend_Bound,23.11,% Slots,,,0.00,5.07,
8.002521296,S1-C0,Bad_Speculation,30.92,% Slots,,,0.00,5.07,
8.002521296,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.07,
8.002521296,S1-C0,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
8.002521296,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.78,% Core_Clocks,,,0.00,5.34,
8.002521296,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
8.002521296,S1-C1,Frontend_Bound,29.35,% Slots,,,0.00,5.08,
8.002521296,S1-C1,Backend_Bound,16.12,% Slots,,,0.00,5.08,
8.002521296,S1-C1,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.08,
8.002521296,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.31,% Slots,,,0.00,5.07,
8.002521296,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.002521296,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.91,% Core_Clocks,,,0.00,5.08,
8.002521296,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C2,Frontend_Bound,40.19,% Slots,,,0.00,5.08,
8.002521296,S1-C2,Backend_Bound,30.32,% Slots,,,0.00,5.08,
8.002521296,S1-C2,Retiring,19.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.002521296,S1-C2,Frontend_Bound.Frontend_Latency,32.79,% Slots,,rs_events.empty_end,0.00,5.07,<==
8.002521296,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.08,
8.002521296,S1-C2,Backend_Bound.Memory_Bound,18.57,% Slots,,,0.00,5.07,
8.002521296,S1-C2,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.07,
8.002521296,S1-C2,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.34,
8.002521296,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.34,
8.002521296,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.002521296,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.34,
8.002521296,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.59,% Core_Clocks,,,0.00,5.08,
8.002521296,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
8.002521296,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.18,% Clocks,,,0.00,5.34,
8.002521296,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C3,Frontend_Bound,23.65,% Slots,,,0.00,5.08,
8.002521296,S1-C3,Bad_Speculation,31.11,% Slots,,,0.00,5.08,
8.002521296,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.07,
8.002521296,S1-C3,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
8.002521296,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C4,Frontend_Bound,33.19,% Slots,,,0.00,5.08,
8.002521296,S1-C4,Backend_Bound,39.37,% Slots,,,0.00,5.08,
8.002521296,S1-C4,Retiring,20.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.002521296,S1-C4,Frontend_Bound.Frontend_Latency,33.22,% Slots,,rs_events.empty_end,0.00,5.07,
8.002521296,S1-C4,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.07,
8.002521296,S1-C4,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.07,
8.002521296,S1-C4,Retiring.Microcode_Sequencer,15.84,% Slots,,idq.ms_uops,0.00,5.34,
8.002521296,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.34,
8.002521296,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.002521296,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.39,% Clocks,,idq.ms_switches,0.00,5.34,
8.002521296,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
8.002521296,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.32,% Clocks,,,0.00,5.35,
8.002521296,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C5,Frontend_Bound,23.67,% Slots,,,0.00,5.08,
8.002521296,S1-C5,Bad_Speculation,30.62,% Slots,,,0.00,5.08,
8.002521296,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.07,
8.002521296,S1-C5,Bad_Speculation.Branch_Mispredicts,30.61,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
8.002521296,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C6,Frontend_Bound,23.13,% Slots,,,0.00,5.07,
8.002521296,S1-C6,Bad_Speculation,30.72,% Slots,,,0.00,5.07,
8.002521296,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.07,
8.002521296,S1-C6,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
8.002521296,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.12,% Core_Clocks,,,0.00,5.34,
8.002521296,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
8.002521296,S1-C7,Frontend_Bound,23.90,% Slots,,,0.00,5.07,
8.002521296,S1-C7,Bad_Speculation,31.23,% Slots,,,0.00,5.07,
8.002521296,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.07,
8.002521296,S1-C7,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
8.002521296,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,5.34,
8.002521296,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
8.002521296,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
8.002521296,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
8.002521296,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
8.002521296,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
8.002521296,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
9.470973782,S0-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.18,
9.470973782,S0-C0,Bad_Speculation,30.71,% Slots,,,0.00,5.18,
9.470973782,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.18,
9.470973782,S0-C0,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.18,
9.470973782,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C1,Frontend_Bound,23.00,% Slots,,,0.00,5.18,
9.470973782,S0-C1,Bad_Speculation,30.64,% Slots,,,0.00,5.18,
9.470973782,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.18,
9.470973782,S0-C1,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.91,% Core_Clocks,,,0.00,5.18,
9.470973782,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C2,Frontend_Bound,23.58,% Slots,,,0.00,5.18,
9.470973782,S0-C2,Bad_Speculation,30.70,% Slots,,,0.00,5.18,
9.470973782,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.18,
9.470973782,S0-C2,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.27,% Core_Clocks,,,0.00,5.18,
9.470973782,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C3,Frontend_Bound,34.73,% Slots,,,0.00,5.17,<==
9.470973782,S0-C3,Backend_Bound,13.29,% Slots,,,0.00,5.17,
9.470973782,S0-C3,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.17,
9.470973782,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.77,% Slots,,,0.00,5.17,
9.470973782,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.18,
9.470973782,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.470973782,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.96,% Core_Clocks,,,0.00,5.45,
9.470973782,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C4,Frontend_Bound,23.28,% Slots,,,0.00,5.18,
9.470973782,S0-C4,Bad_Speculation,30.34,% Slots,,,0.00,5.18,
9.470973782,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.18,
9.470973782,S0-C4,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.52,% Core_Clocks,,,0.00,5.18,
9.470973782,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C5,Frontend_Bound,30.72,% Slots,,,0.00,5.17,
9.470973782,S0-C5,Backend_Bound,43.72,% Slots,,,0.00,5.17,
9.470973782,S0-C5,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.470973782,S0-C5,Frontend_Bound.Frontend_Latency,38.37,% Slots,,rs_events.empty_end,0.00,5.17,
9.470973782,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.17,
9.470973782,S0-C5,Backend_Bound.Memory_Bound,35.32,% Slots,,,0.00,5.17,<==
9.470973782,S0-C5,Retiring.Microcode_Sequencer,11.08,% Slots,,idq.ms_uops,0.00,5.17,
9.470973782,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.470973782,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.18,
9.470973782,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.86,% Core_Clocks,,,0.00,5.45,
9.470973782,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.470973782,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.470973782,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C6,Bad_Speculation,29.68,% Slots,,,0.00,5.18,
9.470973782,S0-C6,Bad_Speculation.Branch_Mispredicts,29.63,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S0-C6,Backend_Bound,13.13,% Slots,,,0.00,5.18,
9.470973782,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C7,Frontend_Bound,35.13,% Slots,,,0.00,5.18,
9.470973782,S0-C7,Backend_Bound,44.11,% Slots,,,0.00,5.18,
9.470973782,S0-C7,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
9.470973782,S0-C7,Frontend_Bound.Frontend_Latency,47.41,% Slots,,rs_events.empty_end,0.00,5.18,
9.470973782,S0-C7,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.18,
9.470973782,S0-C7,Backend_Bound.Core_Bound,30.97,% Slots,,,0.00,5.18,<==
9.470973782,S0-C7,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.18,
9.470973782,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.18,
9.470973782,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
9.470973782,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.18,
9.470973782,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
9.470973782,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C0,Frontend_Bound,23.18,% Slots,,,0.00,5.18,
9.470973782,S1-C0,Bad_Speculation,30.76,% Slots,,,0.00,5.18,
9.470973782,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.18,
9.470973782,S1-C0,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,5.18,
9.470973782,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C1,Frontend_Bound,31.54,% Slots,,,0.00,5.17,
9.470973782,S1-C1,Backend_Bound,40.71,% Slots,,,0.00,5.17,
9.470973782,S1-C1,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.470973782,S1-C1,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,0.00,5.17,
9.470973782,S1-C1,Backend_Bound.Memory_Bound,23.15,% Slots,,,0.00,5.17,
9.470973782,S1-C1,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.17,
9.470973782,S1-C1,Retiring.Microcode_Sequencer,16.94,% Slots,,idq.ms_uops,0.00,5.17,
9.470973782,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
9.470973782,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.89,% Clocks,,idq.ms_switches,0.00,5.18,
9.470973782,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
9.470973782,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.26,% Clocks,,,0.00,5.18,
9.470973782,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C2,Frontend_Bound,30.49,% Slots,,,0.00,5.18,
9.470973782,S1-C2,Backend_Bound,44.11,% Slots,,,0.00,5.18,
9.470973782,S1-C2,Retiring,21.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.470973782,S1-C2,Frontend_Bound.Frontend_Latency,32.88,% Slots,,rs_events.empty_end,0.00,5.18,
9.470973782,S1-C2,Backend_Bound.Memory_Bound,27.80,% Slots,,,0.00,5.18,
9.470973782,S1-C2,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.18,
9.470973782,S1-C2,Retiring.Microcode_Sequencer,17.65,% Slots,,idq.ms_uops,0.00,5.17,
9.470973782,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.17,
9.470973782,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
9.470973782,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.93,% Clocks,,idq.ms_switches,0.00,5.17,
9.470973782,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
9.470973782,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.00,% Clocks,,,0.00,5.17,
9.470973782,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C3,Frontend_Bound,23.41,% Slots,,,0.00,5.18,
9.470973782,S1-C3,Bad_Speculation,30.75,% Slots,,,0.00,5.18,
9.470973782,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.18,
9.470973782,S1-C3,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C4,Frontend_Bound,34.16,% Slots,,,0.00,5.18,
9.470973782,S1-C4,Backend_Bound,38.70,% Slots,,,0.00,5.18,<==
9.470973782,S1-C4,Retiring,21.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.470973782,S1-C4,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.18,
9.470973782,S1-C4,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.18,
9.470973782,S1-C4,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.18,
9.470973782,S1-C4,Retiring.Microcode_Sequencer,17.04,% Slots,,idq.ms_uops,0.00,5.17,
9.470973782,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
9.470973782,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.93,% Clocks,,idq.ms_switches,0.00,5.17,
9.470973782,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
9.470973782,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.81,% Clocks,,,0.00,5.18,
9.470973782,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C5,Frontend_Bound,23.54,% Slots,,,0.00,5.18,
9.470973782,S1-C5,Bad_Speculation,30.78,% Slots,,,0.00,5.18,
9.470973782,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.18,
9.470973782,S1-C5,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C6,Frontend_Bound,23.34,% Slots,,,0.00,5.18,
9.470973782,S1-C6,Bad_Speculation,30.98,% Slots,,,0.00,5.18,
9.470973782,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.18,
9.470973782,S1-C6,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.02,% Core_Clocks,,,0.00,5.18,
9.470973782,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C7,Frontend_Bound,23.75,% Slots,,,0.00,5.18,
9.470973782,S1-C7,Bad_Speculation,30.98,% Slots,,,0.00,5.18,
9.470973782,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.18,
9.470973782,S1-C7,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
9.470973782,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.27,% Core_Clocks,,,0.00,5.18,
9.470973782,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
9.470973782,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
10.954787757,S0-C0,Frontend_Bound,23.33,% Slots,,,0.00,5.39,
10.954787757,S0-C0,Bad_Speculation,30.32,% Slots,,,0.00,5.39,
10.954787757,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.12,
10.954787757,S0-C0,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.56,% Core_Clocks,,,0.00,5.39,
10.954787757,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C1,Frontend_Bound,22.86,% Slots,,,0.00,5.39,
10.954787757,S0-C1,Bad_Speculation,30.35,% Slots,,,0.00,5.39,
10.954787757,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.12,
10.954787757,S0-C1,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,5.39,
10.954787757,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C2,Frontend_Bound,22.97,% Slots,,,0.00,5.39,
10.954787757,S0-C2,Bad_Speculation,30.23,% Slots,,,0.00,5.39,
10.954787757,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.12,
10.954787757,S0-C2,Bad_Speculation.Branch_Mispredicts,30.21,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.18,% Core_Clocks,,,0.00,5.39,
10.954787757,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C3,Frontend_Bound,29.27,% Slots,,,0.00,5.39,
10.954787757,S0-C3,Bad_Speculation,18.22,% Slots,,,0.00,5.39,
10.954787757,S0-C3,Backend_Bound,11.57,% Slots,,,0.00,5.39,
10.954787757,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.01,% Slots,,,0.00,5.12,
10.954787757,S0-C3,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,5.12,
10.954787757,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.36,% Core_Clocks,,,0.00,5.12,<==
10.954787757,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.65,% Core_Clocks,,,0.00,5.39,
10.954787757,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C4,Frontend_Bound,23.58,% Slots,,,0.00,5.39,
10.954787757,S0-C4,Bad_Speculation,30.73,% Slots,,,0.00,5.39,
10.954787757,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.12,
10.954787757,S0-C4,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,5.39,
10.954787757,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C5,Frontend_Bound,23.14,% Slots,,,0.00,5.12,
10.954787757,S0-C5,Bad_Speculation,29.37,% Slots,,,0.00,5.12,
10.954787757,S0-C5,Backend_Bound,11.24,% Slots,,,0.00,5.12,
10.954787757,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,5.12,
10.954787757,S0-C5,Bad_Speculation.Branch_Mispredicts,29.33,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.98,% Core_Clocks,,,0.00,5.39,
10.954787757,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
10.954787757,S0-C6,Bad_Speculation,28.92,% Slots,,,0.00,5.13,
10.954787757,S0-C6,Bad_Speculation.Branch_Mispredicts,28.88,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S0-C6,Backend_Bound,12.98,% Slots,,,0.00,5.13,
10.954787757,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C7,Frontend_Bound,38.11,% Slots,,,0.00,5.13,
10.954787757,S0-C7,Backend_Bound,37.52,% Slots,,,0.00,5.13,
10.954787757,S0-C7,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
10.954787757,S0-C7,Frontend_Bound.Frontend_Latency,36.74,% Slots,,rs_events.empty_end,0.00,5.12,
10.954787757,S0-C7,Backend_Bound.Memory_Bound,39.63,% Slots,,,0.00,5.12,
10.954787757,S0-C7,Retiring.Microcode_Sequencer,11.52,% Slots,,idq.ms_uops,0.00,5.4,
10.954787757,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.39,
10.954787757,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
10.954787757,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.39,
10.954787757,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
10.954787757,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C0,Frontend_Bound,23.00,% Slots,,,0.00,5.13,
10.954787757,S1-C0,Bad_Speculation,30.76,% Slots,,,0.00,5.13,
10.954787757,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.12,
10.954787757,S1-C0,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,5.39,
10.954787757,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C1,Frontend_Bound,24.53,% Slots,,,0.00,5.12,
10.954787757,S1-C1,Bad_Speculation,30.26,% Slots,,,0.00,5.12,
10.954787757,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.12,
10.954787757,S1-C1,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.97,% Core_Clocks,,,0.00,5.39,
10.954787757,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C2,Frontend_Bound,29.06,% Slots,,,0.00,5.12,<==
10.954787757,S1-C2,Backend_Bound,11.87,% Slots,,,0.00,5.12,
10.954787757,S1-C2,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
10.954787757,S1-C2,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.12,
10.954787757,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.99,% Slots,,,0.00,5.12,
10.954787757,S1-C2,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.4,
10.954787757,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
10.954787757,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.39,
10.954787757,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.67,% Core_Clocks,,,0.00,5.13,
10.954787757,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C3,Frontend_Bound,23.62,% Slots,,,0.00,5.12,
10.954787757,S1-C3,Bad_Speculation,30.94,% Slots,,,0.00,5.12,
10.954787757,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.12,
10.954787757,S1-C3,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C4,Frontend_Bound,32.40,% Slots,,,0.00,5.13,
10.954787757,S1-C4,Backend_Bound,41.69,% Slots,,,0.00,5.13,
10.954787757,S1-C4,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.954787757,S1-C4,Frontend_Bound.Frontend_Latency,34.03,% Slots,,rs_events.empty_end,0.00,5.13,
10.954787757,S1-C4,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.12,
10.954787757,S1-C4,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.12,
10.954787757,S1-C4,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.39,
10.954787757,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.4,
10.954787757,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
10.954787757,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.4,
10.954787757,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
10.954787757,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C5,Frontend_Bound,23.46,% Slots,,,0.00,5.12,
10.954787757,S1-C5,Bad_Speculation,30.80,% Slots,,,0.00,5.12,
10.954787757,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.12,
10.954787757,S1-C5,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C6,Frontend_Bound,23.36,% Slots,,,0.00,5.13,
10.954787757,S1-C6,Bad_Speculation,31.04,% Slots,,,0.00,5.13,
10.954787757,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.12,
10.954787757,S1-C6,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,5.39,
10.954787757,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C7,Frontend_Bound,24.02,% Slots,,,0.00,5.12,
10.954787757,S1-C7,Bad_Speculation,31.19,% Slots,,,0.00,5.12,
10.954787757,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.12,
10.954787757,S1-C7,Bad_Speculation.Branch_Mispredicts,31.16,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
10.954787757,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.13,% Core_Clocks,,,0.00,5.39,
10.954787757,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
10.954787757,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
14.556896036,S0-C0,Frontend_Bound,23.59,% Slots,,,0.00,5.22,
14.556896036,S0-C0,Bad_Speculation,30.77,% Slots,,,0.00,5.22,
14.556896036,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.22,
14.556896036,S0-C0,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,5.22,
14.556896036,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C1,Frontend_Bound,28.00,% Slots,,,0.00,5.22,
14.556896036,S0-C1,Bad_Speculation,23.11,% Slots,,,0.00,5.22,
14.556896036,S0-C1,Backend_Bound,10.18,% Slots,,,0.00,5.22,
14.556896036,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.07,% Slots,,,0.00,5.22,
14.556896036,S0-C1,Bad_Speculation.Branch_Mispredicts,22.95,% Slots,,br_misp_retired.all_branches,0.00,5.22,
14.556896036,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.89,% Core_Clocks,,,0.00,5.33,
14.556896036,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.86,% Core_Clocks,,,0.00,5.22,<==
14.556896036,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C2,Frontend_Bound,23.27,% Slots,,,0.00,5.22,
14.556896036,S0-C2,Bad_Speculation,30.92,% Slots,,,0.00,5.22,
14.556896036,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.22,
14.556896036,S0-C2,Bad_Speculation.Branch_Mispredicts,30.90,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.27,% Core_Clocks,,,0.00,5.22,
14.556896036,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C3,Frontend_Bound,23.56,% Slots,,,0.00,5.22,
14.556896036,S0-C3,Bad_Speculation,30.64,% Slots,,,0.00,5.22,
14.556896036,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.22,
14.556896036,S0-C3,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,5.22,
14.556896036,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C4,Frontend_Bound,23.62,% Slots,,,0.00,5.22,
14.556896036,S0-C4,Bad_Speculation,30.71,% Slots,,,0.00,5.22,
14.556896036,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.22,
14.556896036,S0-C4,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.22,
14.556896036,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C5,Frontend_Bound,24.90,% Slots,,,0.00,5.22,
14.556896036,S0-C5,Bad_Speculation,29.81,% Slots,,,0.00,5.22,
14.556896036,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.22,
14.556896036,S0-C5,Bad_Speculation.Branch_Mispredicts,29.76,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.15,% Core_Clocks,,,0.00,5.22,
14.556896036,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C6,Bad_Speculation,29.69,% Slots,,,0.00,5.22,
14.556896036,S0-C6,Bad_Speculation.Branch_Mispredicts,29.65,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S0-C6,Backend_Bound,13.51,% Slots,,,0.00,5.22,
14.556896036,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C7,Frontend_Bound,40.32,% Slots,,,0.00,5.22,
14.556896036,S0-C7,Backend_Bound,34.28,% Slots,,,0.00,5.22,
14.556896036,S0-C7,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.556896036,S0-C7,Frontend_Bound.Frontend_Latency,28.62,% Slots,,rs_events.empty_end,0.00,5.22,<==
14.556896036,S0-C7,Backend_Bound.Memory_Bound,14.93,% Slots,,,0.00,5.22,
14.556896036,S0-C7,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.22,
14.556896036,S0-C7,Retiring.Microcode_Sequencer,10.32,% Slots,,idq.ms_uops,0.00,5.22,
14.556896036,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.21,
14.556896036,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.556896036,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.21,
14.556896036,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.556896036,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
14.556896036,S1-C0,Frontend_Bound,23.13,% Slots,,,0.00,5.22,
14.556896036,S1-C0,Bad_Speculation,30.68,% Slots,,,0.00,5.22,
14.556896036,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.22,
14.556896036,S1-C0,Bad_Speculation.Branch_Mispredicts,30.66,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,5.22,
14.556896036,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C1,Frontend_Bound,24.01,% Slots,,,0.00,5.22,
14.556896036,S1-C1,Bad_Speculation,31.19,% Slots,,,0.00,5.22,
14.556896036,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.35,% Slots,,,0.00,5.22,
14.556896036,S1-C1,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,5.22,
14.556896036,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C2,Frontend_Bound,20.35,% Slots,,,0.00,5.22,
14.556896036,S1-C2,Bad_Speculation,20.09,% Slots,,,0.00,5.22,
14.556896036,S1-C2,Backend_Bound,25.48,% Slots,,,0.00,5.22,<==
14.556896036,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.22,
14.556896036,S1-C2,Bad_Speculation.Branch_Mispredicts,19.96,% Slots,,br_misp_retired.all_branches,0.00,5.22,
14.556896036,S1-C2,Backend_Bound.Memory_Bound,12.64,% Slots,,,0.00,5.22,
14.556896036,S1-C2,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.22,
14.556896036,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.38,% Core_Clocks,,,0.00,5.22,
14.556896036,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
14.556896036,S1-C2-T0,Backend_Bound.Core_Bound.Divider,22.74,% Clocks,,arith.fpu_div_active,0.00,5.33,
14.556896036,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
14.556896036,S1-C3,Frontend_Bound,23.49,% Slots,,,0.00,5.22,
14.556896036,S1-C3,Bad_Speculation,30.70,% Slots,,,0.00,5.22,
14.556896036,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.22,
14.556896036,S1-C3,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C4,Frontend_Bound,23.59,% Slots,,,0.00,5.22,
14.556896036,S1-C4,Bad_Speculation,30.59,% Slots,,,0.00,5.22,
14.556896036,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.22,
14.556896036,S1-C4,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,5.22,
14.556896036,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C5,Frontend_Bound,35.67,% Slots,,,0.00,5.22,
14.556896036,S1-C5,Backend_Bound,41.45,% Slots,,,0.00,5.22,
14.556896036,S1-C5,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.556896036,S1-C5,Frontend_Bound.Frontend_Latency,28.49,% Slots,,rs_events.empty_end,0.00,5.22,
14.556896036,S1-C5,Backend_Bound.Memory_Bound,25.64,% Slots,,,0.00,5.22,<==
14.556896036,S1-C5,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.22,
14.556896036,S1-C5,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.22,
14.556896036,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.22,
14.556896036,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.556896036,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.22,
14.556896036,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.556896036,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.556896036,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.87,% Clocks,,,0.00,5.22,
14.556896036,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C6,Frontend_Bound,23.34,% Slots,,,0.00,5.22,
14.556896036,S1-C6,Bad_Speculation,30.95,% Slots,,,0.00,5.22,
14.556896036,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.22,
14.556896036,S1-C6,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
14.556896036,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,5.22,
14.556896036,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C7,Frontend_Bound,33.90,% Slots,,,0.00,5.22,
14.556896036,S1-C7,Backend_Bound,41.09,% Slots,,,0.00,5.22,
14.556896036,S1-C7,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.556896036,S1-C7,Frontend_Bound.Frontend_Latency,29.61,% Slots,,rs_events.empty_end,0.00,5.22,
14.556896036,S1-C7,Backend_Bound.Memory_Bound,24.30,% Slots,,,0.00,5.22,
14.556896036,S1-C7,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.22,
14.556896036,S1-C7,Retiring.Microcode_Sequencer,15.44,% Slots,,idq.ms_uops,0.00,5.22,
14.556896036,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.22,
14.556896036,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.556896036,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.07,% Clocks,,idq.ms_switches,0.00,5.22,
14.556896036,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
14.556896036,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.95,% Clocks,,,0.00,5.22,
14.556896036,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
14.556896036,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
14.556896036,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
14.556896036,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
14.556896036,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
16.024227276,S0-C0,Frontend_Bound,24.19,% Slots,,,0.00,5.45,
16.024227276,S0-C0,Bad_Speculation,31.16,% Slots,,,0.00,5.45,
16.024227276,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.18,
16.024227276,S0-C0,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.98,% Core_Clocks,,,0.00,5.45,
16.024227276,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C1,Frontend_Bound,23.89,% Slots,,,0.00,5.45,
16.024227276,S0-C1,Bad_Speculation,30.99,% Slots,,,0.00,5.45,
16.024227276,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.18,
16.024227276,S0-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.84,% Core_Clocks,,,0.00,5.45,
16.024227276,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C2,Frontend_Bound,23.06,% Slots,,,0.00,5.45,
16.024227276,S0-C2,Bad_Speculation,30.69,% Slots,,,0.00,5.45,
16.024227276,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.18,
16.024227276,S0-C2,Bad_Speculation.Branch_Mispredicts,30.67,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,5.45,
16.024227276,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C3,Frontend_Bound,32.54,% Slots,,,0.00,5.45,<==
16.024227276,S0-C3,Backend_Bound,19.42,% Slots,,,0.00,5.45,
16.024227276,S0-C3,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.18,
16.024227276,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.18,
16.024227276,S0-C3,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.18,
16.024227276,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.18,
16.024227276,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
16.024227276,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.24,% Core_Clocks,,,0.00,5.18,
16.024227276,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C4,Frontend_Bound,23.49,% Slots,,,0.00,5.45,
16.024227276,S0-C4,Bad_Speculation,30.45,% Slots,,,0.00,5.45,
16.024227276,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.18,
16.024227276,S0-C4,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.45,
16.024227276,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C5,Frontend_Bound,32.81,% Slots,,,0.00,5.21,
16.024227276,S0-C5,Backend_Bound,41.61,% Slots,,,0.00,5.19,
16.024227276,S0-C5,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
16.024227276,S0-C5,Frontend_Bound.Frontend_Latency,35.18,% Slots,,rs_events.empty_end,0.00,5.18,
16.024227276,S0-C5,Backend_Bound.Memory_Bound,29.02,% Slots,,,0.00,5.18,
16.024227276,S0-C5,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.18,
16.024227276,S0-C5,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.17,
16.024227276,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.19,
16.024227276,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
16.024227276,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.19,
16.024227276,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
16.024227276,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C6,Bad_Speculation,28.77,% Slots,,,0.00,5.19,
16.024227276,S0-C6,Bad_Speculation.Branch_Mispredicts,28.72,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S0-C6,Backend_Bound,12.47,% Slots,,,0.00,5.19,
16.024227276,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C7,Frontend_Bound,36.67,% Slots,,,0.00,5.21,
16.024227276,S0-C7,Backend_Bound,42.12,% Slots,,,0.00,5.19,<==
16.024227276,S0-C7,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
16.024227276,S0-C7,Frontend_Bound.Frontend_Latency,74.72,% Slots,,rs_events.empty_end,0.00,5.18,
16.024227276,S0-C7,Retiring.Microcode_Sequencer,11.52,% Slots,,idq.ms_uops,0.00,5.18,
16.024227276,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.19,
16.024227276,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
16.024227276,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.19,
16.024227276,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C0,Frontend_Bound,23.73,% Slots,,,0.00,5.2,
16.024227276,S1-C0,Bad_Speculation,31.51,% Slots,,,0.00,5.19,
16.024227276,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.2,
16.024227276,S1-C0,Bad_Speculation.Branch_Mispredicts,31.49,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,5.45,
16.024227276,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C1,Frontend_Bound,23.38,% Slots,,,0.00,5.2,
16.024227276,S1-C1,Bad_Speculation,30.29,% Slots,,,0.00,5.19,
16.024227276,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.18,
16.024227276,S1-C1,Bad_Speculation.Branch_Mispredicts,30.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.06,% Core_Clocks,,,0.00,5.45,
16.024227276,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C2,Frontend_Bound,20.29,% Slots,,,0.00,5.2,
16.024227276,S1-C2,Bad_Speculation,26.51,% Slots,,,0.00,5.19,
16.024227276,S1-C2,Backend_Bound,24.21,% Slots,,,0.00,5.19,
16.024227276,S1-C2,Bad_Speculation.Branch_Mispredicts,26.47,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S1-C2,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.18,
16.024227276,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C3,Frontend_Bound,23.80,% Slots,,,0.00,5.2,
16.024227276,S1-C3,Bad_Speculation,31.20,% Slots,,,0.00,5.19,
16.024227276,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.18,
16.024227276,S1-C3,Bad_Speculation.Branch_Mispredicts,31.18,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C4,Frontend_Bound,23.78,% Slots,,,0.00,5.2,
16.024227276,S1-C4,Bad_Speculation,31.08,% Slots,,,0.00,5.19,
16.024227276,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.18,
16.024227276,S1-C4,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,5.45,
16.024227276,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C5,Frontend_Bound,34.18,% Slots,,,0.00,5.2,
16.024227276,S1-C5,Backend_Bound,42.93,% Slots,,,0.00,5.18,
16.024227276,S1-C5,Retiring,30.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
16.024227276,S1-C5,Frontend_Bound.Frontend_Latency,40.71,% Slots,,rs_events.empty_end,0.00,5.2,
16.024227276,S1-C5,Backend_Bound.Memory_Bound,58.61,% Slots,,,0.00,5.18,
16.024227276,S1-C5,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.17,
16.024227276,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.71,% Clocks,,,0.00,5.18,
16.024227276,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
16.024227276,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.18,
16.024227276,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
16.024227276,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
16.024227276,S1-C6,Frontend_Bound,23.19,% Slots,,,0.00,5.2,
16.024227276,S1-C6,Bad_Speculation,30.74,% Slots,,,0.00,5.19,
16.024227276,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.18,
16.024227276,S1-C6,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
16.024227276,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.15,% Core_Clocks,,,0.00,5.45,
16.024227276,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C7,Frontend_Bound,32.97,% Slots,,,0.00,5.2,
16.024227276,S1-C7,Backend_Bound,40.39,% Slots,,,0.00,5.19,
16.024227276,S1-C7,Retiring,53.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
16.024227276,S1-C7,Frontend_Bound.Frontend_Latency,29.60,% Slots,,rs_events.empty_end,0.00,5.21,
16.024227276,S1-C7,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.18,
16.024227276,S1-C7,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.18,
16.024227276,S1-C7,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.17,<==
16.024227276,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.18,
16.024227276,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
16.024227276,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.18,
16.024227276,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
16.024227276,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.44,% Clocks,,,0.00,5.33,
16.024227276,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
16.024227276,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
16.024227276,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
16.024227276,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
17.498873621,S0-C0,Frontend_Bound,23.55,% Slots,,,0.00,5.15,
17.498873621,S0-C0,Bad_Speculation,30.61,% Slots,,,0.00,5.15,
17.498873621,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.15,
17.498873621,S0-C0,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.15,
17.498873621,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C1,Frontend_Bound,24.07,% Slots,,,0.00,5.15,
17.498873621,S0-C1,Bad_Speculation,30.99,% Slots,,,0.00,5.15,
17.498873621,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.15,
17.498873621,S0-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.61,% Core_Clocks,,,0.00,5.15,
17.498873621,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C2,Frontend_Bound,23.13,% Slots,,,0.00,5.15,
17.498873621,S0-C2,Bad_Speculation,30.21,% Slots,,,0.00,5.15,
17.498873621,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.15,
17.498873621,S0-C2,Bad_Speculation.Branch_Mispredicts,30.19,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.91,% Core_Clocks,,,0.00,5.15,
17.498873621,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C3,Frontend_Bound,33.75,% Slots,,,0.00,5.15,<==
17.498873621,S0-C3,Backend_Bound,13.77,% Slots,,,0.00,5.15,
17.498873621,S0-C3,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.15,
17.498873621,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.15,
17.498873621,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.43,
17.498873621,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
17.498873621,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.40,% Core_Clocks,,,0.00,5.15,
17.498873621,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C4,Frontend_Bound,23.74,% Slots,,,0.00,5.15,
17.498873621,S0-C4,Bad_Speculation,31.19,% Slots,,,0.00,5.15,
17.498873621,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.15,
17.498873621,S0-C4,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.16,% Core_Clocks,,,0.00,5.15,
17.498873621,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C5,Frontend_Bound,37.50,% Slots,,,0.00,5.15,
17.498873621,S0-C5,Backend_Bound,36.36,% Slots,,,0.00,5.15,
17.498873621,S0-C5,Retiring,21.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
17.498873621,S0-C5,Frontend_Bound.Frontend_Latency,30.05,% Slots,,rs_events.empty_end,0.00,5.15,<==
17.498873621,S0-C5,Backend_Bound.Memory_Bound,22.80,% Slots,,,0.00,5.15,
17.498873621,S0-C5,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.15,
17.498873621,S0-C5,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.42,
17.498873621,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.43,
17.498873621,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
17.498873621,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.43,
17.498873621,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
17.498873621,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
17.498873621,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.98,% Clocks,,,0.00,5.15,
17.498873621,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.15,
17.498873621,S0-C6,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S0-C6,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.15,
17.498873621,S0-C6,Bad_Speculation,31.06,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.15,
17.498873621,S0-C6,Backend_Bound,13.83,% Slots,,,0.00,5.15,
17.498873621,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.96,% Core_Clocks,,,0.00,5.15,
17.498873621,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.49,% Clocks,,arith.fpu_div_active,0.00,5.15,
17.498873621,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C7,Frontend_Bound,42.37,% Slots,,,0.00,5.15,
17.498873621,S0-C7,Backend_Bound,30.56,% Slots,,,0.00,5.15,
17.498873621,S0-C7,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
17.498873621,S0-C7,Frontend_Bound.Frontend_Latency,27.75,% Slots,,rs_events.empty_end,0.00,5.15,<==
17.498873621,S0-C7,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.15,
17.498873621,S0-C7,Backend_Bound.Core_Bound,14.07,% Slots,,,0.00,5.15,
17.498873621,S0-C7,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.42,
17.498873621,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.42,
17.498873621,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
17.498873621,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.81,% Clocks,,idq.ms_switches,0.00,5.42,
17.498873621,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
17.498873621,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C0,Frontend_Bound,23.47,% Slots,,,0.00,5.15,
17.498873621,S1-C0,Bad_Speculation,31.04,% Slots,,,0.00,5.15,
17.498873621,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.15,
17.498873621,S1-C0,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,5.15,
17.498873621,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C1,Frontend_Bound,24.01,% Slots,,,0.00,5.15,
17.498873621,S1-C1,Bad_Speculation,30.99,% Slots,,,0.00,5.15,
17.498873621,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.15,
17.498873621,S1-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.31,% Core_Clocks,,,0.00,5.15,
17.498873621,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C2,Frontend_Bound,24.35,% Slots,,,0.00,5.15,
17.498873621,S1-C2,Bad_Speculation,32.05,% Slots,,,0.00,5.15,
17.498873621,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.15,
17.498873621,S1-C2,Bad_Speculation.Branch_Mispredicts,32.02,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.71,% Core_Clocks,,,0.00,5.15,
17.498873621,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C3,Frontend_Bound,23.25,% Slots,,,0.00,5.15,
17.498873621,S1-C3,Bad_Speculation,30.11,% Slots,,,0.00,5.15,
17.498873621,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.15,
17.498873621,S1-C3,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C4,Frontend_Bound,23.67,% Slots,,,0.00,5.15,
17.498873621,S1-C4,Bad_Speculation,30.76,% Slots,,,0.00,5.15,
17.498873621,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.15,
17.498873621,S1-C4,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,5.15,
17.498873621,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C5,Frontend_Bound,30.02,% Slots,,,0.00,5.15,
17.498873621,S1-C5,Backend_Bound,48.29,% Slots,,,0.00,5.15,
17.498873621,S1-C5,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
17.498873621,S1-C5,Frontend_Bound.Frontend_Latency,37.42,% Slots,,rs_events.empty_end,0.00,5.15,
17.498873621,S1-C5,Backend_Bound.Memory_Bound,32.18,% Slots,,,0.00,5.15,<==
17.498873621,S1-C5,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.15,
17.498873621,S1-C5,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.42,
17.498873621,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.43,
17.498873621,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
17.498873621,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.43,
17.498873621,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
17.498873621,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
17.498873621,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.20,% Clocks,,,0.00,5.15,
17.498873621,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C6,Frontend_Bound,22.84,% Slots,,,0.00,5.15,
17.498873621,S1-C6,Bad_Speculation,30.01,% Slots,,,0.00,5.15,
17.498873621,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.15,
17.498873621,S1-C6,Bad_Speculation.Branch_Mispredicts,29.99,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
17.498873621,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.60,% Core_Clocks,,,0.00,5.15,
17.498873621,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C7,Frontend_Bound,31.44,% Slots,,,0.00,5.15,
17.498873621,S1-C7,Backend_Bound,42.06,% Slots,,,0.00,5.15,
17.498873621,S1-C7,Retiring,20.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
17.498873621,S1-C7,Frontend_Bound.Frontend_Latency,26.68,% Slots,,rs_events.empty_end,0.00,5.15,
17.498873621,S1-C7,Backend_Bound.Memory_Bound,24.19,% Slots,,,0.00,5.15,
17.498873621,S1-C7,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.15,
17.498873621,S1-C7,Retiring.Microcode_Sequencer,16.68,% Slots,,idq.ms_uops,0.00,5.42,
17.498873621,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,0.00,5.43,
17.498873621,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
17.498873621,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.64,% Clocks,,idq.ms_switches,0.00,5.43,
17.498873621,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,<==
17.498873621,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.88,% Clocks,,,0.00,5.15,
17.498873621,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
17.498873621,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
17.498873621,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
17.498873621,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
17.498873621,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
17.498873621,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
17.498873621,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
17.498873621,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
18.970451301,S0-C0,Frontend_Bound,23.05,% Slots,,,0.00,5.16,
18.970451301,S0-C0,Bad_Speculation,30.30,% Slots,,,0.00,5.16,
18.970451301,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.16,
18.970451301,S0-C0,Bad_Speculation.Branch_Mispredicts,30.27,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.45,% Core_Clocks,,,0.00,5.16,
18.970451301,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C1,Frontend_Bound,23.20,% Slots,,,0.00,5.16,
18.970451301,S0-C1,Bad_Speculation,29.91,% Slots,,,0.00,5.16,
18.970451301,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.16,
18.970451301,S0-C1,Bad_Speculation.Branch_Mispredicts,29.90,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.78,% Core_Clocks,,,0.00,5.16,
18.970451301,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C2,Frontend_Bound,23.22,% Slots,,,0.00,5.16,
18.970451301,S0-C2,Bad_Speculation,30.95,% Slots,,,0.00,5.16,
18.970451301,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.16,
18.970451301,S0-C2,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.16,% Core_Clocks,,,0.00,5.16,
18.970451301,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C3,Frontend_Bound,34.84,% Slots,,,0.00,5.16,<==
18.970451301,S0-C3,Bad_Speculation,10.12,% Slots,,,0.00,5.16,
18.970451301,S0-C3,Backend_Bound,13.32,% Slots,,,0.00,5.16,
18.970451301,S0-C3,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.16,
18.970451301,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.76,% Slots,,,0.00,5.16,
18.970451301,S0-C3,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.16,
18.970451301,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.16,
18.970451301,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
18.970451301,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.58,% Core_Clocks,,,0.00,5.44,
18.970451301,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C4,Frontend_Bound,23.62,% Slots,,,0.00,5.16,
18.970451301,S0-C4,Bad_Speculation,30.65,% Slots,,,0.00,5.16,
18.970451301,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.16,
18.970451301,S0-C4,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,5.16,
18.970451301,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C5,Frontend_Bound,34.53,% Slots,,,0.00,5.16,
18.970451301,S0-C5,Backend_Bound,39.16,% Slots,,,0.00,5.16,
18.970451301,S0-C5,Retiring,20.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
18.970451301,S0-C5,Frontend_Bound.Frontend_Latency,32.29,% Slots,,rs_events.empty_end,0.00,5.16,
18.970451301,S0-C5,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.16,
18.970451301,S0-C5,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.16,
18.970451301,S0-C5,Retiring.Microcode_Sequencer,12.16,% Slots,,idq.ms_uops,0.00,5.16,
18.970451301,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.16,
18.970451301,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
18.970451301,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.13,% Clocks,,idq.ms_switches,0.00,5.16,
18.970451301,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
18.970451301,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.73,% Clocks,,,0.00,5.16,
18.970451301,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C6,Bad_Speculation,30.92,% Slots,,,0.00,5.16,
18.970451301,S0-C6,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S0-C6,Backend_Bound,13.50,% Slots,,,0.00,5.16,
18.970451301,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C7,Frontend_Bound,39.70,% Slots,,,0.00,5.16,<==
18.970451301,S0-C7,Backend_Bound,35.56,% Slots,,,0.00,5.16,
18.970451301,S0-C7,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
18.970451301,S0-C7,Frontend_Bound.Frontend_Latency,27.74,% Slots,,rs_events.empty_end,0.00,5.16,
18.970451301,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.08,% Slots,,,0.00,5.16,
18.970451301,S0-C7,Backend_Bound.Memory_Bound,22.50,% Slots,,,0.00,5.15,
18.970451301,S0-C7,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.15,
18.970451301,S0-C7,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.16,
18.970451301,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.15,
18.970451301,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
18.970451301,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.42,% Clocks,,idq.ms_switches,0.00,5.15,
18.970451301,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.09,% Core_Clocks,,,0.00,5.44,
18.970451301,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
18.970451301,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
18.970451301,S1-C0,Frontend_Bound,22.79,% Slots,,,0.00,5.16,
18.970451301,S1-C0,Bad_Speculation,30.48,% Slots,,,0.00,5.16,
18.970451301,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.16,
18.970451301,S1-C0,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.93,% Core_Clocks,,,0.00,5.16,
18.970451301,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C1,Frontend_Bound,23.76,% Slots,,,0.00,5.16,
18.970451301,S1-C1,Bad_Speculation,31.16,% Slots,,,0.00,5.16,
18.970451301,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.16,
18.970451301,S1-C1,Bad_Speculation.Branch_Mispredicts,31.14,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.14,% Core_Clocks,,,0.00,5.16,
18.970451301,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C2,Frontend_Bound,24.02,% Slots,,,0.00,5.16,
18.970451301,S1-C2,Bad_Speculation,30.12,% Slots,,,0.00,5.16,
18.970451301,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.16,
18.970451301,S1-C2,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.73,% Core_Clocks,,,0.00,5.17,
18.970451301,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C3,Frontend_Bound,23.38,% Slots,,,0.00,5.16,
18.970451301,S1-C3,Bad_Speculation,30.50,% Slots,,,0.00,5.16,
18.970451301,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.16,
18.970451301,S1-C3,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C4,Frontend_Bound,23.53,% Slots,,,0.00,5.16,
18.970451301,S1-C4,Bad_Speculation,30.57,% Slots,,,0.00,5.16,
18.970451301,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.16,
18.970451301,S1-C4,Bad_Speculation.Branch_Mispredicts,30.55,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.32,% Core_Clocks,,,0.00,5.16,
18.970451301,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C5,Frontend_Bound,37.80,% Slots,,,0.00,5.16,
18.970451301,S1-C5,Backend_Bound,36.03,% Slots,,,0.00,5.16,
18.970451301,S1-C5,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
18.970451301,S1-C5,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.16,<==
18.970451301,S1-C5,Backend_Bound.Memory_Bound,20.10,% Slots,,,0.00,5.16,
18.970451301,S1-C5,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.16,
18.970451301,S1-C5,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.16,
18.970451301,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.16,
18.970451301,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
18.970451301,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.16,
18.970451301,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
18.970451301,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.20,% Clocks,,,0.00,5.16,
18.970451301,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C6,Frontend_Bound,23.05,% Slots,,,0.00,5.16,
18.970451301,S1-C6,Bad_Speculation,30.24,% Slots,,,0.00,5.16,
18.970451301,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.16,
18.970451301,S1-C6,Bad_Speculation.Branch_Mispredicts,30.22,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.970451301,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.16,
18.970451301,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C7,Frontend_Bound,32.57,% Slots,,,0.00,5.16,
18.970451301,S1-C7,Backend_Bound,41.36,% Slots,,,0.00,5.16,
18.970451301,S1-C7,Retiring,19.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
18.970451301,S1-C7,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.16,
18.970451301,S1-C7,Backend_Bound.Memory_Bound,24.62,% Slots,,,0.00,5.16,
18.970451301,S1-C7,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.16,
18.970451301,S1-C7,Retiring.Microcode_Sequencer,15.17,% Slots,,idq.ms_uops,0.00,5.16,
18.970451301,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
18.970451301,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.70,% Clocks,,idq.ms_switches,0.00,5.16,
18.970451301,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
18.970451301,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.11,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.22,<==
18.970451301,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.57,% Clocks,,,0.00,5.16,
18.970451301,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
18.970451301,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
18.970451301,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
20.454830997,S0-C0,Frontend_Bound,23.27,% Slots,,,0.00,5.39,
20.454830997,S0-C0,Bad_Speculation,30.46,% Slots,,,0.00,5.39,
20.454830997,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.12,
20.454830997,S0-C0,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.03,% Core_Clocks,,,0.00,5.39,
20.454830997,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C1,Frontend_Bound,23.96,% Slots,,,0.00,5.39,
20.454830997,S0-C1,Bad_Speculation,29.66,% Slots,,,0.00,5.39,
20.454830997,S0-C1,Backend_Bound,10.57,% Slots,,,0.00,5.39,
20.454830997,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.23,% Slots,,,0.00,5.12,
20.454830997,S0-C1,Bad_Speculation.Branch_Mispredicts,29.62,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
20.454830997,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.00,% Core_Clocks,,,0.00,5.39,
20.454830997,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C2,Frontend_Bound,22.75,% Slots,,,0.00,5.39,
20.454830997,S0-C2,Bad_Speculation,30.39,% Slots,,,0.00,5.39,
20.454830997,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.12,
20.454830997,S0-C2,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.39,
20.454830997,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C3,Frontend_Bound,33.61,% Slots,,,0.00,5.39,<==
20.454830997,S0-C3,Backend_Bound,14.07,% Slots,,,0.00,5.39,
20.454830997,S0-C3,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.12,
20.454830997,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.60,% Slots,,,0.00,5.12,
20.454830997,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.39,
20.454830997,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
20.454830997,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.40,% Core_Clocks,,,0.00,5.12,
20.454830997,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C4,Frontend_Bound,23.36,% Slots,,,0.00,5.39,
20.454830997,S0-C4,Bad_Speculation,30.59,% Slots,,,0.00,5.39,
20.454830997,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.12,
20.454830997,S0-C4,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.39,
20.454830997,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C5,Frontend_Bound,36.42,% Slots,,,0.00,5.12,
20.454830997,S0-C5,Backend_Bound,35.56,% Slots,,,0.00,5.12,
20.454830997,S0-C5,Retiring,13.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
20.454830997,S0-C5,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.12,<==
20.454830997,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.88,% Slots,,,0.00,5.12,
20.454830997,S0-C5,Backend_Bound.Memory_Bound,18.71,% Slots,,,0.00,5.12,
20.454830997,S0-C5,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.12,
20.454830997,S0-C5,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.39,
20.454830997,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.39,
20.454830997,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
20.454830997,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.28,% Clocks,,idq.ms_switches,0.00,5.39,
20.454830997,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.50,% Core_Clocks,,,0.00,5.12,
20.454830997,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
20.454830997,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C6,Bad_Speculation,29.89,% Slots,,,0.00,5.12,
20.454830997,S0-C6,Bad_Speculation.Branch_Mispredicts,29.84,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S0-C6,Backend_Bound,13.12,% Slots,,,0.00,5.12,
20.454830997,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C7,Frontend_Bound,29.97,% Slots,,,0.00,5.12,
20.454830997,S0-C7,Backend_Bound,48.28,% Slots,,,0.00,5.12,
20.454830997,S0-C7,Retiring,16.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
20.454830997,S0-C7,Frontend_Bound.Frontend_Latency,39.25,% Slots,,rs_events.empty_end,0.00,5.12,
20.454830997,S0-C7,Backend_Bound.Memory_Bound,28.29,% Slots,,,0.00,5.12,
20.454830997,S0-C7,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.12,
20.454830997,S0-C7,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.39,
20.454830997,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.39,
20.454830997,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
20.454830997,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.39,
20.454830997,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
20.454830997,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.12,
20.454830997,S1-C0,Bad_Speculation,31.00,% Slots,,,0.00,5.12,
20.454830997,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.12,
20.454830997,S1-C0,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,5.39,
20.454830997,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C1,Frontend_Bound,23.70,% Slots,,,0.00,5.12,
20.454830997,S1-C1,Bad_Speculation,30.54,% Slots,,,0.00,5.12,
20.454830997,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.12,
20.454830997,S1-C1,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.07,% Core_Clocks,,,0.00,5.39,
20.454830997,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C2,Frontend_Bound,23.37,% Slots,,,0.00,5.12,
20.454830997,S1-C2,Bad_Speculation,30.58,% Slots,,,0.00,5.12,
20.454830997,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.12,
20.454830997,S1-C2,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.45,% Core_Clocks,,,0.00,5.39,
20.454830997,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C3,Frontend_Bound,23.57,% Slots,,,0.00,5.12,
20.454830997,S1-C3,Bad_Speculation,30.55,% Slots,,,0.00,5.12,
20.454830997,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.12,
20.454830997,S1-C3,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C4,Frontend_Bound,23.86,% Slots,,,0.00,5.12,
20.454830997,S1-C4,Bad_Speculation,31.22,% Slots,,,0.00,5.12,
20.454830997,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.12,
20.454830997,S1-C4,Bad_Speculation.Branch_Mispredicts,31.20,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.22,% Core_Clocks,,,0.00,5.39,
20.454830997,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C5,Frontend_Bound,38.91,% Slots,,,0.00,5.13,
20.454830997,S1-C5,Backend_Bound,35.52,% Slots,,,0.00,5.13,
20.454830997,S1-C5,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
20.454830997,S1-C5,Frontend_Bound.Frontend_Latency,29.99,% Slots,,rs_events.empty_end,0.00,5.12,<==
20.454830997,S1-C5,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.12,
20.454830997,S1-C5,Backend_Bound.Core_Bound,17.29,% Slots,,,0.00,5.12,
20.454830997,S1-C5,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.39,
20.454830997,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.39,
20.454830997,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
20.454830997,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.39,
20.454830997,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
20.454830997,S1-C6,Frontend_Bound,23.42,% Slots,,,0.00,5.12,
20.454830997,S1-C6,Bad_Speculation,31.16,% Slots,,,0.00,5.12,
20.454830997,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.12,
20.454830997,S1-C6,Bad_Speculation.Branch_Mispredicts,31.14,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
20.454830997,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,5.39,
20.454830997,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C7,Frontend_Bound,34.98,% Slots,,,0.00,5.12,
20.454830997,S1-C7,Backend_Bound,38.00,% Slots,,,0.00,5.12,
20.454830997,S1-C7,Retiring,19.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
20.454830997,S1-C7,Frontend_Bound.Frontend_Latency,29.64,% Slots,,rs_events.empty_end,0.00,5.12,
20.454830997,S1-C7,Backend_Bound.Memory_Bound,22.71,% Slots,,,0.00,5.12,<==
20.454830997,S1-C7,Backend_Bound.Core_Bound,15.28,% Slots,,,0.00,5.12,
20.454830997,S1-C7,Retiring.Microcode_Sequencer,15.80,% Slots,,idq.ms_uops,0.00,5.39,
20.454830997,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
20.454830997,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.12,% Clocks,,idq.ms_switches,0.00,5.39,
20.454830997,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.91,% Clocks,,,0.00,5.39,
20.454830997,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
20.454830997,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
20.454830997,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
21.970141908,S0-C0,Frontend_Bound,22.52,% Slots,,,0.00,5.28,
21.970141908,S0-C0,Bad_Speculation,29.96,% Slots,,,0.00,5.28,
21.970141908,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.86,% Slots,,,0.00,5.28,
21.970141908,S0-C0,Bad_Speculation.Branch_Mispredicts,29.94,% Slots,,br_misp_retired.all_branches,0.00,5.06,<==
21.970141908,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.11,% Core_Clocks,,,0.00,5.28,
21.970141908,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
21.970141908,S0-C1,Frontend_Bound,21.27,% Slots,,,0.00,5.28,
21.970141908,S0-C1,Bad_Speculation,29.57,% Slots,,,0.00,5.28,
21.970141908,S0-C1,Bad_Speculation.Branch_Mispredicts,29.54,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
21.970141908,S0-C2,Frontend_Bound,23.17,% Slots,,,0.00,5.29,
21.970141908,S0-C2,Bad_Speculation,30.72,% Slots,,,0.00,5.29,
21.970141908,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.28,
21.970141908,S0-C2,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.94,% Core_Clocks,,,0.00,5.28,
21.970141908,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
21.970141908,S0-C3,Frontend_Bound,27.00,% Slots,,,0.00,5.28,
21.970141908,S0-C3,Bad_Speculation,24.23,% Slots,,,0.00,5.28,
21.970141908,S0-C3,Backend_Bound,10.01,% Slots,,,0.00,5.28,
21.970141908,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.28,
21.970141908,S0-C3,Bad_Speculation.Branch_Mispredicts,24.16,% Slots,,br_misp_retired.all_branches,0.00,5.28,
21.970141908,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.32,% Core_Clocks,,,0.00,5.28,<==
21.970141908,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
21.970141908,S0-C4,Frontend_Bound,22.35,% Slots,,,0.00,5.28,
21.970141908,S0-C4,Bad_Speculation,30.17,% Slots,,,0.00,5.28,
21.970141908,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.28,
21.970141908,S0-C4,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
21.970141908,S0-C5,Frontend_Bound,22.82,% Slots,,,0.00,5.28,
21.970141908,S0-C5,Bad_Speculation,30.40,% Slots,,,0.00,5.28,
21.970141908,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.28,
21.970141908,S0-C5,Bad_Speculation.Branch_Mispredicts,30.39,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.31,% Core_Clocks,,,0.00,5.28,
21.970141908,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
21.970141908,S0-C6,Bad_Speculation,29.40,% Slots,,,0.00,5.28,
21.970141908,S0-C6,Bad_Speculation.Branch_Mispredicts,29.35,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S0-C6,Backend_Bound,15.29,% Slots,,,0.00,5.28,
21.970141908,S0-C6,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.28,
21.970141908,S0-C6-T0,Backend_Bound.Core_Bound.Divider,29.90,% Clocks,,arith.fpu_div_active,0.00,5.28,
21.970141908,S0-C6-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S0-C7,Frontend_Bound,23.50,% Slots,,,0.00,5.28,
21.970141908,S0-C7,Bad_Speculation,28.79,% Slots,,,0.00,5.28,
21.970141908,S0-C7,Bad_Speculation.Branch_Mispredicts,28.75,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S0-C7-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C0,Frontend_Bound,23.89,% Slots,,,0.00,5.28,
21.970141908,S1-C0,Bad_Speculation,30.91,% Slots,,,0.00,5.28,
21.970141908,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.28,
21.970141908,S1-C0,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.28,
21.970141908,S1-C0-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C1,Frontend_Bound,23.00,% Slots,,,0.00,5.28,
21.970141908,S1-C1,Bad_Speculation,30.64,% Slots,,,0.00,5.28,
21.970141908,S1-C1,Backend_Bound,10.26,% Slots,,,0.00,5.28,
21.970141908,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.28,
21.970141908,S1-C1,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,5.28,
21.970141908,S1-C1-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C2,Frontend_Bound,23.96,% Slots,,,0.00,5.28,
21.970141908,S1-C2,Bad_Speculation,31.13,% Slots,,,0.00,5.28,
21.970141908,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.28,
21.970141908,S1-C2,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.28,% Core_Clocks,,,0.00,5.28,
21.970141908,S1-C2-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C3,Frontend_Bound,25.65,% Slots,,,0.00,5.28,
21.970141908,S1-C3,Bad_Speculation,32.43,% Slots,,,0.00,5.28,
21.970141908,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.28,
21.970141908,S1-C3,Bad_Speculation.Branch_Mispredicts,32.41,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
21.970141908,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,55.38,% Core_Clocks,,,0.00,5.28,
21.970141908,S1-C3-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C4,Bad_Speculation,23.98,% Slots,,,0.00,5.28,
21.970141908,S1-C4,Bad_Speculation.Branch_Mispredicts,23.94,% Slots,,br_misp_retired.all_branches,0.00,5.28,
21.970141908,S1-C4,Backend_Bound,35.23,% Slots,,,0.00,5.28,
21.970141908,S1-C4,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.28,
21.970141908,S1-C4,Backend_Bound.Core_Bound,21.52,% Slots,,,0.00,5.28,
21.970141908,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.92,% Clocks,,arith.fpu_div_active,0.00,5.28,
21.970141908,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.02,% Clocks,,,0.00,5.28,<==
21.970141908,S1-C4-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C5,Frontend_Bound,32.22,% Slots,,,0.00,5.28,
21.970141908,S1-C5,Backend_Bound,44.66,% Slots,,,0.00,5.28,
21.970141908,S1-C5,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
21.970141908,S1-C5,Frontend_Bound.Frontend_Latency,26.07,% Slots,,rs_events.empty_end,0.00,5.28,
21.970141908,S1-C5,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.28,
21.970141908,S1-C5,Backend_Bound.Core_Bound,19.59,% Slots,,,0.00,5.28,
21.970141908,S1-C5,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.28,
21.970141908,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.33,% Clocks,,,0.00,5.28,
21.970141908,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
21.970141908,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.28,
21.970141908,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
21.970141908,S1-C5-T0,MUX,5.27,%,,,0.00,100.0,
21.970141908,S1-C6,Bad_Speculation,23.51,% Slots,,,0.00,5.28,
21.970141908,S1-C6,Bad_Speculation.Branch_Mispredicts,23.47,% Slots,,br_misp_retired.all_branches,0.00,5.28,
21.970141908,S1-C6,Backend_Bound,35.69,% Slots,,,0.00,5.28,
21.970141908,S1-C6,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.28,
21.970141908,S1-C6,Backend_Bound.Core_Bound,22.85,% Slots,,,0.00,5.28,
21.970141908,S1-C6-T0,Backend_Bound.Core_Bound.Divider,33.40,% Clocks,,arith.fpu_div_active,0.00,5.28,
21.970141908,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.89,% Clocks,,,0.00,5.28,<==
21.970141908,S1-C6-T0,MUX,5.28,%,,,0.00,100.0,
21.970141908,S1-C7,Frontend_Bound,33.95,% Slots,,,0.00,5.29,
21.970141908,S1-C7,Backend_Bound,38.96,% Slots,,,0.00,5.29,
21.970141908,S1-C7,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
21.970141908,S1-C7,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.28,
21.970141908,S1-C7,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.28,
21.970141908,S1-C7,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.28,
21.970141908,S1-C7,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.28,
21.970141908,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
21.970141908,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.28,
21.970141908,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
21.970141908,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.59,% Clocks,,,0.00,5.28,
21.970141908,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
21.970141908,S0-C0-T1,MUX,5.28,%,,,0.00,100.0,
21.970141908,S0-C1-T1,MUX,5.28,%,,,0.00,100.0,
21.970141908,S0-C2-T1,MUX,5.28,%,,,0.00,100.0,
21.970141908,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
21.970141908,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
23.470271887,S0-C0,Frontend_Bound,23.41,% Slots,,,0.00,5.32,
23.470271887,S0-C0,Bad_Speculation,30.61,% Slots,,,0.00,5.32,
23.470271887,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.33,
23.470271887,S0-C0,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
23.470271887,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,5.34,
23.470271887,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C1,Frontend_Bound,24.09,% Slots,,,0.00,5.32,
23.470271887,S0-C1,Bad_Speculation,31.00,% Slots,,,0.00,5.32,
23.470271887,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.33,
23.470271887,S0-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.34,
23.470271887,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C2,Frontend_Bound,24.74,% Slots,,,0.00,5.32,
23.470271887,S0-C2,Bad_Speculation,29.47,% Slots,,,0.00,5.32,
23.470271887,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.33,
23.470271887,S0-C2,Bad_Speculation.Branch_Mispredicts,29.44,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.84,% Core_Clocks,,,0.00,5.34,
23.470271887,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C3,Frontend_Bound,27.54,% Slots,,,0.00,5.32,
23.470271887,S0-C3,Bad_Speculation,22.21,% Slots,,,0.00,5.32,
23.470271887,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.33,
23.470271887,S0-C3,Bad_Speculation.Branch_Mispredicts,22.15,% Slots,,br_misp_retired.all_branches,0.00,5.32,
23.470271887,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.47,% Core_Clocks,,,0.00,5.34,<==
23.470271887,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C4,Frontend_Bound,23.41,% Slots,,,0.00,5.32,
23.470271887,S0-C4,Bad_Speculation,30.21,% Slots,,,0.00,5.32,
23.470271887,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.33,
23.470271887,S0-C4,Bad_Speculation.Branch_Mispredicts,30.20,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C5,Frontend_Bound,23.44,% Slots,,,0.00,5.32,
23.470271887,S0-C5,Bad_Speculation,31.40,% Slots,,,0.00,5.32,
23.470271887,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.33,
23.470271887,S0-C5,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.60,% Core_Clocks,,,0.00,5.34,
23.470271887,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C6,Frontend_Bound,20.07,% Slots,,,0.00,5.32,
23.470271887,S0-C6,Bad_Speculation,31.08,% Slots,,,0.00,5.32,
23.470271887,S0-C6,Backend_Bound,13.19,% Slots,,,0.00,5.32,
23.470271887,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.56,% Slots,,,0.00,5.33,
23.470271887,S0-C6,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.95,% Core_Clocks,,,0.00,5.34,
23.470271887,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C7,Frontend_Bound,32.09,% Slots,,,0.00,5.33,
23.470271887,S0-C7,Backend_Bound,20.56,% Slots,,,0.00,5.33,
23.470271887,S0-C7,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.33,<==
23.470271887,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.33,
23.470271887,S0-C7,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.33,
23.470271887,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.06,
23.470271887,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
23.470271887,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.35,% Core_Clocks,,,0.00,5.34,
23.470271887,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
23.470271887,S1-C0,Frontend_Bound,22.92,% Slots,,,0.00,5.32,
23.470271887,S1-C0,Bad_Speculation,30.26,% Slots,,,0.00,5.32,
23.470271887,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.33,
23.470271887,S1-C0,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.88,% Core_Clocks,,,0.00,5.34,
23.470271887,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C1,Frontend_Bound,23.50,% Slots,,,0.00,5.32,
23.470271887,S1-C1,Bad_Speculation,31.31,% Slots,,,0.00,5.32,
23.470271887,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.33,
23.470271887,S1-C1,Bad_Speculation.Branch_Mispredicts,31.30,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.34,
23.470271887,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C2,Frontend_Bound,23.69,% Slots,,,0.00,5.32,
23.470271887,S1-C2,Bad_Speculation,30.98,% Slots,,,0.00,5.32,
23.470271887,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.33,
23.470271887,S1-C2,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.04,% Core_Clocks,,,0.00,5.34,
23.470271887,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C3,Frontend_Bound,23.49,% Slots,,,0.00,5.33,
23.470271887,S1-C3,Bad_Speculation,30.51,% Slots,,,0.00,5.33,
23.470271887,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.33,
23.470271887,S1-C3,Bad_Speculation.Branch_Mispredicts,30.49,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
23.470271887,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.29,% Core_Clocks,,,0.00,5.34,
23.470271887,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C4,Frontend_Bound,23.96,% Slots,,,0.00,5.33,
23.470271887,S1-C4,Bad_Speculation,31.38,% Slots,,,0.00,5.33,
23.470271887,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.33,
23.470271887,S1-C4,Bad_Speculation.Branch_Mispredicts,31.37,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
23.470271887,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.35,% Core_Clocks,,,0.00,5.34,
23.470271887,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C5,Frontend_Bound,27.82,% Slots,,,0.00,5.32,
23.470271887,S1-C5,Bad_Speculation,33.00,% Slots,,,0.00,5.32,
23.470271887,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.84,% Slots,,,0.00,5.33,
23.470271887,S1-C5,Bad_Speculation.Branch_Mispredicts,32.95,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
23.470271887,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.27,% Core_Clocks,,,0.00,5.33,
23.470271887,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C6,Frontend_Bound,31.16,% Slots,,,0.00,5.33,
23.470271887,S1-C6,Backend_Bound,43.45,% Slots,,,0.00,5.33,<==
23.470271887,S1-C6,Retiring,20.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
23.470271887,S1-C6,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.33,
23.470271887,S1-C6,Backend_Bound.Memory_Bound,24.10,% Slots,,,0.00,5.33,
23.470271887,S1-C6,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.33,
23.470271887,S1-C6,Retiring.Microcode_Sequencer,16.70,% Slots,,idq.ms_uops,0.00,5.07,
23.470271887,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.07,
23.470271887,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
23.470271887,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.63,% Clocks,,idq.ms_switches,0.00,5.07,
23.470271887,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
23.470271887,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.81,% Clocks,,,0.00,5.08,
23.470271887,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
23.470271887,S1-C7,Frontend_Bound,34.56,% Slots,,,0.00,5.33,
23.470271887,S1-C7,Backend_Bound,39.13,% Slots,,,0.00,5.33,<==
23.470271887,S1-C7,Retiring,20.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
23.470271887,S1-C7,Frontend_Bound.Frontend_Latency,25.89,% Slots,,rs_events.empty_end,0.00,5.33,
23.470271887,S1-C7,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.33,
23.470271887,S1-C7,Backend_Bound.Core_Bound,17.28,% Slots,,,0.00,5.33,
23.470271887,S1-C7,Retiring.Microcode_Sequencer,17.09,% Slots,,idq.ms_uops,0.00,5.07,
23.470271887,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
23.470271887,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.13,% Clocks,,idq.ms_switches,0.00,5.07,
23.470271887,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
23.470271887,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.65,% Clocks,,,0.00,5.08,
23.470271887,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
23.470271887,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
23.470271887,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
23.470271887,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
23.470271887,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
23.470271887,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
23.470271887,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
24.938996153,S0-C0,Frontend_Bound,23.60,% Slots,,,0.00,5.17,
24.938996153,S0-C0,Bad_Speculation,30.62,% Slots,,,0.00,5.17,
24.938996153,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.17,
24.938996153,S0-C0,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,5.17,
24.938996153,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C1,Frontend_Bound,23.58,% Slots,,,0.00,5.17,
24.938996153,S0-C1,Bad_Speculation,30.76,% Slots,,,0.00,5.17,
24.938996153,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.17,
24.938996153,S0-C1,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.52,% Core_Clocks,,,0.00,5.17,
24.938996153,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C2,Frontend_Bound,30.60,% Slots,,,0.00,5.17,
24.938996153,S0-C2,Backend_Bound,36.15,% Slots,,,0.00,5.17,
24.938996153,S0-C2,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.938996153,S0-C2,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.17,
24.938996153,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.17,
24.938996153,S0-C2,Backend_Bound.Memory_Bound,81.85,% Slots,,,0.00,5.17,
24.938996153,S0-C2,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.44,
24.938996153,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
24.938996153,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.45,
24.938996153,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.66,% Core_Clocks,,,0.00,5.17,
24.938996153,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,<==
24.938996153,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
24.938996153,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C3,Frontend_Bound,27.92,% Slots,,,0.00,5.17,
24.938996153,S0-C3,Backend_Bound,49.50,% Slots,,,0.00,5.17,
24.938996153,S0-C3,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.938996153,S0-C3,Frontend_Bound.Frontend_Latency,35.37,% Slots,,rs_events.empty_end,0.00,5.17,
24.938996153,S0-C3,Backend_Bound.Memory_Bound,29.68,% Slots,,,0.00,5.17,<==
24.938996153,S0-C3,Backend_Bound.Core_Bound,19.82,% Slots,,,0.00,5.17,
24.938996153,S0-C3,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.44,
24.938996153,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.44,
24.938996153,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
24.938996153,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.44,
24.938996153,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
24.938996153,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
24.938996153,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C4,Frontend_Bound,23.35,% Slots,,,0.00,5.17,
24.938996153,S0-C4,Bad_Speculation,30.15,% Slots,,,0.00,5.17,
24.938996153,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.17,
24.938996153,S0-C4,Bad_Speculation.Branch_Mispredicts,30.13,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C5,Frontend_Bound,23.05,% Slots,,,0.00,5.17,
24.938996153,S0-C5,Bad_Speculation,30.44,% Slots,,,0.00,5.17,
24.938996153,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.17,
24.938996153,S0-C5,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.99,% Core_Clocks,,,0.00,5.17,
24.938996153,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C6,Bad_Speculation,29.07,% Slots,,,0.00,5.17,
24.938996153,S0-C6,Bad_Speculation.Branch_Mispredicts,29.03,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S0-C6,Backend_Bound,13.42,% Slots,,,0.00,5.17,
24.938996153,S0-C6,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.17,
24.938996153,S0-C6-T0,Backend_Bound.Core_Bound.Divider,33.08,% Clocks,,arith.fpu_div_active,0.00,5.17,
24.938996153,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C7,Frontend_Bound,33.83,% Slots,,,0.00,5.17,<==
24.938996153,S0-C7,Backend_Bound,13.22,% Slots,,,0.00,5.17,
24.938996153,S0-C7,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.17,
24.938996153,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.32,% Slots,,,0.00,5.17,
24.938996153,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.44,
24.938996153,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
24.938996153,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.56,% Core_Clocks,,,0.00,5.17,
24.938996153,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.17,
24.938996153,S1-C0,Bad_Speculation,30.78,% Slots,,,0.00,5.17,
24.938996153,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.17,
24.938996153,S1-C0,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C1,Frontend_Bound,22.41,% Slots,,,0.00,5.17,
24.938996153,S1-C1,Bad_Speculation,30.02,% Slots,,,0.00,5.17,
24.938996153,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.17,
24.938996153,S1-C1,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.23,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C2,Frontend_Bound,23.72,% Slots,,,0.00,5.17,
24.938996153,S1-C2,Bad_Speculation,30.83,% Slots,,,0.00,5.17,
24.938996153,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.17,
24.938996153,S1-C2,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C3,Frontend_Bound,23.84,% Slots,,,0.00,5.17,
24.938996153,S1-C3,Bad_Speculation,31.04,% Slots,,,0.00,5.17,
24.938996153,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.17,
24.938996153,S1-C3,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C4,Frontend_Bound,23.61,% Slots,,,0.00,5.17,
24.938996153,S1-C4,Bad_Speculation,31.18,% Slots,,,0.00,5.17,
24.938996153,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.17,
24.938996153,S1-C4,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.03,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C5,Frontend_Bound,20.03,% Slots,,,0.00,5.17,
24.938996153,S1-C5,Bad_Speculation,26.90,% Slots,,,0.00,5.17,
24.938996153,S1-C5,Backend_Bound,20.25,% Slots,,,0.00,5.17,
24.938996153,S1-C5,Bad_Speculation.Branch_Mispredicts,26.88,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
24.938996153,S1-C5,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.17,
24.938996153,S1-C5-T0,Backend_Bound.Core_Bound.Divider,28.63,% Clocks,,arith.fpu_div_active,0.00,5.17,
24.938996153,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C6,Frontend_Bound,41.78,% Slots,,,0.00,5.17,
24.938996153,S1-C6,Backend_Bound,31.93,% Slots,,,0.00,5.17,
24.938996153,S1-C6,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
24.938996153,S1-C6,Frontend_Bound.Frontend_Latency,32.75,% Slots,,rs_events.empty_end,0.00,5.17,<==
24.938996153,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.85,% Slots,,,0.00,5.17,
24.938996153,S1-C6,Backend_Bound.Memory_Bound,19.54,% Slots,,,0.00,5.17,
24.938996153,S1-C6,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.17,
24.938996153,S1-C6,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.45,
24.938996153,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.44,
24.938996153,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
24.938996153,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.44,
24.938996153,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.12,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C7,Frontend_Bound,37.50,% Slots,,,0.00,5.17,
24.938996153,S1-C7,Backend_Bound,34.76,% Slots,,,0.00,5.17,
24.938996153,S1-C7,Retiring,20.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.938996153,S1-C7,Frontend_Bound.Frontend_Latency,32.34,% Slots,,rs_events.empty_end,0.00,5.17,<==
24.938996153,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.17,
24.938996153,S1-C7,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.17,
24.938996153,S1-C7,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.17,
24.938996153,S1-C7,Retiring.Microcode_Sequencer,16.47,% Slots,,idq.ms_uops,0.00,5.44,
24.938996153,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
24.938996153,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.32,% Clocks,,idq.ms_switches,0.00,5.44,
24.938996153,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.26,% Core_Clocks,,,0.00,5.17,
24.938996153,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
24.938996153,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.06,% Clocks,,,0.00,5.17,
24.938996153,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
24.938996153,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
26.419335977,S0-C0,Frontend_Bound,23.29,% Slots,,,0.00,5.13,
26.419335977,S0-C0,Bad_Speculation,30.07,% Slots,,,0.00,5.13,
26.419335977,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.13,
26.419335977,S0-C0,Bad_Speculation.Branch_Mispredicts,30.04,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,5.13,
26.419335977,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C1,Frontend_Bound,23.38,% Slots,,,0.00,5.13,
26.419335977,S0-C1,Bad_Speculation,30.52,% Slots,,,0.00,5.13,
26.419335977,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.13,
26.419335977,S0-C1,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.02,% Core_Clocks,,,0.00,5.13,
26.419335977,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C2,Frontend_Bound,42.93,% Slots,,,0.00,5.13,
26.419335977,S0-C2,Backend_Bound,18.52,% Slots,,,0.00,5.13,
26.419335977,S0-C2,Retiring,30.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
26.419335977,S0-C2,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.13,
26.419335977,S0-C2,Frontend_Bound.Frontend_Bandwidth,39.68,% Slots,,,0.00,5.13,
26.419335977,S0-C2,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.13,
26.419335977,S0-C2,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.13,
26.419335977,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.13,
26.419335977,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
26.419335977,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.13,
26.419335977,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.06,% Core_Clocks,,,0.00,5.4,<==
26.419335977,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C3,Frontend_Bound,35.16,% Slots,,,0.00,5.13,
26.419335977,S0-C3,Backend_Bound,36.11,% Slots,,,0.00,5.13,<==
26.419335977,S0-C3,Retiring,18.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
26.419335977,S0-C3,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.13,
26.419335977,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.57,% Slots,,,0.00,5.13,
26.419335977,S0-C3,Backend_Bound.Memory_Bound,19.98,% Slots,,,0.00,5.13,
26.419335977,S0-C3,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.13,
26.419335977,S0-C3,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.13,
26.419335977,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.13,
26.419335977,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
26.419335977,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.14,% Clocks,,idq.ms_switches,0.00,5.13,
26.419335977,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.28,% Core_Clocks,,,0.00,5.4,
26.419335977,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
26.419335977,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
26.419335977,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.71,% Clocks,,,0.00,5.13,
26.419335977,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C4,Frontend_Bound,23.48,% Slots,,,0.00,5.13,
26.419335977,S0-C4,Bad_Speculation,30.73,% Slots,,,0.00,5.13,
26.419335977,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.13,
26.419335977,S0-C4,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C5,Frontend_Bound,23.14,% Slots,,,0.00,5.13,
26.419335977,S0-C5,Bad_Speculation,30.65,% Slots,,,0.00,5.13,
26.419335977,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.13,
26.419335977,S0-C5,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.36,% Core_Clocks,,,0.00,5.13,
26.419335977,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C6,Bad_Speculation,28.66,% Slots,,,0.00,5.13,
26.419335977,S0-C6,Bad_Speculation.Branch_Mispredicts,28.62,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S0-C6,Backend_Bound,13.76,% Slots,,,0.00,5.13,
26.419335977,S0-C6,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.13,
26.419335977,S0-C6-T0,Backend_Bound.Core_Bound.Divider,32.94,% Clocks,,arith.fpu_div_active,0.00,5.4,
26.419335977,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C7,Frontend_Bound,34.51,% Slots,,,0.00,5.13,<==
26.419335977,S0-C7,Backend_Bound,14.66,% Slots,,,0.00,5.13,
26.419335977,S0-C7,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.13,
26.419335977,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.18,% Slots,,,0.00,5.13,
26.419335977,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.13,
26.419335977,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
26.419335977,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.12,% Core_Clocks,,,0.00,5.4,
26.419335977,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C0,Frontend_Bound,23.09,% Slots,,,0.00,5.13,
26.419335977,S1-C0,Bad_Speculation,30.11,% Slots,,,0.00,5.13,
26.419335977,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.13,
26.419335977,S1-C0,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.13,
26.419335977,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C1,Frontend_Bound,22.41,% Slots,,,0.00,5.13,
26.419335977,S1-C1,Bad_Speculation,29.98,% Slots,,,0.00,5.13,
26.419335977,S1-C1,Backend_Bound,12.02,% Slots,,,0.00,5.13,
26.419335977,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.13,
26.419335977,S1-C1,Bad_Speculation.Branch_Mispredicts,29.96,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.82,% Core_Clocks,,,0.00,5.13,
26.419335977,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C2,Frontend_Bound,23.44,% Slots,,,0.00,5.13,
26.419335977,S1-C2,Bad_Speculation,30.54,% Slots,,,0.00,5.13,
26.419335977,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.13,
26.419335977,S1-C2,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.10,% Core_Clocks,,,0.00,5.13,
26.419335977,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.13,
26.419335977,S1-C3,Bad_Speculation,30.42,% Slots,,,0.00,5.13,
26.419335977,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.13,
26.419335977,S1-C3,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,5.13,
26.419335977,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C4,Frontend_Bound,23.44,% Slots,,,0.00,5.13,
26.419335977,S1-C4,Bad_Speculation,30.74,% Slots,,,0.00,5.13,
26.419335977,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.13,
26.419335977,S1-C4,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.90,% Core_Clocks,,,0.00,5.13,
26.419335977,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C5,Frontend_Bound,23.74,% Slots,,,0.00,5.13,
26.419335977,S1-C5,Bad_Speculation,30.73,% Slots,,,0.00,5.13,
26.419335977,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.13,
26.419335977,S1-C5,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
26.419335977,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.13,
26.419335977,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C6,Frontend_Bound,34.83,% Slots,,,0.00,5.13,
26.419335977,S1-C6,Backend_Bound,39.59,% Slots,,,0.00,5.13,
26.419335977,S1-C6,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
26.419335977,S1-C6,Frontend_Bound.Frontend_Latency,33.96,% Slots,,rs_events.empty_end,0.00,5.13,
26.419335977,S1-C6,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.13,
26.419335977,S1-C6,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.13,
26.419335977,S1-C6,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.13,
26.419335977,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.13,
26.419335977,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
26.419335977,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.13,
26.419335977,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
26.419335977,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C7,Frontend_Bound,35.28,% Slots,,,0.00,5.13,
26.419335977,S1-C7,Backend_Bound,37.36,% Slots,,,0.00,5.13,
26.419335977,S1-C7,Retiring,20.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
26.419335977,S1-C7,Frontend_Bound.Frontend_Latency,30.52,% Slots,,rs_events.empty_end,0.00,5.13,
26.419335977,S1-C7,Backend_Bound.Memory_Bound,21.89,% Slots,,,0.00,5.13,
26.419335977,S1-C7,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.13,
26.419335977,S1-C7,Retiring.Microcode_Sequencer,17.08,% Slots,,idq.ms_uops,0.00,5.13,
26.419335977,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
26.419335977,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.58,% Clocks,,idq.ms_switches,0.00,5.13,
26.419335977,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
26.419335977,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.63,% Clocks,,,0.00,5.13,
26.419335977,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
26.419335977,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.4,
27.901226586,S0-C0,Bad_Speculation,29.20,% Slots,,,0.00,5.4,
27.901226586,S0-C0,Backend_Bound,10.96,% Slots,,,0.00,5.4,
27.901226586,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.43,% Slots,,,0.00,5.12,
27.901226586,S0-C0,Bad_Speculation.Branch_Mispredicts,29.17,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.16,% Core_Clocks,,,0.00,5.4,
27.901226586,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
27.901226586,S0-C1,Frontend_Bound,23.80,% Slots,,,0.00,5.4,
27.901226586,S0-C1,Bad_Speculation,30.88,% Slots,,,0.00,5.4,
27.901226586,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.13,
27.901226586,S0-C1,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.85,% Core_Clocks,,,0.00,5.4,
27.901226586,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C2,Frontend_Bound,31.85,% Slots,,,0.00,5.4,
27.901226586,S0-C2,Backend_Bound,34.78,% Slots,,,0.00,5.4,
27.901226586,S0-C2,Retiring,18.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
27.901226586,S0-C2,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.13,
27.901226586,S0-C2,Backend_Bound.Memory_Bound,36.37,% Slots,,,0.00,5.13,
27.901226586,S0-C2,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.36,
27.901226586,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.41,
27.901226586,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
27.901226586,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.41,
27.901226586,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
27.901226586,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C3,Backend_Bound,75.02,% Slots,,,0.00,5.4,<==
27.901226586,S0-C3,Retiring,17.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
27.901226586,S0-C3,Backend_Bound.Memory_Bound,39.64,% Slots,,,0.00,5.12,
27.901226586,S0-C3,Backend_Bound.Core_Bound,35.38,% Slots,,,0.00,5.12,
27.901226586,S0-C3,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.36,
27.901226586,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.4,
27.901226586,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.901226586,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
27.901226586,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
27.901226586,S0-C4,Frontend_Bound,23.53,% Slots,,,0.00,5.4,
27.901226586,S0-C4,Bad_Speculation,30.76,% Slots,,,0.00,5.4,
27.901226586,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.13,
27.901226586,S0-C4,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C5,Frontend_Bound,23.37,% Slots,,,0.00,5.13,
27.901226586,S0-C5,Bad_Speculation,31.19,% Slots,,,0.00,5.13,
27.901226586,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.13,
27.901226586,S0-C5,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,5.4,
27.901226586,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C6,Bad_Speculation,30.28,% Slots,,,0.00,5.13,
27.901226586,S0-C6,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S0-C6,Backend_Bound,13.34,% Slots,,,0.00,5.13,
27.901226586,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C7,Frontend_Bound,34.40,% Slots,,,0.00,5.13,<==
27.901226586,S0-C7,Backend_Bound,11.52,% Slots,,,0.00,5.13,
27.901226586,S0-C7,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.12,
27.901226586,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.97,% Slots,,,0.00,5.12,
27.901226586,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.4,
27.901226586,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
27.901226586,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.16,% Core_Clocks,,,0.00,5.13,
27.901226586,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
27.901226586,S1-C0,Frontend_Bound,23.26,% Slots,,,0.00,5.13,
27.901226586,S1-C0,Bad_Speculation,30.64,% Slots,,,0.00,5.13,
27.901226586,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.13,
27.901226586,S1-C0,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.24,% Core_Clocks,,,0.00,5.4,
27.901226586,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C1,Frontend_Bound,23.16,% Slots,,,0.00,5.13,
27.901226586,S1-C1,Bad_Speculation,30.84,% Slots,,,0.00,5.13,
27.901226586,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.13,
27.901226586,S1-C1,Bad_Speculation.Branch_Mispredicts,30.82,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.52,% Core_Clocks,,,0.00,5.4,
27.901226586,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C2,Frontend_Bound,23.41,% Slots,,,0.00,5.13,
27.901226586,S1-C2,Bad_Speculation,30.46,% Slots,,,0.00,5.13,
27.901226586,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.13,
27.901226586,S1-C2,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,5.4,
27.901226586,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C3,Frontend_Bound,23.67,% Slots,,,0.00,5.13,
27.901226586,S1-C3,Bad_Speculation,30.96,% Slots,,,0.00,5.13,
27.901226586,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.13,
27.901226586,S1-C3,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.24,% Core_Clocks,,,0.00,5.4,
27.901226586,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C4,Frontend_Bound,23.63,% Slots,,,0.00,5.13,
27.901226586,S1-C4,Bad_Speculation,30.85,% Slots,,,0.00,5.13,
27.901226586,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.13,
27.901226586,S1-C4,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,5.4,
27.901226586,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C5,Frontend_Bound,23.37,% Slots,,,0.00,5.13,
27.901226586,S1-C5,Bad_Speculation,30.47,% Slots,,,0.00,5.13,
27.901226586,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.13,
27.901226586,S1-C5,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
27.901226586,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.4,
27.901226586,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C6,Frontend_Bound,42.98,% Slots,,,0.00,5.13,
27.901226586,S1-C6,Backend_Bound,30.26,% Slots,,,0.00,5.13,
27.901226586,S1-C6,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
27.901226586,S1-C6,Frontend_Bound.Frontend_Latency,56.52,% Slots,,rs_events.empty_end,0.00,5.13,<==
27.901226586,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.13,
27.901226586,S1-C6,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.13,
27.901226586,S1-C6,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.4,
27.901226586,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.4,
27.901226586,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
27.901226586,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.4,
27.901226586,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.30,% Core_Clocks,,,0.00,5.13,
27.901226586,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
27.901226586,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C7,Frontend_Bound,31.15,% Slots,,,0.00,5.13,
27.901226586,S1-C7,Backend_Bound,43.32,% Slots,,,0.00,5.13,
27.901226586,S1-C7,Retiring,20.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
27.901226586,S1-C7,Frontend_Bound.Frontend_Latency,34.94,% Slots,,rs_events.empty_end,0.00,5.13,
27.901226586,S1-C7,Backend_Bound.Memory_Bound,28.69,% Slots,,,0.00,5.13,
27.901226586,S1-C7,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.13,
27.901226586,S1-C7,Retiring.Microcode_Sequencer,17.22,% Slots,,idq.ms_uops,0.00,5.4,
27.901226586,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
27.901226586,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.50,% Clocks,,idq.ms_switches,0.00,5.4,
27.901226586,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
27.901226586,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.45,% Clocks,,,0.00,5.4,
27.901226586,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
27.901226586,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
27.901226586,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
27.901226586,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
27.901226586,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
27.901226586,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
29.385942744,S0-C0,Frontend_Bound,39.69,% Slots,,,0.00,5.12,<==
29.385942744,S0-C0,Backend_Bound,29.47,% Slots,,,0.00,5.12,
29.385942744,S0-C0,Retiring,27.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
29.385942744,S0-C0,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.12,
29.385942744,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.11,% Slots,,,0.00,5.12,
29.385942744,S0-C0,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.12,
29.385942744,S0-C0,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.12,
29.385942744,S0-C0,Retiring.Microcode_Sequencer,10.48,% Slots,,idq.ms_uops,0.00,5.12,
29.385942744,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
29.385942744,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.12,
29.385942744,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.23,% Core_Clocks,,,0.00,5.39,
29.385942744,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
29.385942744,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
29.385942744,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C1,Frontend_Bound,23.23,% Slots,,,0.00,5.12,
29.385942744,S0-C1,Bad_Speculation,30.25,% Slots,,,0.00,5.12,
29.385942744,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.12,
29.385942744,S0-C1,Bad_Speculation.Branch_Mispredicts,30.23,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.13,% Core_Clocks,,,0.00,5.26,
29.385942744,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C2,Frontend_Bound,44.43,% Slots,,,0.00,5.12,
29.385942744,S0-C2,Backend_Bound,30.58,% Slots,,,0.00,5.12,
29.385942744,S0-C2,Retiring,34.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
29.385942744,S0-C2,Frontend_Bound.Frontend_Latency,38.45,% Slots,,rs_events.empty_end,0.00,5.12,<==
29.385942744,S0-C2,Backend_Bound.Core_Bound,21.26,% Slots,,,0.00,5.12,
29.385942744,S0-C2,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.12,
29.385942744,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.13,
29.385942744,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
29.385942744,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.13,
29.385942744,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.31,% Clocks,,,0.00,5.12,
29.385942744,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
29.385942744,S0-C3,Frontend_Bound,36.75,% Slots,,,0.00,5.12,
29.385942744,S0-C3,Backend_Bound,37.53,% Slots,,,0.00,5.12,
29.385942744,S0-C3,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
29.385942744,S0-C3,Frontend_Bound.Frontend_Latency,37.12,% Slots,,rs_events.empty_end,0.00,5.12,
29.385942744,S0-C3,Backend_Bound.Memory_Bound,22.66,% Slots,,,0.00,5.12,
29.385942744,S0-C3,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.12,
29.385942744,S0-C3,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.12,
29.385942744,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.13,
29.385942744,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
29.385942744,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.13,
29.385942744,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
29.385942744,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
29.385942744,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.57,% Clocks,,,0.00,5.12,
29.385942744,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C4,Frontend_Bound,23.67,% Slots,,,0.00,5.12,
29.385942744,S0-C4,Bad_Speculation,30.94,% Slots,,,0.00,5.12,
29.385942744,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.12,
29.385942744,S0-C4,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C5,Frontend_Bound,22.91,% Slots,,,0.00,5.12,
29.385942744,S0-C5,Bad_Speculation,30.20,% Slots,,,0.00,5.12,
29.385942744,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.12,
29.385942744,S0-C5,Bad_Speculation.Branch_Mispredicts,30.18,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,5.26,
29.385942744,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C6,Bad_Speculation,29.32,% Slots,,,0.00,5.12,
29.385942744,S0-C6,Bad_Speculation.Branch_Mispredicts,29.26,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S0-C6,Backend_Bound,13.19,% Slots,,,0.00,5.12,
29.385942744,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C7,Frontend_Bound,32.71,% Slots,,,0.00,5.12,<==
29.385942744,S0-C7,Backend_Bound,19.78,% Slots,,,0.00,5.12,
29.385942744,S0-C7,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.12,
29.385942744,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.95,% Slots,,,0.00,5.12,
29.385942744,S0-C7,Backend_Bound.Memory_Bound,10.42,% Slots,,,0.00,5.12,
29.385942744,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.12,
29.385942744,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
29.385942744,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.60,% Core_Clocks,,,0.00,5.39,
29.385942744,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.12,
29.385942744,S1-C0,Bad_Speculation,30.86,% Slots,,,0.00,5.12,
29.385942744,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.12,
29.385942744,S1-C0,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.02,% Core_Clocks,,,0.00,5.26,
29.385942744,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C1,Frontend_Bound,22.85,% Slots,,,0.00,5.12,
29.385942744,S1-C1,Bad_Speculation,30.42,% Slots,,,0.00,5.12,
29.385942744,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.12,
29.385942744,S1-C1,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.15,% Core_Clocks,,,0.00,5.26,
29.385942744,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.12,
29.385942744,S1-C2,Bad_Speculation,30.66,% Slots,,,0.00,5.12,
29.385942744,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.12,
29.385942744,S1-C2,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.26,
29.385942744,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C3,Frontend_Bound,23.61,% Slots,,,0.00,5.12,
29.385942744,S1-C3,Bad_Speculation,30.77,% Slots,,,0.00,5.12,
29.385942744,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.12,
29.385942744,S1-C3,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,5.26,
29.385942744,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C4,Frontend_Bound,23.67,% Slots,,,0.00,5.12,
29.385942744,S1-C4,Bad_Speculation,30.95,% Slots,,,0.00,5.12,
29.385942744,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.12,
29.385942744,S1-C4,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.90,% Core_Clocks,,,0.00,5.26,
29.385942744,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C5,Frontend_Bound,23.49,% Slots,,,0.00,5.12,
29.385942744,S1-C5,Bad_Speculation,30.70,% Slots,,,0.00,5.12,
29.385942744,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.12,
29.385942744,S1-C5,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
29.385942744,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,5.26,
29.385942744,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C6,Frontend_Bound,41.72,% Slots,,,0.00,5.12,
29.385942744,S1-C6,Backend_Bound,31.92,% Slots,,,0.00,5.12,
29.385942744,S1-C6,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
29.385942744,S1-C6,Frontend_Bound.Frontend_Latency,41.42,% Slots,,rs_events.empty_end,0.00,5.12,<==
29.385942744,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.18,% Slots,,,0.00,5.12,
29.385942744,S1-C6,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.12,
29.385942744,S1-C6,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.12,
29.385942744,S1-C6,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.12,
29.385942744,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.12,
29.385942744,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
29.385942744,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.12,
29.385942744,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.39,% Core_Clocks,,,0.00,5.39,
29.385942744,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
29.385942744,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.37,% Clocks,,,0.00,5.12,
29.385942744,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C7,Frontend_Bound,34.11,% Slots,,,0.00,5.12,
29.385942744,S1-C7,Backend_Bound,37.84,% Slots,,,0.00,5.12,
29.385942744,S1-C7,Retiring,20.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
29.385942744,S1-C7,Frontend_Bound.Frontend_Latency,102.49,% Slots,,rs_events.empty_end,0.00,5.12,
29.385942744,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,5.12,
29.385942744,S1-C7,Backend_Bound.Memory_Bound,48.53,% Slots,,,0.00,5.12,
29.385942744,S1-C7,Retiring.Microcode_Sequencer,16.83,% Slots,,idq.ms_uops,0.00,5.12,
29.385942744,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
29.385942744,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.14,% Clocks,,idq.ms_switches,0.00,5.12,
29.385942744,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.11,% Core_Clocks,,,0.00,5.39,
29.385942744,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
29.385942744,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
29.385942744,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
29.385942744,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
29.385942744,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
29.385942744,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
30.860138579,S0-C0,Frontend_Bound,23.70,% Slots,,,0.00,5.42,
30.860138579,S0-C0,Bad_Speculation,27.97,% Slots,,,0.00,5.42,
30.860138579,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.15,
30.860138579,S0-C0,Bad_Speculation.Branch_Mispredicts,27.91,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C1,Frontend_Bound,24.10,% Slots,,,0.00,5.43,
30.860138579,S0-C1,Bad_Speculation,31.08,% Slots,,,0.00,5.43,
30.860138579,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.15,
30.860138579,S0-C1,Bad_Speculation.Branch_Mispredicts,31.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.15,% Core_Clocks,,,0.00,5.26,
30.860138579,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C2,Frontend_Bound,25.31,% Slots,,,0.00,5.43,
30.860138579,S0-C2,Backend_Bound,50.12,% Slots,,,0.00,5.43,
30.860138579,S0-C2,Retiring,14.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
30.860138579,S0-C2,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.15,
30.860138579,S0-C2,Backend_Bound.Core_Bound,79.91,% Slots,,,0.00,5.15,
30.860138579,S0-C2,Retiring.Microcode_Sequencer,10.76,% Slots,,idq.ms_uops,0.00,5.16,
30.860138579,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.43,
30.860138579,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
30.860138579,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.43,
30.860138579,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.27,% Clocks,,,0.00,5.43,<==
30.860138579,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C3,Frontend_Bound,37.16,% Slots,,,0.00,5.43,
30.860138579,S0-C3,Backend_Bound,36.90,% Slots,,,0.00,5.43,
30.860138579,S0-C3,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
30.860138579,S0-C3,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.15,<==
30.860138579,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.15,
30.860138579,S0-C3,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.15,
30.860138579,S0-C3,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.15,
30.860138579,S0-C3,Retiring.Microcode_Sequencer,11.80,% Slots,,idq.ms_uops,0.00,5.16,
30.860138579,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.43,
30.860138579,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
30.860138579,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.43,
30.860138579,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.90,% Core_Clocks,,,0.00,5.16,
30.860138579,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
30.860138579,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.51,% Clocks,,,0.00,5.43,
30.860138579,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C4,Frontend_Bound,23.53,% Slots,,,0.00,5.42,
30.860138579,S0-C4,Bad_Speculation,30.59,% Slots,,,0.00,5.42,
30.860138579,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.15,
30.860138579,S0-C4,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C5,Frontend_Bound,23.29,% Slots,,,0.00,5.16,
30.860138579,S0-C5,Bad_Speculation,31.23,% Slots,,,0.00,5.16,
30.860138579,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.15,
30.860138579,S0-C5,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.94,% Core_Clocks,,,0.00,5.26,
30.860138579,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C6,Frontend_Bound,20.20,% Slots,,,0.00,5.15,
30.860138579,S0-C6,Bad_Speculation,30.53,% Slots,,,0.00,5.15,
30.860138579,S0-C6,Backend_Bound,13.32,% Slots,,,0.00,5.15,
30.860138579,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.27,% Slots,,,0.00,5.15,
30.860138579,S0-C6,Bad_Speculation.Branch_Mispredicts,30.49,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.95,% Core_Clocks,,,0.00,5.26,
30.860138579,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C7,Frontend_Bound,34.76,% Slots,,,0.00,5.15,<==
30.860138579,S0-C7,Backend_Bound,11.26,% Slots,,,0.00,5.15,
30.860138579,S0-C7,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.15,
30.860138579,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.86,% Slots,,,0.00,5.15,
30.860138579,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.42,
30.860138579,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
30.860138579,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.94,% Core_Clocks,,,0.00,5.16,
30.860138579,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C0,Frontend_Bound,22.94,% Slots,,,0.00,5.15,
30.860138579,S1-C0,Bad_Speculation,30.13,% Slots,,,0.00,5.15,
30.860138579,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.15,
30.860138579,S1-C0,Bad_Speculation.Branch_Mispredicts,30.11,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.31,% Core_Clocks,,,0.00,5.26,
30.860138579,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C1,Frontend_Bound,22.94,% Slots,,,0.00,5.15,
30.860138579,S1-C1,Bad_Speculation,30.54,% Slots,,,0.00,5.15,
30.860138579,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.15,
30.860138579,S1-C1,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.07,% Core_Clocks,,,0.00,5.26,
30.860138579,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C2,Frontend_Bound,24.22,% Slots,,,0.00,5.15,
30.860138579,S1-C2,Bad_Speculation,31.60,% Slots,,,0.00,5.15,
30.860138579,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.15,
30.860138579,S1-C2,Bad_Speculation.Branch_Mispredicts,31.58,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,5.26,
30.860138579,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C3,Frontend_Bound,23.70,% Slots,,,0.00,5.15,
30.860138579,S1-C3,Bad_Speculation,30.85,% Slots,,,0.00,5.15,
30.860138579,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.15,
30.860138579,S1-C3,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.55,% Core_Clocks,,,0.00,5.26,
30.860138579,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C4,Frontend_Bound,23.73,% Slots,,,0.00,5.15,
30.860138579,S1-C4,Bad_Speculation,31.17,% Slots,,,0.00,5.15,
30.860138579,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.15,
30.860138579,S1-C4,Bad_Speculation.Branch_Mispredicts,31.15,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.75,% Core_Clocks,,,0.00,5.26,
30.860138579,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C5,Frontend_Bound,23.59,% Slots,,,0.00,5.15,
30.860138579,S1-C5,Bad_Speculation,31.22,% Slots,,,0.00,5.15,
30.860138579,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.15,
30.860138579,S1-C5,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
30.860138579,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,5.26,
30.860138579,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C6,Frontend_Bound,34.92,% Slots,,,0.00,5.16,
30.860138579,S1-C6,Backend_Bound,41.55,% Slots,,,0.00,5.16,
30.860138579,S1-C6,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
30.860138579,S1-C6,Frontend_Bound.Frontend_Latency,34.67,% Slots,,rs_events.empty_end,0.00,5.15,
30.860138579,S1-C6,Backend_Bound.Memory_Bound,34.30,% Slots,,,0.00,5.15,
30.860138579,S1-C6,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.42,
30.860138579,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.43,
30.860138579,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
30.860138579,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.43,
30.860138579,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
30.860138579,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C7,Frontend_Bound,30.70,% Slots,,,0.00,5.15,
30.860138579,S1-C7,Backend_Bound,42.66,% Slots,,,0.00,5.15,
30.860138579,S1-C7,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
30.860138579,S1-C7,Frontend_Bound.Frontend_Latency,25.10,% Slots,,rs_events.empty_end,0.00,5.15,
30.860138579,S1-C7,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.15,
30.860138579,S1-C7,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.15,
30.860138579,S1-C7,Retiring.Microcode_Sequencer,15.21,% Slots,,idq.ms_uops,0.00,5.42,
30.860138579,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
30.860138579,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.75,% Clocks,,idq.ms_switches,0.00,5.43,
30.860138579,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
30.860138579,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.32,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.16,<==
30.860138579,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.27,% Clocks,,,0.00,5.43,
30.860138579,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
30.860138579,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
32.336890677,S0-C0,Frontend_Bound,23.62,% Slots,,,0.00,5.15,
32.336890677,S0-C0,Bad_Speculation,30.53,% Slots,,,0.00,5.15,
32.336890677,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.14,
32.336890677,S0-C0,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
32.336890677,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C1,Frontend_Bound,23.97,% Slots,,,0.00,5.15,
32.336890677,S0-C1,Bad_Speculation,30.99,% Slots,,,0.00,5.15,
32.336890677,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.14,
32.336890677,S0-C1,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
32.336890677,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.43,% Core_Clocks,,,0.00,5.15,
32.336890677,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C2,Frontend_Bound,36.88,% Slots,,,0.00,5.14,
32.336890677,S0-C2,Backend_Bound,23.30,% Slots,,,0.00,5.14,
32.336890677,S0-C2,Retiring,36.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
32.336890677,S0-C2,Frontend_Bound.Frontend_Bandwidth,32.69,% Slots,,,0.00,5.14,
32.336890677,S0-C2,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.14,
32.336890677,S0-C2,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.15,
32.336890677,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.15,
32.336890677,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.52,% Core_Clocks,,,0.00,5.42,<==
32.336890677,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C3,Frontend_Bound,32.88,% Slots,,,0.00,5.15,
32.336890677,S0-C3,Backend_Bound,44.00,% Slots,,,0.00,5.15,
32.336890677,S0-C3,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
32.336890677,S0-C3,Frontend_Bound.Frontend_Latency,28.67,% Slots,,rs_events.empty_end,0.00,5.15,
32.336890677,S0-C3,Backend_Bound.Memory_Bound,25.73,% Slots,,,0.00,5.15,
32.336890677,S0-C3,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.15,
32.336890677,S0-C3,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.14,
32.336890677,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.15,
32.336890677,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
32.336890677,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.15,
32.336890677,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
32.336890677,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.90,% Clocks,,,0.00,5.15,
32.336890677,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C4,Frontend_Bound,23.65,% Slots,,,0.00,5.15,
32.336890677,S0-C4,Bad_Speculation,30.74,% Slots,,,0.00,5.15,
32.336890677,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.14,
32.336890677,S0-C4,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
32.336890677,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C5,Frontend_Bound,23.43,% Slots,,,0.00,5.14,
32.336890677,S0-C5,Bad_Speculation,31.30,% Slots,,,0.00,5.14,
32.336890677,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.14,
32.336890677,S0-C5,Bad_Speculation.Branch_Mispredicts,31.29,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
32.336890677,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.73,% Core_Clocks,,,0.00,5.15,
32.336890677,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C6,Bad_Speculation,31.14,% Slots,,,0.00,5.15,
32.336890677,S0-C6,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
32.336890677,S0-C6,Backend_Bound,13.49,% Slots,,,0.00,5.15,
32.336890677,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C7,Frontend_Bound,34.85,% Slots,,,0.00,5.15,<==
32.336890677,S0-C7,Backend_Bound,12.38,% Slots,,,0.00,5.15,
32.336890677,S0-C7,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.14,
32.336890677,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.20,% Slots,,,0.00,5.14,
32.336890677,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.14,
32.336890677,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
32.336890677,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.99,% Core_Clocks,,,0.00,5.42,
32.336890677,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.14,
32.336890677,S1-C0,Bad_Speculation,31.04,% Slots,,,0.00,5.14,
32.336890677,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.14,
32.336890677,S1-C0,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
32.336890677,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.77,% Core_Clocks,,,0.00,5.15,
32.336890677,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C1,Frontend_Bound,23.14,% Slots,,,0.00,5.14,
32.336890677,S1-C1,Bad_Speculation,30.82,% Slots,,,0.00,5.14,
32.336890677,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.14,
32.336890677,S1-C1,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
32.336890677,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.96,% Core_Clocks,,,0.00,5.15,
32.336890677,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C2,Frontend_Bound,36.05,% Slots,,,0.00,5.14,
32.336890677,S1-C2,Backend_Bound,37.45,% Slots,,,0.00,5.14,
32.336890677,S1-C2,Retiring,19.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
32.336890677,S1-C2,Frontend_Bound.Frontend_Latency,26.20,% Slots,,rs_events.empty_end,0.00,5.14,
32.336890677,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.14,
32.336890677,S1-C2,Backend_Bound.Memory_Bound,22.56,% Slots,,,0.00,5.14,
32.336890677,S1-C2,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.14,
32.336890677,S1-C2,Retiring.Microcode_Sequencer,16.13,% Slots,,idq.ms_uops,0.00,5.14,
32.336890677,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.15,
32.336890677,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
32.336890677,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.19,% Clocks,,idq.ms_switches,0.00,5.15,
32.336890677,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.60,% Core_Clocks,,,0.00,5.42,
32.336890677,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
32.336890677,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.74,% Clocks,,,0.00,5.14,
32.336890677,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C3,Frontend_Bound,23.72,% Slots,,,0.00,5.15,
32.336890677,S1-C3,Bad_Speculation,30.69,% Slots,,,0.00,5.15,
32.336890677,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.14,
32.336890677,S1-C3,Bad_Speculation.Branch_Mispredicts,30.67,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
32.336890677,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,5.15,
32.336890677,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C4,Frontend_Bound,23.54,% Slots,,,0.00,5.14,
32.336890677,S1-C4,Bad_Speculation,30.64,% Slots,,,0.00,5.14,
32.336890677,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.14,
32.336890677,S1-C4,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
32.336890677,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,5.15,
32.336890677,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C5,Frontend_Bound,23.33,% Slots,,,0.00,5.15,
32.336890677,S1-C5,Bad_Speculation,30.48,% Slots,,,0.00,5.15,
32.336890677,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.14,
32.336890677,S1-C5,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
32.336890677,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.12,% Core_Clocks,,,0.00,5.15,
32.336890677,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C6,Frontend_Bound,40.87,% Slots,,,0.00,5.14,
32.336890677,S1-C6,Backend_Bound,33.12,% Slots,,,0.00,5.14,
32.336890677,S1-C6,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
32.336890677,S1-C6,Frontend_Bound.Frontend_Latency,29.92,% Slots,,rs_events.empty_end,0.00,5.14,<==
32.336890677,S1-C6,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.14,
32.336890677,S1-C6,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.14,
32.336890677,S1-C6,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.14,
32.336890677,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.15,
32.336890677,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
32.336890677,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.15,
32.336890677,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
32.336890677,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.96,% Clocks,,,0.00,5.15,
32.336890677,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C7,Frontend_Bound,31.28,% Slots,,,0.00,5.14,
32.336890677,S1-C7,Backend_Bound,43.00,% Slots,,,0.00,5.14,
32.336890677,S1-C7,Retiring,21.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
32.336890677,S1-C7,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.14,
32.336890677,S1-C7,Backend_Bound.Memory_Bound,26.79,% Slots,,,0.00,5.14,
32.336890677,S1-C7,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.14,
32.336890677,S1-C7,Retiring.Microcode_Sequencer,17.32,% Slots,,idq.ms_uops,0.00,5.14,
32.336890677,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
32.336890677,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.88,% Clocks,,idq.ms_switches,0.00,5.14,
32.336890677,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
32.336890677,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.71,% Clocks,,,0.00,5.15,
32.336890677,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
32.336890677,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
33.812681421,S0-C0,Frontend_Bound,24.01,% Slots,,,0.00,5.42,
33.812681421,S0-C0,Bad_Speculation,30.01,% Slots,,,0.00,5.42,
33.812681421,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.41,
33.812681421,S0-C0,Bad_Speculation.Branch_Mispredicts,29.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C1,Frontend_Bound,23.76,% Slots,,,0.00,5.42,
33.812681421,S0-C1,Bad_Speculation,30.81,% Slots,,,0.00,5.42,
33.812681421,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.41,
33.812681421,S0-C1,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.42,
33.812681421,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C2,Frontend_Bound,20.20,% Slots,,,0.00,5.42,
33.812681421,S0-C2,Backend_Bound,62.93,% Slots,,,0.00,5.42,<==
33.812681421,S0-C2,Retiring,12.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
33.812681421,S0-C2,Frontend_Bound.Frontend_Latency,67.40,% Slots,,rs_events.empty_end,0.00,5.38,
33.812681421,S0-C2,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.15,
33.812681421,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.15,
33.812681421,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
33.812681421,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.15,
33.812681421,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
33.812681421,S0-C3,Frontend_Bound,23.94,% Slots,,,0.00,5.42,
33.812681421,S0-C3,Backend_Bound,57.70,% Slots,,,0.00,5.42,
33.812681421,S0-C3,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
33.812681421,S0-C3,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.38,
33.812681421,S0-C3,Backend_Bound.Memory_Bound,31.38,% Slots,,,0.00,5.15,
33.812681421,S0-C3,Backend_Bound.Core_Bound,26.32,% Slots,,,0.00,5.15,
33.812681421,S0-C3,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.15,
33.812681421,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.15,
33.812681421,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
33.812681421,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.14,% Clocks,,idq.ms_switches,0.00,5.15,
33.812681421,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
33.812681421,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.31,% Clocks,,,0.00,5.42,
33.812681421,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C4,Frontend_Bound,23.51,% Slots,,,0.00,5.42,
33.812681421,S0-C4,Bad_Speculation,30.58,% Slots,,,0.00,5.42,
33.812681421,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.41,
33.812681421,S0-C4,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C5,Frontend_Bound,23.30,% Slots,,,0.00,5.42,
33.812681421,S0-C5,Bad_Speculation,30.86,% Slots,,,0.00,5.42,
33.812681421,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.42,
33.812681421,S0-C5,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.32,% Core_Clocks,,,0.00,5.42,
33.812681421,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.42,
33.812681421,S0-C6,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S0-C6,Bad_Speculation,30.57,% Slots,,,0.00,5.42,
33.812681421,S0-C6,Backend_Bound,12.89,% Slots,,,0.00,5.42,
33.812681421,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.70,% Core_Clocks,,,0.00,5.42,
33.812681421,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C7,Frontend_Bound,35.10,% Slots,,,0.00,5.42,<==
33.812681421,S0-C7,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.38,
33.812681421,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.42,
33.812681421,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.15,
33.812681421,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
33.812681421,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.79,% Core_Clocks,,,0.00,5.15,
33.812681421,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
33.812681421,S1-C0,Frontend_Bound,23.01,% Slots,,,0.00,5.42,
33.812681421,S1-C0,Bad_Speculation,30.39,% Slots,,,0.00,5.42,
33.812681421,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.42,
33.812681421,S1-C0,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,5.42,
33.812681421,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C1,Frontend_Bound,22.98,% Slots,,,0.00,5.42,
33.812681421,S1-C1,Bad_Speculation,30.64,% Slots,,,0.00,5.42,
33.812681421,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.42,
33.812681421,S1-C1,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.23,% Core_Clocks,,,0.00,5.42,
33.812681421,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C2,Frontend_Bound,23.85,% Slots,,,0.00,5.42,
33.812681421,S1-C2,Bad_Speculation,30.93,% Slots,,,0.00,5.42,
33.812681421,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.70,% Slots,,,0.00,5.42,
33.812681421,S1-C2,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.42,
33.812681421,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C3,Frontend_Bound,23.65,% Slots,,,0.00,5.42,
33.812681421,S1-C3,Bad_Speculation,30.89,% Slots,,,0.00,5.42,
33.812681421,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.41,
33.812681421,S1-C3,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,5.42,
33.812681421,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C4,Frontend_Bound,23.86,% Slots,,,0.00,5.42,
33.812681421,S1-C4,Bad_Speculation,31.35,% Slots,,,0.00,5.42,
33.812681421,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.41,
33.812681421,S1-C4,Bad_Speculation.Branch_Mispredicts,31.33,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,5.42,
33.812681421,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C5,Frontend_Bound,23.24,% Slots,,,0.00,5.42,
33.812681421,S1-C5,Bad_Speculation,30.55,% Slots,,,0.00,5.42,
33.812681421,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.41,
33.812681421,S1-C5,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
33.812681421,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.79,% Core_Clocks,,,0.00,5.42,
33.812681421,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C6,Frontend_Bound,42.96,% Slots,,,0.00,5.42,
33.812681421,S1-C6,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
33.812681421,S1-C6,Frontend_Bound.Frontend_Bandwidth,57.50,% Slots,,,0.00,5.42,
33.812681421,S1-C6,Retiring.Microcode_Sequencer,15.02,% Slots,,idq.ms_uops,0.00,5.15,
33.812681421,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.15,
33.812681421,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.92,% Core_Clocks,,,0.00,5.15,<==
33.812681421,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C7,Frontend_Bound,31.17,% Slots,,,0.00,5.42,
33.812681421,S1-C7,Backend_Bound,41.99,% Slots,,,0.00,5.42,
33.812681421,S1-C7,Retiring,20.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
33.812681421,S1-C7,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.42,
33.812681421,S1-C7,Backend_Bound.Memory_Bound,24.23,% Slots,,,0.00,5.15,
33.812681421,S1-C7,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.15,
33.812681421,S1-C7,Retiring.Microcode_Sequencer,16.86,% Slots,,idq.ms_uops,0.00,5.15,
33.812681421,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.15,
33.812681421,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
33.812681421,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.19,% Clocks,,idq.ms_switches,0.00,5.15,
33.812681421,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
33.812681421,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.65,% Clocks,,,0.00,5.42,
33.812681421,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
33.812681421,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
33.812681421,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
33.812681421,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
33.812681421,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
33.812681421,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
35.280717978,S0-C0,Frontend_Bound,43.29,% Slots,,,0.00,5.18,
35.280717978,S0-C0,Backend_Bound,22.28,% Slots,,,0.00,5.18,
35.280717978,S0-C0,Retiring,27.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
35.280717978,S0-C0,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.18,
35.280717978,S0-C0,Frontend_Bound.Frontend_Bandwidth,28.32,% Slots,,,0.00,5.17,
35.280717978,S0-C0,Backend_Bound.Memory_Bound,13.62,% Slots,,,0.00,5.18,
35.280717978,S0-C0,Retiring.Microcode_Sequencer,10.96,% Slots,,idq.ms_uops,0.00,5.18,
35.280717978,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
35.280717978,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.63,% Clocks,,idq.ms_switches,0.00,5.45,
35.280717978,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.71,% Core_Clocks,,,0.00,5.18,<==
35.280717978,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
35.280717978,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C1,Frontend_Bound,23.58,% Slots,,,0.00,5.18,
35.280717978,S0-C1,Bad_Speculation,30.50,% Slots,,,0.00,5.18,
35.280717978,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.18,
35.280717978,S0-C1,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.89,% Core_Clocks,,,0.00,5.18,
35.280717978,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S0-C2,Frontend_Bound,39.19,% Slots,,,0.00,5.17,
35.280717978,S0-C2,Backend_Bound,28.73,% Slots,,,0.00,5.17,
35.280717978,S0-C2,Retiring,11.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
35.280717978,S0-C2,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.17,
35.280717978,S0-C2,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.17,
35.280717978,S0-C2,Retiring.Microcode_Sequencer,3.34,% Slots,,idq.ms_uops,0.00,5.44,
35.280717978,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
35.280717978,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,0.00,5.46,
35.280717978,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
35.280717978,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
35.280717978,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C3,Frontend_Bound,36.07,% Slots,,,0.00,5.18,
35.280717978,S0-C3,Backend_Bound,38.78,% Slots,,,0.00,5.18,<==
35.280717978,S0-C3,Retiring,14.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
35.280717978,S0-C3,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.18,
35.280717978,S0-C3,Backend_Bound.Memory_Bound,21.44,% Slots,,,0.00,5.18,
35.280717978,S0-C3,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.18,
35.280717978,S0-C3,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.45,
35.280717978,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
35.280717978,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.45,
35.280717978,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
35.280717978,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C4,Frontend_Bound,23.73,% Slots,,,0.00,5.18,
35.280717978,S0-C4,Bad_Speculation,30.88,% Slots,,,0.00,5.18,
35.280717978,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.18,
35.280717978,S0-C4,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C5,Frontend_Bound,22.99,% Slots,,,0.00,5.18,
35.280717978,S0-C5,Bad_Speculation,30.27,% Slots,,,0.00,5.18,
35.280717978,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.18,
35.280717978,S0-C5,Bad_Speculation.Branch_Mispredicts,30.25,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,5.18,
35.280717978,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S0-C6,Bad_Speculation,30.46,% Slots,,,0.00,5.18,
35.280717978,S0-C6,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S0-C6,Backend_Bound,13.56,% Slots,,,0.00,5.18,
35.280717978,S0-C6,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.18,
35.280717978,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.94,% Clocks,,arith.fpu_div_active,0.00,5.18,
35.280717978,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S0-C7,Frontend_Bound,33.58,% Slots,,,0.00,5.17,<==
35.280717978,S0-C7,Backend_Bound,13.08,% Slots,,,0.00,5.17,
35.280717978,S0-C7,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.17,
35.280717978,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.53,% Slots,,,0.00,5.17,
35.280717978,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.45,
35.280717978,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
35.280717978,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.35,% Core_Clocks,,,0.00,5.18,
35.280717978,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C0,Frontend_Bound,23.59,% Slots,,,0.00,5.18,
35.280717978,S1-C0,Bad_Speculation,30.88,% Slots,,,0.00,5.18,
35.280717978,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.18,
35.280717978,S1-C0,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.50,% Core_Clocks,,,0.00,5.18,
35.280717978,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C1,Frontend_Bound,22.83,% Slots,,,0.00,5.18,
35.280717978,S1-C1,Bad_Speculation,30.68,% Slots,,,0.00,5.18,
35.280717978,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.18,
35.280717978,S1-C1,Bad_Speculation.Branch_Mispredicts,30.67,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.16,% Core_Clocks,,,0.00,5.18,
35.280717978,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C2,Frontend_Bound,23.64,% Slots,,,0.00,5.18,
35.280717978,S1-C2,Bad_Speculation,30.90,% Slots,,,0.00,5.18,
35.280717978,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.18,
35.280717978,S1-C2,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,5.18,
35.280717978,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C3,Frontend_Bound,23.63,% Slots,,,0.00,5.18,
35.280717978,S1-C3,Bad_Speculation,30.76,% Slots,,,0.00,5.18,
35.280717978,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.18,
35.280717978,S1-C3,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,5.18,
35.280717978,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C4,Frontend_Bound,23.54,% Slots,,,0.00,5.18,
35.280717978,S1-C4,Bad_Speculation,30.92,% Slots,,,0.00,5.18,
35.280717978,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.18,
35.280717978,S1-C4,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,5.18,
35.280717978,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C5,Frontend_Bound,23.17,% Slots,,,0.00,5.18,
35.280717978,S1-C5,Bad_Speculation,30.42,% Slots,,,0.00,5.18,
35.280717978,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.18,
35.280717978,S1-C5,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
35.280717978,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.09,% Core_Clocks,,,0.00,5.18,
35.280717978,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C6,Frontend_Bound,37.16,% Slots,,,0.00,5.18,
35.280717978,S1-C6,Backend_Bound,38.08,% Slots,,,0.00,5.18,
35.280717978,S1-C6,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
35.280717978,S1-C6,Frontend_Bound.Frontend_Latency,52.64,% Slots,,rs_events.empty_end,0.00,5.18,
35.280717978,S1-C6,Backend_Bound.Memory_Bound,30.99,% Slots,,,0.00,5.18,
35.280717978,S1-C6,Retiring.Microcode_Sequencer,15.41,% Slots,,idq.ms_uops,0.00,5.45,
35.280717978,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.45,
35.280717978,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
35.280717978,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,0.00,5.45,
35.280717978,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,<==
35.280717978,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C7,Frontend_Bound,46.07,% Slots,,,0.00,5.18,
35.280717978,S1-C7,Backend_Bound,30.93,% Slots,,,0.00,5.18,
35.280717978,S1-C7,Retiring,19.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
35.280717978,S1-C7,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.18,<==
35.280717978,S1-C7,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.18,
35.280717978,S1-C7,Retiring.Microcode_Sequencer,16.03,% Slots,,idq.ms_uops,0.00,5.45,
35.280717978,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.45,
35.280717978,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
35.280717978,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.37,% Clocks,,idq.ms_switches,0.00,5.45,
35.280717978,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
35.280717978,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
35.280717978,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
35.280717978,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
35.280717978,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
35.280717978,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
36.757315672,S0-C0,Frontend_Bound,24.47,% Slots,,,0.00,5.15,
36.757315672,S0-C0,Bad_Speculation,30.75,% Slots,,,0.00,5.15,
36.757315672,S0-C0,Backend_Bound,10.43,% Slots,,,0.00,5.15,
36.757315672,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.15,
36.757315672,S0-C0,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S0-C1,Frontend_Bound,23.22,% Slots,,,0.00,5.15,
36.757315672,S0-C1,Bad_Speculation,30.33,% Slots,,,0.00,5.15,
36.757315672,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.15,
36.757315672,S0-C1,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.91,% Core_Clocks,,,0.00,5.25,
36.757315672,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.14,
36.757315672,S0-C2,Bad_Speculation,30.11,% Slots,,,0.00,5.14,
36.757315672,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.14,
36.757315672,S0-C2,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
36.757315672,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.86,% Core_Clocks,,,0.00,5.25,
36.757315672,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C3,Frontend_Bound,31.43,% Slots,,,0.00,5.14,
36.757315672,S0-C3,Backend_Bound,47.76,% Slots,,,0.00,5.14,
36.757315672,S0-C3,Retiring,15.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
36.757315672,S0-C3,Frontend_Bound.Frontend_Latency,89.80,% Slots,,rs_events.empty_end,0.00,5.14,
36.757315672,S0-C3,Backend_Bound.Core_Bound,55.83,% Slots,,,0.00,5.14,
36.757315672,S0-C3,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.14,
36.757315672,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.14,
36.757315672,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.757315672,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.14,
36.757315672,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.20,% Clocks,,,0.00,5.15,<==
36.757315672,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C4,Frontend_Bound,23.52,% Slots,,,0.00,5.15,
36.757315672,S0-C4,Bad_Speculation,30.47,% Slots,,,0.00,5.15,
36.757315672,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.15,
36.757315672,S0-C4,Bad_Speculation.Branch_Mispredicts,30.45,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C5,Frontend_Bound,22.55,% Slots,,,0.00,5.15,
36.757315672,S0-C5,Bad_Speculation,29.73,% Slots,,,0.00,5.15,
36.757315672,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.15,
36.757315672,S0-C5,Bad_Speculation.Branch_Mispredicts,29.71,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.36,% Core_Clocks,,,0.00,5.25,
36.757315672,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C6,Bad_Speculation,30.46,% Slots,,,0.00,5.15,
36.757315672,S0-C6,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S0-C6,Backend_Bound,13.43,% Slots,,,0.00,5.15,
36.757315672,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S0-C7,Frontend_Bound,33.85,% Slots,,,0.00,5.14,<==
36.757315672,S0-C7,Backend_Bound,16.79,% Slots,,,0.00,5.14,
36.757315672,S0-C7,Frontend_Bound.Frontend_Latency,18.21,% Slots,,rs_events.empty_end,0.00,5.14,
36.757315672,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.14,
36.757315672,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.15,
36.757315672,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.757315672,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.19,% Core_Clocks,,,0.00,5.42,
36.757315672,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C0,Frontend_Bound,23.24,% Slots,,,0.00,5.15,
36.757315672,S1-C0,Bad_Speculation,30.55,% Slots,,,0.00,5.15,
36.757315672,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.15,
36.757315672,S1-C0,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.08,% Core_Clocks,,,0.00,5.26,
36.757315672,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C1,Frontend_Bound,23.16,% Slots,,,0.00,5.15,
36.757315672,S1-C1,Bad_Speculation,30.98,% Slots,,,0.00,5.15,
36.757315672,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.15,
36.757315672,S1-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.26,
36.757315672,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C2,Frontend_Bound,24.02,% Slots,,,0.00,5.15,
36.757315672,S1-C2,Bad_Speculation,31.39,% Slots,,,0.00,5.15,
36.757315672,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.15,
36.757315672,S1-C2,Bad_Speculation.Branch_Mispredicts,31.37,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.44,% Core_Clocks,,,0.00,5.26,
36.757315672,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C3,Frontend_Bound,23.88,% Slots,,,0.00,5.15,
36.757315672,S1-C3,Bad_Speculation,31.44,% Slots,,,0.00,5.15,
36.757315672,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.15,
36.757315672,S1-C3,Bad_Speculation.Branch_Mispredicts,31.42,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,5.26,
36.757315672,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C4,Frontend_Bound,23.23,% Slots,,,0.00,5.15,
36.757315672,S1-C4,Bad_Speculation,28.30,% Slots,,,0.00,5.15,
36.757315672,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.15,
36.757315672,S1-C4,Bad_Speculation.Branch_Mispredicts,28.27,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.36,% Core_Clocks,,,0.00,5.26,
36.757315672,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C5,Frontend_Bound,23.77,% Slots,,,0.00,5.15,
36.757315672,S1-C5,Bad_Speculation,31.29,% Slots,,,0.00,5.15,
36.757315672,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.15,
36.757315672,S1-C5,Bad_Speculation.Branch_Mispredicts,31.28,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
36.757315672,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.99,% Core_Clocks,,,0.00,5.26,
36.757315672,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C6,Frontend_Bound,39.55,% Slots,,,0.00,5.15,
36.757315672,S1-C6,Backend_Bound,34.28,% Slots,,,0.00,5.15,
36.757315672,S1-C6,Retiring,20.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.757315672,S1-C6,Frontend_Bound.Frontend_Latency,26.34,% Slots,,rs_events.empty_end,0.00,5.15,<==
36.757315672,S1-C6,Backend_Bound.Memory_Bound,19.81,% Slots,,,0.00,5.15,
36.757315672,S1-C6,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.15,
36.757315672,S1-C6,Retiring.Microcode_Sequencer,16.43,% Slots,,idq.ms_uops,0.00,5.15,
36.757315672,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.14,
36.757315672,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.757315672,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.14,
36.757315672,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.757315672,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C7,Frontend_Bound,32.02,% Slots,,,0.00,5.15,
36.757315672,S1-C7,Backend_Bound,39.82,% Slots,,,0.00,5.15,
36.757315672,S1-C7,Retiring,21.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.757315672,S1-C7,Frontend_Bound.Frontend_Latency,59.73,% Slots,,rs_events.empty_end,0.00,5.15,
36.757315672,S1-C7,Backend_Bound.Memory_Bound,40.45,% Slots,,,0.00,5.15,
36.757315672,S1-C7,Retiring.Microcode_Sequencer,17.47,% Slots,,idq.ms_uops,0.00,5.15,
36.757315672,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.757315672,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.86,% Clocks,,idq.ms_switches,0.00,5.15,
36.757315672,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
36.757315672,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
36.757315672,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
36.757315672,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
36.757315672,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
36.757315672,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
36.757315672,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
38.267632727,S0-C0,Frontend_Bound,34.70,% Slots,,,0.00,5.3,
38.267632727,S0-C0,Bad_Speculation,10.17,% Slots,,,0.00,5.3,
38.267632727,S0-C0,Backend_Bound,14.05,% Slots,,,0.00,5.3,
38.267632727,S0-C0,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.03,
38.267632727,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.04,% Slots,,,0.00,5.03,
38.267632727,S0-C0,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.3,
38.267632727,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.3,
38.267632727,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
38.267632727,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.02,% Core_Clocks,,,0.00,5.29,<==
38.267632727,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C1,Frontend_Bound,23.41,% Slots,,,0.00,5.3,
38.267632727,S0-C1,Bad_Speculation,30.24,% Slots,,,0.00,5.3,
38.267632727,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.03,
38.267632727,S0-C1,Bad_Speculation.Branch_Mispredicts,30.22,% Slots,,br_misp_retired.all_branches,0.00,5.3,<==
38.267632727,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,5.17,
38.267632727,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C2,Frontend_Bound,23.91,% Slots,,,0.00,5.3,
38.267632727,S0-C2,Bad_Speculation,31.24,% Slots,,,0.00,5.3,
38.267632727,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.03,
38.267632727,S0-C2,Bad_Speculation.Branch_Mispredicts,31.22,% Slots,,br_misp_retired.all_branches,0.00,5.3,<==
38.267632727,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.17,
38.267632727,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C3,Frontend_Bound,35.58,% Slots,,,0.00,5.29,
38.267632727,S0-C3,Backend_Bound,34.53,% Slots,,,0.00,5.29,
38.267632727,S0-C3,Retiring,23.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
38.267632727,S0-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.03,
38.267632727,S0-C3,Frontend_Bound.Frontend_Bandwidth,31.29,% Slots,,,0.00,5.03,
38.267632727,S0-C3,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.03,
38.267632727,S0-C3,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.03,
38.267632727,S0-C3,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.29,
38.267632727,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
38.267632727,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.3,
38.267632727,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.30,% Core_Clocks,,,0.00,5.31,<==
38.267632727,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.59,% Core_Clocks,,,0.00,5.17,
38.267632727,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
38.267632727,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C4,Frontend_Bound,23.36,% Slots,,,0.00,5.3,
38.267632727,S0-C4,Bad_Speculation,30.57,% Slots,,,0.00,5.3,
38.267632727,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.03,
38.267632727,S0-C4,Bad_Speculation.Branch_Mispredicts,30.55,% Slots,,br_misp_retired.all_branches,0.00,5.3,<==
38.267632727,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C5,Frontend_Bound,22.59,% Slots,,,0.00,5.14,
38.267632727,S0-C5,Bad_Speculation,29.96,% Slots,,,0.00,5.14,
38.267632727,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.03,
38.267632727,S0-C5,Bad_Speculation.Branch_Mispredicts,29.95,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
38.267632727,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.16,% Core_Clocks,,,0.00,5.17,
38.267632727,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C6,Bad_Speculation,29.57,% Slots,,,0.00,5.14,
38.267632727,S0-C6,Bad_Speculation.Branch_Mispredicts,29.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
38.267632727,S0-C6,Backend_Bound,13.87,% Slots,,,0.00,5.14,
38.267632727,S0-C6,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.03,
38.267632727,S0-C6-T0,Backend_Bound.Core_Bound.Divider,32.09,% Clocks,,arith.fpu_div_active,0.00,5.3,
38.267632727,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C7,Frontend_Bound,27.10,% Slots,,,0.00,5.14,
38.267632727,S0-C7,Backend_Bound,48.61,% Slots,,,0.00,5.14,
38.267632727,S0-C7,Retiring,20.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
38.267632727,S0-C7,Frontend_Bound.Frontend_Latency,32.42,% Slots,,rs_events.empty_end,0.00,5.03,
38.267632727,S0-C7,Backend_Bound.Memory_Bound,19.22,% Slots,,,0.00,5.03,
38.267632727,S0-C7,Backend_Bound.Core_Bound,29.39,% Slots,,,0.00,5.03,<==
38.267632727,S0-C7,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.3,
38.267632727,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
38.267632727,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.29,
38.267632727,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
38.267632727,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
38.267632727,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C0,Frontend_Bound,23.10,% Slots,,,0.00,5.14,
38.267632727,S1-C0,Bad_Speculation,30.50,% Slots,,,0.00,5.14,
38.267632727,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.03,
38.267632727,S1-C0,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
38.267632727,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.21,% Core_Clocks,,,0.00,5.17,
38.267632727,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C1,Frontend_Bound,22.98,% Slots,,,0.00,5.14,
38.267632727,S1-C1,Bad_Speculation,30.84,% Slots,,,0.00,5.14,
38.267632727,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.16,
38.267632727,S1-C1,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
38.267632727,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.49,% Core_Clocks,,,0.00,5.17,
38.267632727,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.14,
38.267632727,S1-C2,Bad_Speculation,30.58,% Slots,,,0.00,5.14,
38.267632727,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.15,
38.267632727,S1-C2,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
38.267632727,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,5.17,
38.267632727,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C3,Frontend_Bound,23.42,% Slots,,,0.00,5.14,
38.267632727,S1-C3,Bad_Speculation,30.38,% Slots,,,0.00,5.14,
38.267632727,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.15,
38.267632727,S1-C3,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
38.267632727,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.88,% Core_Clocks,,,0.00,5.17,
38.267632727,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C4,Frontend_Bound,34.97,% Slots,,,0.00,5.14,<==
38.267632727,S1-C4,Bad_Speculation,10.19,% Slots,,,0.00,5.14,
38.267632727,S1-C4,Backend_Bound,12.92,% Slots,,,0.00,5.14,
38.267632727,S1-C4,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.03,
38.267632727,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.82,% Slots,,,0.00,5.15,
38.267632727,S1-C4,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.14,
38.267632727,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.29,
38.267632727,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
38.267632727,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.95,% Core_Clocks,,,0.00,5.3,
38.267632727,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C5,Frontend_Bound,23.88,% Slots,,,0.00,5.15,
38.267632727,S1-C5,Bad_Speculation,31.37,% Slots,,,0.00,5.15,
38.267632727,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.16,
38.267632727,S1-C5,Bad_Speculation.Branch_Mispredicts,31.36,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
38.267632727,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,5.17,
38.267632727,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C6,Frontend_Bound,37.17,% Slots,,,0.00,5.14,
38.267632727,S1-C6,Backend_Bound,34.29,% Slots,,,0.00,5.14,
38.267632727,S1-C6,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
38.267632727,S1-C6,Frontend_Bound.Frontend_Latency,31.27,% Slots,,rs_events.empty_end,0.00,5.03,<==
38.267632727,S1-C6,Backend_Bound.Memory_Bound,18.68,% Slots,,,0.00,5.03,
38.267632727,S1-C6,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.03,
38.267632727,S1-C6,Retiring.Microcode_Sequencer,14.05,% Slots,,idq.ms_uops,0.00,5.3,
38.267632727,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.29,
38.267632727,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
38.267632727,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.29,
38.267632727,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C7,Frontend_Bound,35.75,% Slots,,,0.00,5.14,
38.267632727,S1-C7,Backend_Bound,36.83,% Slots,,,0.00,5.14,
38.267632727,S1-C7,Retiring,21.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
38.267632727,S1-C7,Frontend_Bound.Frontend_Latency,28.61,% Slots,,rs_events.empty_end,0.00,5.03,
38.267632727,S1-C7,Backend_Bound.Core_Bound,28.73,% Slots,,,0.00,5.03,
38.267632727,S1-C7,Retiring.Microcode_Sequencer,17.29,% Slots,,idq.ms_uops,0.00,5.3,
38.267632727,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.29,
38.267632727,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
38.267632727,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.29,
38.267632727,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.12,% Clocks,,,0.00,5.3,<==
38.267632727,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
38.267632727,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
39.740558962,S0-C0,Frontend_Bound,29.47,% Slots,,,0.00,5.43,
39.740558962,S0-C0,Backend_Bound,21.98,% Slots,,,0.00,5.43,
39.740558962,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.24,
39.740558962,S0-C0,Backend_Bound.Memory_Bound,10.67,% Slots,,,0.00,5.16,
39.740558962,S0-C0,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.16,
39.740558962,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.29,% Core_Clocks,,,0.00,5.16,<==
39.740558962,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.72,% Core_Clocks,,,0.00,5.43,
39.740558962,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
39.740558962,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
39.740558962,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C1,Frontend_Bound,24.13,% Slots,,,0.00,5.43,
39.740558962,S0-C1,Bad_Speculation,31.15,% Slots,,,0.00,5.43,
39.740558962,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.24,
39.740558962,S0-C1,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,66.62,% Core_Clocks,,,0.00,5.43,
39.740558962,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C2,Frontend_Bound,23.55,% Slots,,,0.00,5.43,
39.740558962,S0-C2,Bad_Speculation,31.04,% Slots,,,0.00,5.43,
39.740558962,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.24,
39.740558962,S0-C2,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.75,% Core_Clocks,,,0.00,5.43,
39.740558962,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C3,Frontend_Bound,21.70,% Slots,,,0.00,5.43,
39.740558962,S0-C3,Backend_Bound,56.84,% Slots,,,0.00,5.43,
39.740558962,S0-C3,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
39.740558962,S0-C3,Frontend_Bound.Frontend_Latency,39.31,% Slots,,rs_events.empty_end,0.00,5.21,
39.740558962,S0-C3,Backend_Bound.Memory_Bound,32.56,% Slots,,,0.00,5.17,
39.740558962,S0-C3,Backend_Bound.Core_Bound,24.27,% Slots,,,0.00,5.17,
39.740558962,S0-C3,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.15,
39.740558962,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.16,
39.740558962,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
39.740558962,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.16,
39.740558962,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
39.740558962,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
39.740558962,S0-C4,Frontend_Bound,23.64,% Slots,,,0.00,5.43,
39.740558962,S0-C4,Bad_Speculation,30.93,% Slots,,,0.00,5.43,
39.740558962,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.24,
39.740558962,S0-C4,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C5,Frontend_Bound,23.60,% Slots,,,0.00,5.3,
39.740558962,S0-C5,Bad_Speculation,31.97,% Slots,,,0.00,5.29,
39.740558962,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.3,
39.740558962,S0-C5,Bad_Speculation.Branch_Mispredicts,31.95,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.20,% Core_Clocks,,,0.00,5.43,
39.740558962,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C6,Bad_Speculation,29.42,% Slots,,,0.00,5.29,
39.740558962,S0-C6,Bad_Speculation.Branch_Mispredicts,29.38,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S0-C6,Backend_Bound,13.17,% Slots,,,0.00,5.29,
39.740558962,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C7,Frontend_Bound,35.91,% Slots,,,0.00,5.31,
39.740558962,S0-C7,Backend_Bound,39.77,% Slots,,,0.00,5.29,
39.740558962,S0-C7,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
39.740558962,S0-C7,Frontend_Bound.Frontend_Latency,32.03,% Slots,,rs_events.empty_end,0.00,5.21,
39.740558962,S0-C7,Backend_Bound.Memory_Bound,24.98,% Slots,,,0.00,5.16,
39.740558962,S0-C7,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.16,
39.740558962,S0-C7,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.15,
39.740558962,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.16,
39.740558962,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
39.740558962,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.92,% Clocks,,idq.ms_switches,0.00,5.16,
39.740558962,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
39.740558962,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.25,% Clocks,,,0.00,5.43,
39.740558962,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
39.740558962,S1-C0,Frontend_Bound,23.52,% Slots,,,0.00,5.31,
39.740558962,S1-C0,Bad_Speculation,30.89,% Slots,,,0.00,5.29,
39.740558962,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.31,
39.740558962,S1-C0,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,5.43,
39.740558962,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C1,Frontend_Bound,23.58,% Slots,,,0.00,5.31,
39.740558962,S1-C1,Bad_Speculation,31.15,% Slots,,,0.00,5.29,
39.740558962,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.24,
39.740558962,S1-C1,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.21,% Core_Clocks,,,0.00,5.43,
39.740558962,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C2,Frontend_Bound,23.92,% Slots,,,0.00,5.3,
39.740558962,S1-C2,Bad_Speculation,31.11,% Slots,,,0.00,5.29,
39.740558962,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.24,
39.740558962,S1-C2,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.43,
39.740558962,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C3,Frontend_Bound,23.70,% Slots,,,0.00,5.3,
39.740558962,S1-C3,Bad_Speculation,30.82,% Slots,,,0.00,5.29,
39.740558962,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.24,
39.740558962,S1-C3,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.71,% Core_Clocks,,,0.00,5.43,
39.740558962,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.24,
39.740558962,S1-C4,Backend_Bound.Memory_Bound,35.39,% Slots,,,0.00,5.16,
39.740558962,S1-C4,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.16,
39.740558962,S1-C4,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.16,
39.740558962,S1-C4,Backend_Bound,46.67,% Slots,,,0.00,5.29,
39.740558962,S1-C4,Retiring,34.23,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.16,
39.740558962,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.35,% Clocks,,idq.ms_switches,0.00,5.16,
39.740558962,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,25.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.16,<==
39.740558962,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.11,% Clocks,,,0.00,5.43,
39.740558962,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C5,Frontend_Bound,23.59,% Slots,,,0.00,5.3,
39.740558962,S1-C5,Bad_Speculation,30.74,% Slots,,,0.00,5.29,
39.740558962,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.24,
39.740558962,S1-C5,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
39.740558962,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.98,% Core_Clocks,,,0.00,5.43,
39.740558962,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C6,Frontend_Bound,31.77,% Slots,,,0.00,5.3,
39.740558962,S1-C6,Backend_Bound,44.04,% Slots,,,0.00,5.29,<==
39.740558962,S1-C6,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
39.740558962,S1-C6,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.31,
39.740558962,S1-C6,Backend_Bound.Memory_Bound,24.46,% Slots,,,0.00,5.16,
39.740558962,S1-C6,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.16,
39.740558962,S1-C6,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.16,
39.740558962,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.16,
39.740558962,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
39.740558962,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.16,
39.740558962,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
39.740558962,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.76,% Clocks,,,0.00,5.43,
39.740558962,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C7,Frontend_Bound,32.42,% Slots,,,0.00,5.3,
39.740558962,S1-C7,Backend_Bound,40.73,% Slots,,,0.00,5.29,
39.740558962,S1-C7,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
39.740558962,S1-C7,Frontend_Bound.Frontend_Latency,28.72,% Slots,,rs_events.empty_end,0.00,5.31,
39.740558962,S1-C7,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.16,
39.740558962,S1-C7,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.16,
39.740558962,S1-C7,Retiring.Microcode_Sequencer,15.10,% Slots,,idq.ms_uops,0.00,5.16,
39.740558962,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
39.740558962,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.07,% Clocks,,idq.ms_switches,0.00,5.16,
39.740558962,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
39.740558962,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.06,% Clocks,,,0.00,5.43,
39.740558962,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
39.740558962,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
39.740558962,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
39.740558962,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
39.740558962,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
41.204102387,S0-C0,Frontend_Bound,25.34,% Slots,,,0.00,5.19,
41.204102387,S0-C0,Bad_Speculation,24.82,% Slots,,,0.00,5.19,
41.204102387,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.19,<==
41.204102387,S0-C0,Bad_Speculation.Branch_Mispredicts,24.74,% Slots,,br_misp_retired.all_branches,0.00,5.19,
41.204102387,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.63,% Core_Clocks,,,0.00,5.19,
41.204102387,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.22,% Core_Clocks,,,0.00,5.2,
41.204102387,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C1,Frontend_Bound,23.95,% Slots,,,0.00,5.19,
41.204102387,S0-C1,Bad_Speculation,30.82,% Slots,,,0.00,5.19,
41.204102387,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.19,
41.204102387,S0-C1,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.44,% Core_Clocks,,,0.00,5.2,
41.204102387,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C2,Frontend_Bound,23.41,% Slots,,,0.00,5.19,
41.204102387,S0-C2,Bad_Speculation,31.30,% Slots,,,0.00,5.19,
41.204102387,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.19,
41.204102387,S0-C2,Bad_Speculation.Branch_Mispredicts,31.28,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.90,% Core_Clocks,,,0.00,5.2,
41.204102387,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C3,Frontend_Bound,24.07,% Slots,,,0.00,5.19,
41.204102387,S0-C3,Bad_Speculation,29.49,% Slots,,,0.00,5.19,
41.204102387,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.19,
41.204102387,S0-C3,Bad_Speculation.Branch_Mispredicts,29.47,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C4,Frontend_Bound,23.79,% Slots,,,0.00,5.19,
41.204102387,S0-C4,Bad_Speculation,31.23,% Slots,,,0.00,5.19,
41.204102387,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.19,
41.204102387,S0-C4,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C5,Frontend_Bound,23.48,% Slots,,,0.00,5.19,
41.204102387,S0-C5,Bad_Speculation,30.83,% Slots,,,0.00,5.19,
41.204102387,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.19,
41.204102387,S0-C5,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.23,% Core_Clocks,,,0.00,5.2,
41.204102387,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C6,Bad_Speculation,30.66,% Slots,,,0.00,5.19,
41.204102387,S0-C6,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C6,Backend_Bound,11.38,% Slots,,,0.00,5.19,
41.204102387,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C7,Frontend_Bound,22.70,% Slots,,,0.00,5.19,
41.204102387,S0-C7,Bad_Speculation,26.19,% Slots,,,0.00,5.19,
41.204102387,S0-C7,Backend_Bound,10.66,% Slots,,,0.00,5.19,
41.204102387,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.55,% Slots,,,0.00,5.19,
41.204102387,S0-C7,Bad_Speculation.Branch_Mispredicts,26.16,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.76,% Core_Clocks,,,0.00,5.19,
41.204102387,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C0,Frontend_Bound,23.73,% Slots,,,0.00,5.19,
41.204102387,S1-C0,Bad_Speculation,30.90,% Slots,,,0.00,5.19,
41.204102387,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.19,
41.204102387,S1-C0,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.96,% Core_Clocks,,,0.00,5.2,
41.204102387,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C1,Frontend_Bound,23.45,% Slots,,,0.00,5.19,
41.204102387,S1-C1,Bad_Speculation,30.74,% Slots,,,0.00,5.19,
41.204102387,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.19,
41.204102387,S1-C1,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,5.2,
41.204102387,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C2,Frontend_Bound,23.60,% Slots,,,0.00,5.19,
41.204102387,S1-C2,Bad_Speculation,30.04,% Slots,,,0.00,5.19,
41.204102387,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.19,
41.204102387,S1-C2,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.82,% Core_Clocks,,,0.00,5.2,
41.204102387,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C3,Frontend_Bound,23.15,% Slots,,,0.00,5.19,
41.204102387,S1-C3,Bad_Speculation,29.49,% Slots,,,0.00,5.19,
41.204102387,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.19,
41.204102387,S1-C3,Bad_Speculation.Branch_Mispredicts,29.47,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,5.2,
41.204102387,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C4,Frontend_Bound,28.08,% Slots,,,0.00,5.19,
41.204102387,S1-C4,Backend_Bound,25.26,% Slots,,,0.00,5.19,
41.204102387,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.19,
41.204102387,S1-C4,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.19,
41.204102387,S1-C4,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.19,
41.204102387,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.16,% Core_Clocks,,,0.00,5.2,<==
41.204102387,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C5,Frontend_Bound,22.86,% Slots,,,0.00,5.19,
41.204102387,S1-C5,Bad_Speculation,28.84,% Slots,,,0.00,5.19,
41.204102387,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.11,% Slots,,,0.00,5.19,
41.204102387,S1-C5,Bad_Speculation.Branch_Mispredicts,28.82,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
41.204102387,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.63,% Core_Clocks,,,0.00,5.19,
41.204102387,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C6,Frontend_Bound,33.17,% Slots,,,0.00,5.2,
41.204102387,S1-C6,Backend_Bound,44.57,% Slots,,,0.00,5.2,
41.204102387,S1-C6,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
41.204102387,S1-C6,Frontend_Bound.Frontend_Latency,30.74,% Slots,,rs_events.empty_end,0.00,5.2,
41.204102387,S1-C6,Backend_Bound.Memory_Bound,27.60,% Slots,,,0.00,5.2,
41.204102387,S1-C6,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.2,
41.204102387,S1-C6,Retiring.Microcode_Sequencer,14.61,% Slots,,idq.ms_uops,0.00,5.47,
41.204102387,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.47,
41.204102387,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
41.204102387,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.47,
41.204102387,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,<==
41.204102387,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C7,Frontend_Bound,42.95,% Slots,,,0.00,5.19,
41.204102387,S1-C7,Backend_Bound,30.12,% Slots,,,0.00,5.19,
41.204102387,S1-C7,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
41.204102387,S1-C7,Frontend_Bound.Frontend_Latency,25.00,% Slots,,rs_events.empty_end,0.00,5.19,<==
41.204102387,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.43,% Slots,,,0.00,5.19,
41.204102387,S1-C7,Backend_Bound.Memory_Bound,21.40,% Slots,,,0.00,5.19,
41.204102387,S1-C7,Retiring.Microcode_Sequencer,15.51,% Slots,,idq.ms_uops,0.00,5.47,
41.204102387,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.47,
41.204102387,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
41.204102387,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.89,% Clocks,,idq.ms_switches,0.00,5.47,
41.204102387,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.83,% Core_Clocks,,,0.00,5.2,
41.204102387,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,
41.204102387,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
41.204102387,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
45.031057124,S0-C0,Frontend_Bound,23.28,% Slots,,,0.00,5.22,
45.031057124,S0-C0,Bad_Speculation,30.14,% Slots,,,0.00,5.22,
45.031057124,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.22,
45.031057124,S0-C0,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C1,Frontend_Bound,27.71,% Slots,,,0.00,5.22,
45.031057124,S0-C1,Bad_Speculation,25.63,% Slots,,,0.00,5.22,
45.031057124,S0-C1,Backend_Bound,15.23,% Slots,,,0.00,5.22,
45.031057124,S0-C1,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.22,
45.031057124,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.22,
45.031057124,S0-C1,Bad_Speculation.Branch_Mispredicts,25.51,% Slots,,br_misp_retired.all_branches,0.00,5.22,
45.031057124,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.95,% Core_Clocks,,,0.00,5.22,
45.031057124,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C2,Frontend_Bound,23.50,% Slots,,,0.00,5.22,
45.031057124,S0-C2,Bad_Speculation,30.70,% Slots,,,0.00,5.22,
45.031057124,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.22,
45.031057124,S0-C2,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.50,% Core_Clocks,,,0.00,5.22,
45.031057124,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C3,Frontend_Bound,23.66,% Slots,,,0.00,5.22,
45.031057124,S0-C3,Bad_Speculation,30.56,% Slots,,,0.00,5.22,
45.031057124,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.22,
45.031057124,S0-C3,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C4,Frontend_Bound,23.68,% Slots,,,0.00,5.23,
45.031057124,S0-C4,Bad_Speculation,30.64,% Slots,,,0.00,5.23,
45.031057124,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.22,
45.031057124,S0-C4,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
45.031057124,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C5,Frontend_Bound,23.07,% Slots,,,0.00,5.23,
45.031057124,S0-C5,Bad_Speculation,30.03,% Slots,,,0.00,5.23,
45.031057124,S0-C5,Backend_Bound,10.33,% Slots,,,0.00,5.23,
45.031057124,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.22,
45.031057124,S0-C5,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
45.031057124,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.56,% Core_Clocks,,,0.00,5.22,
45.031057124,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C6,Frontend_Bound,20.24,% Slots,,,0.00,5.22,
45.031057124,S0-C6,Bad_Speculation,31.02,% Slots,,,0.00,5.22,
45.031057124,S0-C6,Backend_Bound,13.13,% Slots,,,0.00,5.22,
45.031057124,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.22,
45.031057124,S0-C6,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.73,% Core_Clocks,,,0.00,5.22,
45.031057124,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C7,Frontend_Bound,32.94,% Slots,,,0.00,5.23,
45.031057124,S0-C7,Backend_Bound,19.05,% Slots,,,0.00,5.23,
45.031057124,S0-C7,Frontend_Bound.Frontend_Latency,20.83,% Slots,,rs_events.empty_end,0.00,5.22,<==
45.031057124,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,5.22,
45.031057124,S0-C7,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.22,
45.031057124,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.22,
45.031057124,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.031057124,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.11,% Core_Clocks,,,0.00,5.33,
45.031057124,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C0,Frontend_Bound,23.15,% Slots,,,0.00,5.22,
45.031057124,S1-C0,Bad_Speculation,30.80,% Slots,,,0.00,5.22,
45.031057124,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.22,
45.031057124,S1-C0,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,5.22,
45.031057124,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C1,Frontend_Bound,23.68,% Slots,,,0.00,5.22,
45.031057124,S1-C1,Bad_Speculation,30.77,% Slots,,,0.00,5.22,
45.031057124,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.22,
45.031057124,S1-C1,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,5.22,
45.031057124,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C2,Frontend_Bound,23.49,% Slots,,,0.00,5.22,
45.031057124,S1-C2,Bad_Speculation,31.18,% Slots,,,0.00,5.22,
45.031057124,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.22,
45.031057124,S1-C2,Bad_Speculation.Branch_Mispredicts,31.16,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.22,
45.031057124,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C3,Frontend_Bound,23.88,% Slots,,,0.00,5.22,
45.031057124,S1-C3,Bad_Speculation,31.07,% Slots,,,0.00,5.22,
45.031057124,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.22,
45.031057124,S1-C3,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
45.031057124,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.13,% Core_Clocks,,,0.00,5.22,
45.031057124,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C4,Frontend_Bound,23.74,% Slots,,,0.00,5.23,
45.031057124,S1-C4,Bad_Speculation,29.30,% Slots,,,0.00,5.23,
45.031057124,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.23,
45.031057124,S1-C4,Bad_Speculation.Branch_Mispredicts,29.29,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
45.031057124,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.18,% Core_Clocks,,,0.00,5.22,
45.031057124,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C5,Frontend_Bound,23.52,% Slots,,,0.00,5.23,
45.031057124,S1-C5,Bad_Speculation,29.98,% Slots,,,0.00,5.23,
45.031057124,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.23,
45.031057124,S1-C5,Bad_Speculation.Branch_Mispredicts,29.95,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
45.031057124,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.81,% Core_Clocks,,,0.00,5.22,
45.031057124,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C6,Frontend_Bound,36.10,% Slots,,,0.00,5.23,
45.031057124,S1-C6,Backend_Bound,38.70,% Slots,,,0.00,5.23,
45.031057124,S1-C6,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
45.031057124,S1-C6,Frontend_Bound.Frontend_Latency,30.00,% Slots,,rs_events.empty_end,0.00,5.22,
45.031057124,S1-C6,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.22,
45.031057124,S1-C6,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.22,
45.031057124,S1-C6,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.22,
45.031057124,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.22,
45.031057124,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.031057124,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.22,
45.031057124,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
45.031057124,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.49,% Clocks,,,0.00,5.23,
45.031057124,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C7,Frontend_Bound,35.42,% Slots,,,0.00,5.23,
45.031057124,S1-C7,Backend_Bound,38.33,% Slots,,,0.00,5.23,
45.031057124,S1-C7,Retiring,19.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
45.031057124,S1-C7,Frontend_Bound.Frontend_Latency,34.15,% Slots,,rs_events.empty_end,0.00,5.22,
45.031057124,S1-C7,Backend_Bound.Memory_Bound,22.26,% Slots,,,0.00,5.22,
45.031057124,S1-C7,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.22,
45.031057124,S1-C7,Retiring.Microcode_Sequencer,15.44,% Slots,,idq.ms_uops,0.00,5.22,
45.031057124,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.56,% Clocks,,,0.00,5.22,
45.031057124,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.031057124,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.22,
45.031057124,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
45.031057124,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
45.031057124,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
46.497735795,S0-C0,Frontend_Bound,23.82,% Slots,,,0.00,5.45,
46.497735795,S0-C0,Bad_Speculation,30.67,% Slots,,,0.00,5.45,
46.497735795,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.26,
46.497735795,S0-C0,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.34,% Core_Clocks,,,0.00,5.46,
46.497735795,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C1,Frontend_Bound,22.97,% Slots,,,0.00,5.45,
46.497735795,S0-C1,Bad_Speculation,30.28,% Slots,,,0.00,5.45,
46.497735795,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.26,
46.497735795,S0-C1,Bad_Speculation.Branch_Mispredicts,30.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.22,% Core_Clocks,,,0.00,5.46,
46.497735795,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
46.497735795,S0-C2,Frontend_Bound,24.45,% Slots,,,0.00,5.45,
46.497735795,S0-C2,Bad_Speculation,31.59,% Slots,,,0.00,5.45,
46.497735795,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.27,
46.497735795,S0-C2,Bad_Speculation.Branch_Mispredicts,31.57,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.41,% Core_Clocks,,,0.00,5.46,
46.497735795,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C3,Frontend_Bound,23.19,% Slots,,,0.00,5.45,
46.497735795,S0-C3,Bad_Speculation,29.27,% Slots,,,0.00,5.45,
46.497735795,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.26,
46.497735795,S0-C3,Bad_Speculation.Branch_Mispredicts,29.25,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
46.497735795,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.68,% Core_Clocks,,,0.00,5.46,
46.497735795,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
46.497735795,S0-C4,Frontend_Bound,24.25,% Slots,,,0.00,5.46,
46.497735795,S0-C4,Bad_Speculation,31.37,% Slots,,,0.00,5.46,
46.497735795,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.81,% Slots,,,0.00,5.27,
46.497735795,S0-C4,Bad_Speculation.Branch_Mispredicts,31.34,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C5,Frontend_Bound,23.46,% Slots,,,0.00,5.32,
46.497735795,S0-C5,Bad_Speculation,30.20,% Slots,,,0.00,5.31,
46.497735795,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.32,
46.497735795,S0-C5,Bad_Speculation.Branch_Mispredicts,30.18,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.70,% Core_Clocks,,,0.00,5.46,
46.497735795,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C6,Frontend_Bound,20.63,% Slots,,,0.00,5.32,
46.497735795,S0-C6,Bad_Speculation,30.97,% Slots,,,0.00,5.31,
46.497735795,S0-C6,Backend_Bound,11.11,% Slots,,,0.00,5.31,
46.497735795,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.32,
46.497735795,S0-C6,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.64,% Core_Clocks,,,0.00,5.46,
46.497735795,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C7,Frontend_Bound,34.00,% Slots,,,0.00,5.33,<==
46.497735795,S0-C7,Backend_Bound,16.04,% Slots,,,0.00,5.31,
46.497735795,S0-C7,Frontend_Bound.Frontend_Latency,18.72,% Slots,,rs_events.empty_end,0.00,5.24,
46.497735795,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.33,
46.497735795,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.18,
46.497735795,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
46.497735795,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.50,% Core_Clocks,,,0.00,5.19,
46.497735795,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C0,Frontend_Bound,23.67,% Slots,,,0.00,5.32,
46.497735795,S1-C0,Bad_Speculation,31.47,% Slots,,,0.00,5.31,
46.497735795,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.32,
46.497735795,S1-C0,Bad_Speculation.Branch_Mispredicts,31.46,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,5.45,
46.497735795,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C1,Frontend_Bound,23.23,% Slots,,,0.00,5.32,
46.497735795,S1-C1,Bad_Speculation,30.58,% Slots,,,0.00,5.31,
46.497735795,S1-C1,Backend_Bound,12.01,% Slots,,,0.00,5.31,
46.497735795,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.27,
46.497735795,S1-C1,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.46,
46.497735795,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C2,Frontend_Bound,23.18,% Slots,,,0.00,5.32,
46.497735795,S1-C2,Bad_Speculation,31.08,% Slots,,,0.00,5.31,
46.497735795,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.26,
46.497735795,S1-C2,Bad_Speculation.Branch_Mispredicts,31.06,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.19,% Core_Clocks,,,0.00,5.45,
46.497735795,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C3,Frontend_Bound,24.37,% Slots,,,0.00,5.32,
46.497735795,S1-C3,Bad_Speculation,31.55,% Slots,,,0.00,5.31,
46.497735795,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.26,
46.497735795,S1-C3,Bad_Speculation.Branch_Mispredicts,31.53,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.91,% Core_Clocks,,,0.00,5.46,
46.497735795,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C4,Frontend_Bound,24.37,% Slots,,,0.00,5.32,
46.497735795,S1-C4,Bad_Speculation,31.55,% Slots,,,0.00,5.3,
46.497735795,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.19,% Slots,,,0.00,5.27,
46.497735795,S1-C4,Bad_Speculation.Branch_Mispredicts,31.53,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.39,% Core_Clocks,,,0.00,5.45,
46.497735795,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C5,Frontend_Bound,25.13,% Slots,,,0.00,5.32,
46.497735795,S1-C5,Bad_Speculation,30.91,% Slots,,,0.00,5.31,
46.497735795,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.27,
46.497735795,S1-C5,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.20,% Core_Clocks,,,0.00,5.45,
46.497735795,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C6,Frontend_Bound,23.90,% Slots,,,0.00,5.32,
46.497735795,S1-C6,Bad_Speculation,31.36,% Slots,,,0.00,5.31,
46.497735795,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.27,
46.497735795,S1-C6,Bad_Speculation.Branch_Mispredicts,31.35,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.64,% Core_Clocks,,,0.00,5.46,
46.497735795,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C7,Frontend_Bound,20.14,% Slots,,,0.00,5.32,
46.497735795,S1-C7,Bad_Speculation,29.63,% Slots,,,0.00,5.31,
46.497735795,S1-C7,Backend_Bound,14.09,% Slots,,,0.00,5.31,
46.497735795,S1-C7,Bad_Speculation.Branch_Mispredicts,29.60,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
46.497735795,S1-C7,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.18,
46.497735795,S1-C7-T0,Backend_Bound.Core_Bound.Divider,29.00,% Clocks,,arith.fpu_div_active,0.00,5.18,
46.497735795,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.84,% Clocks,,,0.00,5.18,
46.497735795,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
46.497735795,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
46.497735795,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
48.181473986,S0-C0,Frontend_Bound,25.10,% Slots,,,0.00,5.23,
48.181473986,S0-C0,Bad_Speculation,29.06,% Slots,,,0.00,5.23,
48.181473986,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.23,
48.181473986,S0-C0,Bad_Speculation.Branch_Mispredicts,29.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.79,% Core_Clocks,,,0.00,5.23,
48.181473986,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S0-C1,Frontend_Bound,22.71,% Slots,,,0.00,5.23,
48.181473986,S0-C1,Bad_Speculation,30.43,% Slots,,,0.00,5.23,
48.181473986,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.23,
48.181473986,S0-C1,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,5.23,
48.181473986,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C2,Frontend_Bound,23.47,% Slots,,,0.00,5.23,
48.181473986,S0-C2,Bad_Speculation,30.43,% Slots,,,0.00,5.23,
48.181473986,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.23,
48.181473986,S0-C2,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,5.23,
48.181473986,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S0-C3,Frontend_Bound,23.24,% Slots,,,0.00,5.23,
48.181473986,S0-C3,Bad_Speculation,30.24,% Slots,,,0.00,5.23,
48.181473986,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.23,
48.181473986,S0-C3,Bad_Speculation.Branch_Mispredicts,30.22,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,5.23,
48.181473986,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S0-C4,Frontend_Bound,25.69,% Slots,,,0.00,5.23,
48.181473986,S0-C4,Bad_Speculation,21.31,% Slots,,,0.00,5.23,
48.181473986,S0-C4,Backend_Bound,14.17,% Slots,,,0.00,5.23,
48.181473986,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.46,% Slots,,,0.00,5.22,
48.181473986,S0-C4,Bad_Speculation.Branch_Mispredicts,21.16,% Slots,,br_misp_retired.all_branches,0.00,5.23,
48.181473986,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.69,% Core_Clocks,,,0.00,5.22,
48.181473986,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.04,% Core_Clocks,,,0.00,5.22,<==
48.181473986,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C5,Frontend_Bound,32.64,% Slots,,,0.00,5.23,
48.181473986,S0-C5,Backend_Bound,36.04,% Slots,,,0.00,5.23,
48.181473986,S0-C5,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
48.181473986,S0-C5,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.23,
48.181473986,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.23,
48.181473986,S0-C5,Backend_Bound.Memory_Bound,59.17,% Slots,,,0.00,5.22,
48.181473986,S0-C5,Retiring.Microcode_Sequencer,10.72,% Slots,,idq.ms_uops,0.00,5.23,
48.181473986,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
48.181473986,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.29,
48.181473986,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.19,% Core_Clocks,,,0.00,5.23,
48.181473986,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
48.181473986,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C6,Frontend_Bound,37.58,% Slots,,,0.00,5.23,
48.181473986,S0-C6,Backend_Bound,37.18,% Slots,,,0.00,5.23,
48.181473986,S0-C6,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
48.181473986,S0-C6,Frontend_Bound.Frontend_Latency,31.00,% Slots,,rs_events.empty_end,0.00,5.23,<==
48.181473986,S0-C6,Backend_Bound.Memory_Bound,21.83,% Slots,,,0.00,5.23,
48.181473986,S0-C6,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.23,
48.181473986,S0-C6,Retiring.Microcode_Sequencer,14.42,% Slots,,idq.ms_uops,0.00,5.42,
48.181473986,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.3,
48.181473986,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
48.181473986,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.28,
48.181473986,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
48.181473986,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C7,Frontend_Bound,36.66,% Slots,,,0.00,5.23,<==
48.181473986,S0-C7,Backend_Bound,13.62,% Slots,,,0.00,5.23,
48.181473986,S0-C7,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.23,
48.181473986,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.23,
48.181473986,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.3,
48.181473986,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
48.181473986,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.67,% Core_Clocks,,,0.00,5.23,
48.181473986,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C0,Frontend_Bound,22.51,% Slots,,,0.00,5.23,
48.181473986,S1-C0,Bad_Speculation,30.07,% Slots,,,0.00,5.23,
48.181473986,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.23,
48.181473986,S1-C0,Bad_Speculation.Branch_Mispredicts,30.05,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,5.23,
48.181473986,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S1-C1,Frontend_Bound,32.07,% Slots,,,0.00,5.23,
48.181473986,S1-C1,Backend_Bound,21.86,% Slots,,,0.00,5.23,
48.181473986,S1-C1,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.23,<==
48.181473986,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.48,% Slots,,,0.00,5.23,
48.181473986,S1-C1,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.23,
48.181473986,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.3,
48.181473986,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
48.181473986,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.49,% Core_Clocks,,,0.00,5.23,
48.181473986,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C2,Frontend_Bound,23.17,% Slots,,,0.00,5.23,
48.181473986,S1-C2,Bad_Speculation,30.53,% Slots,,,0.00,5.23,
48.181473986,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.23,
48.181473986,S1-C2,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C3,Frontend_Bound,31.21,% Slots,,,0.00,5.23,
48.181473986,S1-C3,Backend_Bound,45.75,% Slots,,,0.00,5.23,
48.181473986,S1-C3,Retiring,20.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
48.181473986,S1-C3,Frontend_Bound.Frontend_Latency,22.37,% Slots,,rs_events.empty_end,0.00,5.23,
48.181473986,S1-C3,Backend_Bound.Memory_Bound,27.20,% Slots,,,0.00,5.23,
48.181473986,S1-C3,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.23,
48.181473986,S1-C3,Retiring.Microcode_Sequencer,15.95,% Slots,,idq.ms_uops,0.00,5.43,
48.181473986,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.3,
48.181473986,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
48.181473986,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.29,
48.181473986,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
48.181473986,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C4,Frontend_Bound,23.82,% Slots,,,0.00,5.23,
48.181473986,S1-C4,Bad_Speculation,30.67,% Slots,,,0.00,5.23,
48.181473986,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.23,
48.181473986,S1-C4,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.53,% Core_Clocks,,,0.00,5.23,
48.181473986,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S1-C5,Frontend_Bound,23.90,% Slots,,,0.00,5.23,
48.181473986,S1-C5,Bad_Speculation,31.23,% Slots,,,0.00,5.23,
48.181473986,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.23,
48.181473986,S1-C5,Bad_Speculation.Branch_Mispredicts,31.22,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.63,% Core_Clocks,,,0.00,5.23,
48.181473986,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S1-C6,Frontend_Bound,23.59,% Slots,,,0.00,5.23,
48.181473986,S1-C6,Bad_Speculation,30.80,% Slots,,,0.00,5.23,
48.181473986,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.23,
48.181473986,S1-C6,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.23,
48.181473986,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S1-C7,Bad_Speculation,30.01,% Slots,,,0.00,5.23,
48.181473986,S1-C7,Bad_Speculation.Branch_Mispredicts,29.97,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
48.181473986,S1-C7,Backend_Bound,13.30,% Slots,,,0.00,5.23,
48.181473986,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
48.181473986,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
48.181473986,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
48.181473986,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
49.662287288,S0-C0,Frontend_Bound,22.74,% Slots,,,0.00,5.13,
49.662287288,S0-C0,Bad_Speculation,29.62,% Slots,,,0.00,5.13,
49.662287288,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.13,
49.662287288,S0-C0,Bad_Speculation.Branch_Mispredicts,29.60,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.84,% Core_Clocks,,,0.00,5.13,
49.662287288,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C1,Frontend_Bound,23.89,% Slots,,,0.00,5.13,
49.662287288,S0-C1,Bad_Speculation,31.40,% Slots,,,0.00,5.13,
49.662287288,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.13,
49.662287288,S0-C1,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.94,% Core_Clocks,,,0.00,5.13,
49.662287288,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C2,Frontend_Bound,23.31,% Slots,,,0.00,5.13,
49.662287288,S0-C2,Bad_Speculation,30.37,% Slots,,,0.00,5.13,
49.662287288,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.13,
49.662287288,S0-C2,Bad_Speculation.Branch_Mispredicts,30.35,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,5.13,
49.662287288,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C3,Frontend_Bound,23.37,% Slots,,,0.00,5.13,
49.662287288,S0-C3,Bad_Speculation,30.32,% Slots,,,0.00,5.13,
49.662287288,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.13,
49.662287288,S0-C3,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.94,% Core_Clocks,,,0.00,5.13,
49.662287288,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C4,Bad_Speculation,30.44,% Slots,,,0.00,5.13,
49.662287288,S0-C4,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S0-C4,Backend_Bound,13.23,% Slots,,,0.00,5.13,
49.662287288,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C5,Frontend_Bound,46.43,% Slots,,,0.00,5.12,
49.662287288,S0-C5,Retiring,25.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.662287288,S0-C5,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.12,
49.662287288,S0-C5,Frontend_Bound.Frontend_Bandwidth,34.31,% Slots,,,0.00,5.12,
49.662287288,S0-C5,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.13,
49.662287288,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
49.662287288,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.10,% Clocks,,idq.ms_switches,0.00,5.3,
49.662287288,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.83,% Core_Clocks,,,0.00,5.4,<==
49.662287288,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C6,Frontend_Bound,34.12,% Slots,,,0.00,5.13,<==
49.662287288,S0-C6,Backend_Bound,12.73,% Slots,,,0.00,5.13,
49.662287288,S0-C6,Frontend_Bound.Frontend_Latency,18.80,% Slots,,rs_events.empty_end,0.00,5.13,
49.662287288,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.13,
49.662287288,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.29,
49.662287288,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
49.662287288,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.79,% Core_Clocks,,,0.00,5.4,
49.662287288,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C7,Frontend_Bound,32.37,% Slots,,,0.00,5.13,
49.662287288,S0-C7,Backend_Bound,43.60,% Slots,,,0.00,5.13,<==
49.662287288,S0-C7,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.662287288,S0-C7,Frontend_Bound.Frontend_Latency,38.90,% Slots,,rs_events.empty_end,0.00,5.13,
49.662287288,S0-C7,Backend_Bound.Memory_Bound,19.75,% Slots,,,0.00,5.13,
49.662287288,S0-C7,Backend_Bound.Core_Bound,23.84,% Slots,,,0.00,5.13,
49.662287288,S0-C7,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.13,
49.662287288,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.3,
49.662287288,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
49.662287288,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.3,
49.662287288,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
49.662287288,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
49.662287288,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.13,
49.662287288,S1-C0,Bad_Speculation,30.99,% Slots,,,0.00,5.13,
49.662287288,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.13,
49.662287288,S1-C0,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,5.13,
49.662287288,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C1,Frontend_Bound,24.45,% Slots,,,0.00,5.13,
49.662287288,S1-C1,Bad_Speculation,30.56,% Slots,,,0.00,5.13,
49.662287288,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.13,
49.662287288,S1-C1,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.00,% Core_Clocks,,,0.00,5.14,
49.662287288,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C2,Frontend_Bound,22.98,% Slots,,,0.00,5.13,
49.662287288,S1-C2,Bad_Speculation,30.44,% Slots,,,0.00,5.13,
49.662287288,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.13,
49.662287288,S1-C2,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C3,Frontend_Bound,37.01,% Slots,,,0.00,5.13,
49.662287288,S1-C3,Backend_Bound,36.38,% Slots,,,0.00,5.13,
49.662287288,S1-C3,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.662287288,S1-C3,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.13,<==
49.662287288,S1-C3,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.13,
49.662287288,S1-C3,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.13,
49.662287288,S1-C3,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.13,
49.662287288,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.29,
49.662287288,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
49.662287288,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.29,
49.662287288,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
49.662287288,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.98,% Clocks,,,0.00,5.13,
49.662287288,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C4,Frontend_Bound,23.10,% Slots,,,0.00,5.13,
49.662287288,S1-C4,Bad_Speculation,29.17,% Slots,,,0.00,5.13,
49.662287288,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.13,
49.662287288,S1-C4,Bad_Speculation.Branch_Mispredicts,29.15,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.47,% Core_Clocks,,,0.00,5.13,
49.662287288,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C5,Frontend_Bound,23.31,% Slots,,,0.00,5.13,
49.662287288,S1-C5,Bad_Speculation,30.45,% Slots,,,0.00,5.13,
49.662287288,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.13,
49.662287288,S1-C5,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.44,% Core_Clocks,,,0.00,5.13,
49.662287288,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C6,Frontend_Bound,23.83,% Slots,,,0.00,5.13,
49.662287288,S1-C6,Bad_Speculation,31.17,% Slots,,,0.00,5.13,
49.662287288,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.13,
49.662287288,S1-C6,Bad_Speculation.Branch_Mispredicts,31.15,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
49.662287288,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.60,% Core_Clocks,,,0.00,5.13,
49.662287288,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C7,Frontend_Bound,35.80,% Slots,,,0.00,5.13,
49.662287288,S1-C7,Backend_Bound,36.64,% Slots,,,0.00,5.13,<==
49.662287288,S1-C7,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.662287288,S1-C7,Frontend_Bound.Frontend_Latency,28.27,% Slots,,rs_events.empty_end,0.00,5.13,
49.662287288,S1-C7,Backend_Bound.Memory_Bound,20.49,% Slots,,,0.00,5.13,
49.662287288,S1-C7,Backend_Bound.Core_Bound,16.15,% Slots,,,0.00,5.13,
49.662287288,S1-C7,Retiring.Microcode_Sequencer,14.71,% Slots,,idq.ms_uops,0.00,5.13,
49.662287288,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
49.662287288,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.27,% Clocks,,idq.ms_switches,0.00,5.29,
49.662287288,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
49.662287288,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.11,% Clocks,,,0.00,5.13,
49.662287288,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
49.662287288,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
49.662287288,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
49.662287288,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
51.139887444,S0-C0,Frontend_Bound,23.81,% Slots,,,0.00,5.41,
51.139887444,S0-C0,Bad_Speculation,31.01,% Slots,,,0.00,5.41,
51.139887444,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.41,
51.139887444,S0-C0,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.57,% Core_Clocks,,,0.00,5.41,
51.139887444,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C1,Frontend_Bound,23.97,% Slots,,,0.00,5.41,
51.139887444,S0-C1,Bad_Speculation,31.28,% Slots,,,0.00,5.41,
51.139887444,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.41,
51.139887444,S0-C1,Bad_Speculation.Branch_Mispredicts,31.26,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,5.41,
51.139887444,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.41,
51.139887444,S0-C2,Bad_Speculation,30.03,% Slots,,,0.00,5.41,
51.139887444,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.41,
51.139887444,S0-C2,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.41,
51.139887444,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C3,Frontend_Bound,23.38,% Slots,,,0.00,5.41,
51.139887444,S0-C3,Bad_Speculation,30.30,% Slots,,,0.00,5.41,
51.139887444,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.41,
51.139887444,S0-C3,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.41,
51.139887444,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C4,Bad_Speculation,30.03,% Slots,,,0.00,5.41,
51.139887444,S0-C4,Bad_Speculation.Branch_Mispredicts,29.99,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S0-C4,Backend_Bound,13.39,% Slots,,,0.00,5.41,
51.139887444,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C5,Backend_Bound,63.37,% Slots,,,0.00,5.41,
51.139887444,S0-C5,Retiring,95.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
51.139887444,S0-C5,Retiring.Base,90.10,% Slots,This metric represents fraction of slots where the CPU was retiring regular uops (ones not originated from the microcode-sequencer)...,inst_retired.prec_dist:pp,0.00,5.14,
51.139887444,S0-C5,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.14,
51.139887444,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.14,
51.139887444,S0-C5-T0,Retiring.Base.Other,99.90,% Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed...,,0.00,5.14,<==
51.139887444,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C6,Frontend_Bound,33.82,% Slots,,,0.00,5.41,<==
51.139887444,S0-C6,Backend_Bound,13.51,% Slots,,,0.00,5.41,
51.139887444,S0-C6,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.41,
51.139887444,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.53,% Slots,,,0.00,5.41,
51.139887444,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.14,
51.139887444,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
51.139887444,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.62,% Core_Clocks,,,0.00,5.14,
51.139887444,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C7,Frontend_Bound,23.36,% Slots,,,0.00,5.41,
51.139887444,S0-C7,Bad_Speculation,29.93,% Slots,,,0.00,5.41,
51.139887444,S0-C7,Backend_Bound,10.70,% Slots,,,0.00,5.41,
51.139887444,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.41,
51.139887444,S0-C7,Bad_Speculation.Branch_Mispredicts,29.90,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
51.139887444,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C0,Frontend_Bound,23.11,% Slots,,,0.00,5.41,
51.139887444,S1-C0,Bad_Speculation,30.78,% Slots,,,0.00,5.41,
51.139887444,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.41,
51.139887444,S1-C0,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.79,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C1,Frontend_Bound,24.73,% Slots,,,0.00,5.41,
51.139887444,S1-C1,Bad_Speculation,30.48,% Slots,,,0.00,5.41,
51.139887444,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.41,
51.139887444,S1-C1,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.25,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C2,Frontend_Bound,22.71,% Slots,,,0.00,5.41,
51.139887444,S1-C2,Bad_Speculation,30.61,% Slots,,,0.00,5.41,
51.139887444,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.41,
51.139887444,S1-C2,Bad_Speculation.Branch_Mispredicts,30.58,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C3,Frontend_Bound,23.31,% Slots,,,0.00,5.41,
51.139887444,S1-C3,Bad_Speculation,31.38,% Slots,,,0.00,5.41,
51.139887444,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.41,
51.139887444,S1-C3,Bad_Speculation.Branch_Mispredicts,31.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.74,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C4,Frontend_Bound,24.28,% Slots,,,0.00,5.41,
51.139887444,S1-C4,Bad_Speculation,30.66,% Slots,,,0.00,5.41,
51.139887444,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.41,
51.139887444,S1-C4,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.77,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C5,Frontend_Bound,23.90,% Slots,,,0.00,5.41,
51.139887444,S1-C5,Bad_Speculation,29.82,% Slots,,,0.00,5.41,
51.139887444,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.41,
51.139887444,S1-C5,Bad_Speculation.Branch_Mispredicts,29.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.47,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C6,Frontend_Bound,23.11,% Slots,,,0.00,5.41,
51.139887444,S1-C6,Bad_Speculation,31.01,% Slots,,,0.00,5.41,
51.139887444,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.41,
51.139887444,S1-C6,Bad_Speculation.Branch_Mispredicts,30.99,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C7,Frontend_Bound,24.28,% Slots,,,0.00,5.41,
51.139887444,S1-C7,Bad_Speculation,30.67,% Slots,,,0.00,5.41,
51.139887444,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.41,
51.139887444,S1-C7,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
51.139887444,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.09,% Core_Clocks,,,0.00,5.41,
51.139887444,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
51.139887444,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
53.336574488,S0-C0,Frontend_Bound,23.47,% Slots,,,0.00,5.21,
53.336574488,S0-C0,Bad_Speculation,30.96,% Slots,,,0.00,5.21,
53.336574488,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.22,
53.336574488,S0-C0,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.58,% Core_Clocks,,,0.00,5.28,
53.336574488,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C1,Frontend_Bound,23.58,% Slots,,,0.00,5.21,
53.336574488,S0-C1,Bad_Speculation,30.76,% Slots,,,0.00,5.21,
53.336574488,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.22,
53.336574488,S0-C1,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,5.28,
53.336574488,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C2,Frontend_Bound,23.48,% Slots,,,0.00,5.21,
53.336574488,S0-C2,Bad_Speculation,30.46,% Slots,,,0.00,5.21,
53.336574488,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.22,
53.336574488,S0-C2,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.60,% Core_Clocks,,,0.00,5.28,
53.336574488,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C3,Frontend_Bound,23.84,% Slots,,,0.00,5.21,
53.336574488,S0-C3,Bad_Speculation,25.54,% Slots,,,0.00,5.21,
53.336574488,S0-C3,Backend_Bound,14.59,% Slots,,,0.00,5.21,
53.336574488,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.22,
53.336574488,S0-C3,Bad_Speculation.Branch_Mispredicts,25.38,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.50,% Core_Clocks,,,0.00,5.28,
53.336574488,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.32,% Core_Clocks,,,0.00,5.29,
53.336574488,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C4,Frontend_Bound,29.98,% Slots,,,0.00,5.21,
53.336574488,S0-C4,Backend_Bound,40.28,% Slots,,,0.00,5.21,
53.336574488,S0-C4,Retiring,23.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
53.336574488,S0-C4,Frontend_Bound.Frontend_Latency,40.38,% Slots,,rs_events.empty_end,0.00,5.21,
53.336574488,S0-C4,Backend_Bound.Memory_Bound,44.94,% Slots,,,0.00,5.21,
53.336574488,S0-C4,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.28,
53.336574488,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
53.336574488,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.29,
53.336574488,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
53.336574488,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
53.336574488,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C5,Frontend_Bound,26.78,% Slots,,,0.00,5.21,
53.336574488,S0-C5,Backend_Bound,52.39,% Slots,,,0.00,5.21,
53.336574488,S0-C5,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
53.336574488,S0-C5,Frontend_Bound.Frontend_Latency,44.36,% Slots,,rs_events.empty_end,0.00,5.21,
53.336574488,S0-C5,Backend_Bound.Memory_Bound,36.73,% Slots,,,0.00,5.21,
53.336574488,S0-C5,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.21,
53.336574488,S0-C5,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.28,
53.336574488,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.29,
53.336574488,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
53.336574488,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.29,
53.336574488,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
53.336574488,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.87,% Clocks,,,0.00,5.1,
53.336574488,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C6,Frontend_Bound,23.77,% Slots,,,0.00,5.21,
53.336574488,S0-C6,Backend_Bound,41.55,% Slots,,,0.00,5.21,<==
53.336574488,S0-C6,Frontend_Bound.Frontend_Latency,27.96,% Slots,,rs_events.empty_end,0.00,5.21,
53.336574488,S0-C6,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.21,
53.336574488,S0-C6,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.21,
53.336574488,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.28,
53.336574488,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
53.336574488,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C7,Frontend_Bound,23.63,% Slots,,,0.00,5.21,
53.336574488,S0-C7,Bad_Speculation,30.86,% Slots,,,0.00,5.21,
53.336574488,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.22,
53.336574488,S0-C7,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C0,Frontend_Bound,23.38,% Slots,,,0.00,5.21,
53.336574488,S1-C0,Bad_Speculation,30.88,% Slots,,,0.00,5.21,
53.336574488,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.22,
53.336574488,S1-C0,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,5.28,
53.336574488,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C1,Frontend_Bound,23.19,% Slots,,,0.00,5.21,
53.336574488,S1-C1,Bad_Speculation,30.30,% Slots,,,0.00,5.21,
53.336574488,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.22,
53.336574488,S1-C1,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.27,% Core_Clocks,,,0.00,5.28,
53.336574488,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C2,Frontend_Bound,22.90,% Slots,,,0.00,5.21,
53.336574488,S1-C2,Bad_Speculation,30.27,% Slots,,,0.00,5.21,
53.336574488,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.22,
53.336574488,S1-C2,Bad_Speculation.Branch_Mispredicts,30.25,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
53.336574488,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C3,Frontend_Bound,24.46,% Slots,,,0.00,5.21,
53.336574488,S1-C3,Bad_Speculation,23.82,% Slots,,,0.00,5.21,
53.336574488,S1-C3,Backend_Bound,13.59,% Slots,,,0.00,5.21,
53.336574488,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.22,
53.336574488,S1-C3,Bad_Speculation.Branch_Mispredicts,23.72,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.336574488,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.97,% Core_Clocks,,,0.00,5.28,<==
53.336574488,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C4,Frontend_Bound,23.57,% Slots,,,0.00,5.22,
53.336574488,S1-C4,Bad_Speculation,29.80,% Slots,,,0.00,5.22,
53.336574488,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.22,
53.336574488,S1-C4,Bad_Speculation.Branch_Mispredicts,29.78,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
53.336574488,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.70,% Core_Clocks,,,0.00,5.28,
53.336574488,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C5,Frontend_Bound,23.99,% Slots,,,0.00,5.22,
53.336574488,S1-C5,Bad_Speculation,30.14,% Slots,,,0.00,5.22,
53.336574488,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.22,
53.336574488,S1-C5,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
53.336574488,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.78,% Core_Clocks,,,0.00,5.28,
53.336574488,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.22,
53.336574488,S1-C6,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
53.336574488,S1-C6,Bad_Speculation,30.44,% Slots,,,0.00,5.22,
53.336574488,S1-C6,Backend_Bound,12.99,% Slots,,,0.00,5.22,
53.336574488,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.71,% Core_Clocks,,,0.00,5.28,
53.336574488,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C7,Frontend_Bound,38.99,% Slots,,,0.00,5.22,
53.336574488,S1-C7,Backend_Bound,34.89,% Slots,,,0.00,5.22,
53.336574488,S1-C7,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
53.336574488,S1-C7,Frontend_Bound.Frontend_Latency,35.30,% Slots,,rs_events.empty_end,0.00,5.22,<==
53.336574488,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.22,
53.336574488,S1-C7,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.22,
53.336574488,S1-C7,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.22,
53.336574488,S1-C7,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.28,
53.336574488,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.28,
53.336574488,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
53.336574488,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.59,% Clocks,,idq.ms_switches,0.00,5.28,
53.336574488,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.07,% Core_Clocks,,,0.00,5.28,
53.336574488,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
53.336574488,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,
53.336574488,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.59,% Clocks,,,0.00,5.1,
53.336574488,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
53.336574488,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
54.800747413,S0-C0,Frontend_Bound,23.20,% Slots,,,0.00,5.19,
54.800747413,S0-C0,Bad_Speculation,30.95,% Slots,,,0.00,5.19,
54.800747413,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.20,% Slots,,,0.00,5.19,
54.800747413,S0-C0,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.03,% Core_Clocks,,,0.00,5.19,
54.800747413,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S0-C1,Frontend_Bound,23.78,% Slots,,,0.00,5.19,
54.800747413,S0-C1,Bad_Speculation,31.16,% Slots,,,0.00,5.19,
54.800747413,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.19,
54.800747413,S0-C1,Bad_Speculation.Branch_Mispredicts,31.14,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.57,% Core_Clocks,,,0.00,5.19,
54.800747413,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S0-C2,Frontend_Bound,23.78,% Slots,,,0.00,5.19,
54.800747413,S0-C2,Bad_Speculation,30.85,% Slots,,,0.00,5.19,
54.800747413,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.19,
54.800747413,S0-C2,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,5.19,
54.800747413,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S0-C3,Bad_Speculation,30.99,% Slots,,,0.00,5.19,
54.800747413,S0-C3,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S0-C3,Backend_Bound,13.50,% Slots,,,0.00,5.19,
54.800747413,S0-C3,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.19,
54.800747413,S0-C3-T0,Backend_Bound.Core_Bound.Divider,27.47,% Clocks,,arith.fpu_div_active,0.00,5.19,
54.800747413,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S0-C4,Frontend_Bound,33.12,% Slots,,,0.00,5.19,<==
54.800747413,S0-C4,Backend_Bound,14.75,% Slots,,,0.00,5.19,
54.800747413,S0-C4,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.19,
54.800747413,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.19,
54.800747413,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.46,
54.800747413,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
54.800747413,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.61,% Core_Clocks,,,0.00,5.2,
54.800747413,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C5,Frontend_Bound,28.06,% Slots,,,0.00,5.19,
54.800747413,S0-C5,Backend_Bound,40.79,% Slots,,,0.00,5.19,
54.800747413,S0-C5,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
54.800747413,S0-C5,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.19,
54.800747413,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.00,% Slots,,,0.00,5.19,
54.800747413,S0-C5,Retiring.Microcode_Sequencer,10.50,% Slots,,idq.ms_uops,0.00,5.19,
54.800747413,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.46,
54.800747413,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
54.800747413,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.11,% Clocks,,idq.ms_switches,0.00,5.46,
54.800747413,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.48,% Core_Clocks,,,0.00,5.19,
54.800747413,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
54.800747413,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C6,Frontend_Bound,38.18,% Slots,,,0.00,5.19,
54.800747413,S0-C6,Backend_Bound,27.43,% Slots,,,0.00,5.19,
54.800747413,S0-C6,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
54.800747413,S0-C6,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.18,
54.800747413,S0-C6,Frontend_Bound.Frontend_Bandwidth,31.61,% Slots,,,0.00,5.18,
54.800747413,S0-C6,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.18,
54.800747413,S0-C6,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.18,
54.800747413,S0-C6,Retiring.Microcode_Sequencer,15.67,% Slots,,idq.ms_uops,0.00,5.46,
54.800747413,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.46,
54.800747413,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
54.800747413,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.46,
54.800747413,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.65,% Core_Clocks,,,0.00,5.19,<==
54.800747413,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.800747413,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.63,% Clocks,,,0.00,5.19,
54.800747413,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C7,Frontend_Bound,23.86,% Slots,,,0.00,5.19,
54.800747413,S0-C7,Bad_Speculation,31.15,% Slots,,,0.00,5.19,
54.800747413,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.19,
54.800747413,S0-C7,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C0,Frontend_Bound,23.22,% Slots,,,0.00,5.19,
54.800747413,S1-C0,Bad_Speculation,31.07,% Slots,,,0.00,5.19,
54.800747413,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.19,
54.800747413,S1-C0,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.11,% Core_Clocks,,,0.00,5.19,
54.800747413,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C1,Frontend_Bound,23.53,% Slots,,,0.00,5.19,
54.800747413,S1-C1,Bad_Speculation,30.66,% Slots,,,0.00,5.19,
54.800747413,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.19,
54.800747413,S1-C1,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,5.19,
54.800747413,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C2,Frontend_Bound,23.36,% Slots,,,0.00,5.19,
54.800747413,S1-C2,Bad_Speculation,30.78,% Slots,,,0.00,5.19,
54.800747413,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.19,
54.800747413,S1-C2,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
54.800747413,S1-C3,Frontend_Bound,33.99,% Slots,,,0.00,5.19,
54.800747413,S1-C3,Backend_Bound,40.49,% Slots,,,0.00,5.19,
54.800747413,S1-C3,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
54.800747413,S1-C3,Frontend_Bound.Frontend_Latency,27.83,% Slots,,rs_events.empty_end,0.00,5.19,
54.800747413,S1-C3,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.19,
54.800747413,S1-C3,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.19,
54.800747413,S1-C3,Retiring.Microcode_Sequencer,17.36,% Slots,,idq.ms_uops,0.00,5.46,
54.800747413,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.46,
54.800747413,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
54.800747413,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.46,
54.800747413,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
54.800747413,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C4,Frontend_Bound,23.31,% Slots,,,0.00,5.19,
54.800747413,S1-C4,Bad_Speculation,30.08,% Slots,,,0.00,5.19,
54.800747413,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.19,
54.800747413,S1-C4,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.66,% Core_Clocks,,,0.00,5.19,
54.800747413,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C5,Frontend_Bound,23.74,% Slots,,,0.00,5.19,
54.800747413,S1-C5,Bad_Speculation,30.99,% Slots,,,0.00,5.19,
54.800747413,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.19,
54.800747413,S1-C5,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
54.800747413,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,5.19,
54.800747413,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C6,Frontend_Bound,34.74,% Slots,,,0.00,5.19,
54.800747413,S1-C6,Backend_Bound,39.25,% Slots,,,0.00,5.19,<==
54.800747413,S1-C6,Retiring,19.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
54.800747413,S1-C6,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.19,
54.800747413,S1-C6,Backend_Bound.Memory_Bound,19.74,% Slots,,,0.00,5.19,
54.800747413,S1-C6,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.19,
54.800747413,S1-C6,Retiring.Microcode_Sequencer,16.06,% Slots,,idq.ms_uops,0.00,5.46,
54.800747413,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.46,
54.800747413,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
54.800747413,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.46,
54.800747413,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
54.800747413,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.80,% Clocks,,,0.00,5.19,
54.800747413,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C7,Frontend_Bound,33.01,% Slots,,,0.00,5.19,
54.800747413,S1-C7,Backend_Bound,40.42,% Slots,,,0.00,5.19,<==
54.800747413,S1-C7,Retiring,20.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
54.800747413,S1-C7,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.19,
54.800747413,S1-C7,Backend_Bound.Memory_Bound,21.74,% Slots,,,0.00,5.19,
54.800747413,S1-C7,Backend_Bound.Core_Bound,18.68,% Slots,,,0.00,5.19,
54.800747413,S1-C7,Retiring.Microcode_Sequencer,16.43,% Slots,,idq.ms_uops,0.00,5.46,
54.800747413,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.46,
54.800747413,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
54.800747413,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.46,
54.800747413,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
54.800747413,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
54.800747413,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
54.800747413,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
54.800747413,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
56.275905923,S0-C0,Frontend_Bound,23.06,% Slots,,,0.00,5.15,
56.275905923,S0-C0,Bad_Speculation,30.77,% Slots,,,0.00,5.15,
56.275905923,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.14,
56.275905923,S0-C0,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.13,% Core_Clocks,,,0.00,5.15,
56.275905923,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C1,Frontend_Bound,23.45,% Slots,,,0.00,5.15,
56.275905923,S0-C1,Bad_Speculation,30.68,% Slots,,,0.00,5.15,
56.275905923,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.15,
56.275905923,S0-C1,Bad_Speculation.Branch_Mispredicts,30.66,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.40,% Core_Clocks,,,0.00,5.15,
56.275905923,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
56.275905923,S0-C2,Frontend_Bound,23.85,% Slots,,,0.00,5.15,
56.275905923,S0-C2,Bad_Speculation,31.05,% Slots,,,0.00,5.15,
56.275905923,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.15,
56.275905923,S0-C2,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.44,% Core_Clocks,,,0.00,5.15,
56.275905923,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
56.275905923,S0-C3,Frontend_Bound,20.02,% Slots,,,0.00,5.15,
56.275905923,S0-C3,Bad_Speculation,30.76,% Slots,,,0.00,5.15,
56.275905923,S0-C3,Backend_Bound,13.94,% Slots,,,0.00,5.15,
56.275905923,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.15,
56.275905923,S0-C3,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S0-C3,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.15,
56.275905923,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.89,% Core_Clocks,,,0.00,5.15,
56.275905923,S0-C3-T0,Backend_Bound.Core_Bound.Divider,28.66,% Clocks,,arith.fpu_div_active,0.00,5.42,
56.275905923,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C4,Frontend_Bound,34.51,% Slots,,,0.00,5.15,<==
56.275905923,S0-C4,Backend_Bound,13.49,% Slots,,,0.00,5.15,
56.275905923,S0-C4,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.15,
56.275905923,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.25,% Slots,,,0.00,5.15,
56.275905923,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.15,
56.275905923,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
56.275905923,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.71,% Core_Clocks,,,0.00,5.42,
56.275905923,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
56.275905923,S0-C5,Frontend_Bound,48.14,% Slots,,,0.00,5.15,<==
56.275905923,S0-C5,Backend_Bound,19.33,% Slots,,,0.00,5.15,
56.275905923,S0-C5,Retiring,33.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
56.275905923,S0-C5,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.15,
56.275905923,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.82,% Slots,,,0.00,5.15,
56.275905923,S0-C5,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.15,
56.275905923,S0-C5,Retiring.Microcode_Sequencer,10.30,% Slots,,idq.ms_uops,0.00,5.14,
56.275905923,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.15,
56.275905923,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
56.275905923,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.15,
56.275905923,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.15,% Core_Clocks,,,0.00,5.42,
56.275905923,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C6,Frontend_Bound,42.92,% Slots,,,0.00,5.15,
56.275905923,S0-C6,Backend_Bound,30.33,% Slots,,,0.00,5.15,
56.275905923,S0-C6,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
56.275905923,S0-C6,Frontend_Bound.Frontend_Latency,25.46,% Slots,,rs_events.empty_end,0.00,5.15,<==
56.275905923,S0-C6,Backend_Bound.Memory_Bound,18.89,% Slots,,,0.00,5.15,
56.275905923,S0-C6,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.15,
56.275905923,S0-C6,Retiring.Microcode_Sequencer,12.38,% Slots,,idq.ms_uops,0.00,5.15,
56.275905923,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.15,
56.275905923,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
56.275905923,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.32,% Clocks,,idq.ms_switches,0.00,5.15,
56.275905923,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
56.275905923,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C7,Frontend_Bound,23.72,% Slots,,,0.00,5.15,
56.275905923,S0-C7,Bad_Speculation,31.02,% Slots,,,0.00,5.15,
56.275905923,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.15,
56.275905923,S0-C7,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C0,Frontend_Bound,22.63,% Slots,,,0.00,5.14,
56.275905923,S1-C0,Bad_Speculation,30.02,% Slots,,,0.00,5.14,
56.275905923,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.14,
56.275905923,S1-C0,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
56.275905923,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.40,% Core_Clocks,,,0.00,5.15,
56.275905923,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
56.275905923,S1-C1,Frontend_Bound,23.12,% Slots,,,0.00,5.14,
56.275905923,S1-C1,Bad_Speculation,29.94,% Slots,,,0.00,5.14,
56.275905923,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.14,
56.275905923,S1-C1,Bad_Speculation.Branch_Mispredicts,29.92,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
56.275905923,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.11,% Core_Clocks,,,0.00,5.15,
56.275905923,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
56.275905923,S1-C2,Frontend_Bound,22.50,% Slots,,,0.00,5.15,
56.275905923,S1-C2,Bad_Speculation,30.55,% Slots,,,0.00,5.15,
56.275905923,S1-C2,Backend_Bound,10.44,% Slots,,,0.00,5.15,
56.275905923,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.15,
56.275905923,S1-C2,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C3,Frontend_Bound,25.94,% Slots,,,0.00,5.14,
56.275905923,S1-C3,Backend_Bound,50.62,% Slots,,,0.00,5.14,
56.275905923,S1-C3,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
56.275905923,S1-C3,Frontend_Bound.Frontend_Latency,25.47,% Slots,,rs_events.empty_end,0.00,5.14,
56.275905923,S1-C3,Backend_Bound.Memory_Bound,18.74,% Slots,,,0.00,5.14,
56.275905923,S1-C3,Backend_Bound.Core_Bound,31.87,% Slots,,,0.00,5.14,
56.275905923,S1-C3,Retiring.Microcode_Sequencer,14.41,% Slots,,idq.ms_uops,0.00,5.15,
56.275905923,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
56.275905923,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.14,
56.275905923,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
56.275905923,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.34,% Clocks,,,0.00,5.15,<==
56.275905923,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C4,Frontend_Bound,23.48,% Slots,,,0.00,5.15,
56.275905923,S1-C4,Bad_Speculation,30.97,% Slots,,,0.00,5.15,
56.275905923,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.15,
56.275905923,S1-C4,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.15,
56.275905923,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C5,Frontend_Bound,23.50,% Slots,,,0.00,5.15,
56.275905923,S1-C5,Bad_Speculation,30.56,% Slots,,,0.00,5.15,
56.275905923,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.15,
56.275905923,S1-C5,Bad_Speculation.Branch_Mispredicts,30.55,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
56.275905923,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.30,% Core_Clocks,,,0.00,5.15,
56.275905923,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
56.275905923,S1-C6,Frontend_Bound,39.40,% Slots,,,0.00,5.15,
56.275905923,S1-C6,Backend_Bound,33.98,% Slots,,,0.00,5.15,
56.275905923,S1-C6,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
56.275905923,S1-C6,Frontend_Bound.Frontend_Latency,29.07,% Slots,,rs_events.empty_end,0.00,5.15,<==
56.275905923,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.37,% Slots,,,0.00,5.15,
56.275905923,S1-C6,Backend_Bound.Memory_Bound,17.05,% Slots,,,0.00,5.15,
56.275905923,S1-C6,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.15,
56.275905923,S1-C6,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.14,
56.275905923,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
56.275905923,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.87,% Clocks,,idq.ms_switches,0.00,5.15,
56.275905923,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.36,% Core_Clocks,,,0.00,5.42,
56.275905923,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
56.275905923,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,
56.275905923,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C7,Frontend_Bound,26.29,% Slots,,,0.00,5.14,
56.275905923,S1-C7,Bad_Speculation,32.22,% Slots,,,0.00,5.14,
56.275905923,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.14,
56.275905923,S1-C7,Bad_Speculation.Branch_Mispredicts,32.18,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
56.275905923,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.93,% Core_Clocks,,,0.00,5.15,
56.275905923,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
56.275905923,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
56.275905923,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
56.275905923,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
56.275905923,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
56.275905923,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
56.275905923,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.42,
57.75215317,S0-C0,Bad_Speculation,30.91,% Slots,,,0.00,5.42,
57.75215317,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.41,
57.75215317,S0-C0,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.58,% Core_Clocks,,,0.00,5.42,
57.75215317,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C1,Frontend_Bound,24.23,% Slots,,,0.00,5.42,
57.75215317,S0-C1,Bad_Speculation,30.64,% Slots,,,0.00,5.42,
57.75215317,S0-C1,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C2,Frontend_Bound,23.87,% Slots,,,0.00,5.42,
57.75215317,S0-C2,Bad_Speculation,31.16,% Slots,,,0.00,5.42,
57.75215317,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.41,
57.75215317,S0-C2,Bad_Speculation.Branch_Mispredicts,31.14,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.44,% Core_Clocks,,,0.00,5.42,
57.75215317,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C3,Bad_Speculation,29.73,% Slots,,,0.00,5.42,
57.75215317,S0-C3,Bad_Speculation.Branch_Mispredicts,29.69,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S0-C3,Backend_Bound,13.06,% Slots,,,0.00,5.42,
57.75215317,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C4,Frontend_Bound,33.44,% Slots,,,0.00,5.42,<==
57.75215317,S0-C4,Backend_Bound,14.26,% Slots,,,0.00,5.42,
57.75215317,S0-C4,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.39,
57.75215317,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.41,% Slots,,,0.00,5.41,
57.75215317,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.15,
57.75215317,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
57.75215317,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.21,% Core_Clocks,,,0.00,5.15,
57.75215317,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C5,Backend_Bound,83.01,% Slots,,,0.00,5.42,<==
57.75215317,S0-C5,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.75215317,S0-C5,Retiring.Microcode_Sequencer,11.20,% Slots,,idq.ms_uops,0.00,5.15,
57.75215317,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.15,
57.75215317,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C6,Frontend_Bound,20.43,% Slots,,,0.00,5.42,
57.75215317,S0-C6,Backend_Bound,64.03,% Slots,,,0.00,5.42,
57.75215317,S0-C6,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.75215317,S0-C6,Frontend_Bound.Frontend_Latency,40.46,% Slots,,rs_events.empty_end,0.00,5.38,
57.75215317,S0-C6,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.15,
57.75215317,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.15,
57.75215317,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
57.75215317,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.18,% Clocks,,idq.ms_switches,0.00,5.15,
57.75215317,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
57.75215317,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C7,Frontend_Bound,23.34,% Slots,,,0.00,5.42,
57.75215317,S0-C7,Bad_Speculation,30.15,% Slots,,,0.00,5.42,
57.75215317,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.42,
57.75215317,S0-C7,Bad_Speculation.Branch_Mispredicts,30.13,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C0,Frontend_Bound,23.11,% Slots,,,0.00,5.42,
57.75215317,S1-C0,Bad_Speculation,30.88,% Slots,,,0.00,5.42,
57.75215317,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.42,
57.75215317,S1-C0,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.52,% Core_Clocks,,,0.00,5.42,
57.75215317,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C1,Frontend_Bound,23.33,% Slots,,,0.00,5.42,
57.75215317,S1-C1,Bad_Speculation,30.35,% Slots,,,0.00,5.42,
57.75215317,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.42,
57.75215317,S1-C1,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.66,% Core_Clocks,,,0.00,5.42,
57.75215317,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C2,Frontend_Bound,25.38,% Slots,,,0.00,5.42,
57.75215317,S1-C2,Bad_Speculation,31.27,% Slots,,,0.00,5.42,
57.75215317,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.05,% Slots,,,0.00,5.42,
57.75215317,S1-C2,Bad_Speculation.Branch_Mispredicts,31.24,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C3,Frontend_Bound,27.45,% Slots,,,0.00,5.42,
57.75215317,S1-C3,Backend_Bound,49.09,% Slots,,,0.00,5.42,
57.75215317,S1-C3,Retiring,21.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.75215317,S1-C3,Frontend_Bound.Frontend_Latency,61.66,% Slots,,rs_events.empty_end,0.00,5.42,
57.75215317,S1-C3,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.15,
57.75215317,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.15,
57.75215317,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
57.75215317,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.15,
57.75215317,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
57.75215317,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C4,Frontend_Bound,23.92,% Slots,,,0.00,5.42,
57.75215317,S1-C4,Bad_Speculation,31.42,% Slots,,,0.00,5.42,
57.75215317,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.42,
57.75215317,S1-C4,Bad_Speculation.Branch_Mispredicts,31.41,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.67,% Core_Clocks,,,0.00,5.42,
57.75215317,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C5,Frontend_Bound,23.89,% Slots,,,0.00,5.42,
57.75215317,S1-C5,Bad_Speculation,31.11,% Slots,,,0.00,5.42,
57.75215317,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.41,
57.75215317,S1-C5,Bad_Speculation.Branch_Mispredicts,31.10,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.42,
57.75215317,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C6,Frontend_Bound,23.51,% Slots,,,0.00,5.42,
57.75215317,S1-C6,Bad_Speculation,30.10,% Slots,,,0.00,5.42,
57.75215317,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.41,
57.75215317,S1-C6,Bad_Speculation.Branch_Mispredicts,30.08,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.77,% Core_Clocks,,,0.00,5.42,
57.75215317,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C7,Frontend_Bound,23.24,% Slots,,,0.00,5.42,
57.75215317,S1-C7,Bad_Speculation,30.96,% Slots,,,0.00,5.42,
57.75215317,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.41,
57.75215317,S1-C7,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
57.75215317,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.15,% Core_Clocks,,,0.00,5.42,
57.75215317,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
57.75215317,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
57.75215317,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
59.229735631,S0-C0,Frontend_Bound,23.10,% Slots,,,0.00,5.14,
59.229735631,S0-C0,Bad_Speculation,30.55,% Slots,,,0.00,5.14,
59.229735631,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.14,
59.229735631,S0-C0,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,5.14,
59.229735631,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C1,Frontend_Bound,25.95,% Slots,,,0.00,5.14,
59.229735631,S0-C1,Backend_Bound,39.73,% Slots,,,0.00,5.14,<==
59.229735631,S0-C1,Retiring,27.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
59.229735631,S0-C1,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.14,
59.229735631,S0-C1,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.14,
59.229735631,S0-C1,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.14,
59.229735631,S0-C1,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.42,
59.229735631,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
59.229735631,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.20,% Clocks,,idq.ms_switches,0.00,5.41,
59.229735631,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
59.229735631,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
59.229735631,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C2,Frontend_Bound,23.28,% Slots,,,0.00,5.14,
59.229735631,S0-C2,Bad_Speculation,30.31,% Slots,,,0.00,5.14,
59.229735631,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.25,% Slots,,,0.00,5.14,
59.229735631,S0-C2,Bad_Speculation.Branch_Mispredicts,30.29,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.53,% Core_Clocks,,,0.00,5.14,
59.229735631,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C3,Bad_Speculation,29.62,% Slots,,,0.00,5.14,
59.229735631,S0-C3,Bad_Speculation.Branch_Mispredicts,29.57,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S0-C3,Backend_Bound,13.19,% Slots,,,0.00,5.14,
59.229735631,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C4,Frontend_Bound,33.49,% Slots,,,0.00,5.14,<==
59.229735631,S0-C4,Backend_Bound,13.68,% Slots,,,0.00,5.14,
59.229735631,S0-C4,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.14,
59.229735631,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.14,
59.229735631,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.41,
59.229735631,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
59.229735631,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.94,% Core_Clocks,,,0.00,5.14,
59.229735631,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C5,Frontend_Bound,48.31,% Slots,,,0.00,5.14,
59.229735631,S0-C5,Backend_Bound,10.70,% Slots,,,0.00,5.14,
59.229735631,S0-C5,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
59.229735631,S0-C5,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.14,
59.229735631,S0-C5,Frontend_Bound.Frontend_Bandwidth,30.78,% Slots,,,0.00,5.14,
59.229735631,S0-C5,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.42,
59.229735631,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
59.229735631,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.41,
59.229735631,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.45,% Core_Clocks,,,0.00,5.14,<==
59.229735631,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C6,Frontend_Bound,35.15,% Slots,,,0.00,5.14,
59.229735631,S0-C6,Backend_Bound,39.90,% Slots,,,0.00,5.14,<==
59.229735631,S0-C6,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
59.229735631,S0-C6,Frontend_Bound.Frontend_Latency,34.55,% Slots,,rs_events.empty_end,0.00,5.14,
59.229735631,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.51,% Slots,,,0.00,5.14,
59.229735631,S0-C6,Backend_Bound.Memory_Bound,22.27,% Slots,,,0.00,5.14,
59.229735631,S0-C6,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.14,
59.229735631,S0-C6,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.42,
59.229735631,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
59.229735631,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.30,% Clocks,,idq.ms_switches,0.00,5.41,
59.229735631,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.15,
59.229735631,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
59.229735631,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C7,Frontend_Bound,23.59,% Slots,,,0.00,5.14,
59.229735631,S0-C7,Bad_Speculation,30.82,% Slots,,,0.00,5.14,
59.229735631,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.14,
59.229735631,S0-C7,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.14,
59.229735631,S1-C0,Bad_Speculation,30.91,% Slots,,,0.00,5.14,
59.229735631,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.14,
59.229735631,S1-C0,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.82,% Core_Clocks,,,0.00,5.14,
59.229735631,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C1,Frontend_Bound,23.80,% Slots,,,0.00,5.14,
59.229735631,S1-C1,Bad_Speculation,31.06,% Slots,,,0.00,5.14,
59.229735631,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.14,
59.229735631,S1-C1,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.04,% Core_Clocks,,,0.00,5.14,
59.229735631,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C2,Frontend_Bound,33.74,% Slots,,,0.00,5.14,
59.229735631,S1-C2,Backend_Bound,39.77,% Slots,,,0.00,5.14,<==
59.229735631,S1-C2,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
59.229735631,S1-C2,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.14,
59.229735631,S1-C2,Backend_Bound.Memory_Bound,21.68,% Slots,,,0.00,5.14,
59.229735631,S1-C2,Backend_Bound.Core_Bound,18.09,% Slots,,,0.00,5.14,
59.229735631,S1-C2,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.42,
59.229735631,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.41,
59.229735631,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
59.229735631,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.41,
59.229735631,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
59.229735631,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.18,% Clocks,,,0.00,5.14,
59.229735631,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C3,Frontend_Bound,37.30,% Slots,,,0.00,5.14,
59.229735631,S1-C3,Backend_Bound,35.87,% Slots,,,0.00,5.14,
59.229735631,S1-C3,Retiring,27.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
59.229735631,S1-C3,Frontend_Bound.Frontend_Latency,30.14,% Slots,,rs_events.empty_end,0.00,5.14,<==
59.229735631,S1-C3,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.14,
59.229735631,S1-C3,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.14,
59.229735631,S1-C3,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.41,
59.229735631,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.41,
59.229735631,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
59.229735631,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.41,
59.229735631,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
59.229735631,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.41,
59.229735631,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C4,Frontend_Bound,23.04,% Slots,,,0.00,5.14,
59.229735631,S1-C4,Bad_Speculation,29.70,% Slots,,,0.00,5.14,
59.229735631,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.14,
59.229735631,S1-C4,Bad_Speculation.Branch_Mispredicts,29.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.55,% Core_Clocks,,,0.00,5.14,
59.229735631,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C5,Frontend_Bound,23.48,% Slots,,,0.00,5.14,
59.229735631,S1-C5,Bad_Speculation,30.51,% Slots,,,0.00,5.14,
59.229735631,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.14,
59.229735631,S1-C5,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,5.14,
59.229735631,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C6,Frontend_Bound,23.59,% Slots,,,0.00,5.14,
59.229735631,S1-C6,Bad_Speculation,31.02,% Slots,,,0.00,5.14,
59.229735631,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.14,
59.229735631,S1-C6,Bad_Speculation.Branch_Mispredicts,31.01,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,5.14,
59.229735631,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C7,Frontend_Bound,23.07,% Slots,,,0.00,5.14,
59.229735631,S1-C7,Bad_Speculation,30.61,% Slots,,,0.00,5.14,
59.229735631,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.14,
59.229735631,S1-C7,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
59.229735631,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,5.14,
59.229735631,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
59.229735631,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
60.694880254,S0-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.19,
60.694880254,S0-C0,Bad_Speculation,30.81,% Slots,,,0.00,5.19,
60.694880254,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.19,
60.694880254,S0-C0,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,5.19,
60.694880254,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S0-C1,Frontend_Bound,23.92,% Slots,,,0.00,5.19,
60.694880254,S0-C1,Bad_Speculation,30.20,% Slots,,,0.00,5.19,
60.694880254,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.23,% Slots,,,0.00,5.19,
60.694880254,S0-C1,Bad_Speculation.Branch_Mispredicts,30.17,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.08,% Core_Clocks,,,0.00,5.19,
60.694880254,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C2,Frontend_Bound,23.28,% Slots,,,0.00,5.19,
60.694880254,S0-C2,Bad_Speculation,30.30,% Slots,,,0.00,5.19,
60.694880254,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.19,
60.694880254,S0-C2,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,5.19,
60.694880254,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S0-C3,Bad_Speculation,30.49,% Slots,,,0.00,5.19,
60.694880254,S0-C3,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S0-C3,Backend_Bound,13.72,% Slots,,,0.00,5.19,
60.694880254,S0-C3,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.19,
60.694880254,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.98,% Clocks,,arith.fpu_div_active,0.00,5.46,
60.694880254,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S0-C4,Frontend_Bound,35.34,% Slots,,,0.00,5.18,<==
60.694880254,S0-C4,Bad_Speculation,10.15,% Slots,,,0.00,5.18,
60.694880254,S0-C4,Backend_Bound,12.74,% Slots,,,0.00,5.18,
60.694880254,S0-C4,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.18,
60.694880254,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.19,
60.694880254,S0-C4,Bad_Speculation.Branch_Mispredicts,9.78,% Slots,,br_misp_retired.all_branches,0.00,5.18,
60.694880254,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.19,
60.694880254,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
60.694880254,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.41,% Core_Clocks,,,0.00,5.46,
60.694880254,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C5,Frontend_Bound,47.98,% Slots,,,0.00,5.18,
60.694880254,S0-C5,Backend_Bound,26.68,% Slots,,,0.00,5.18,
60.694880254,S0-C5,Retiring,28.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
60.694880254,S0-C5,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.18,
60.694880254,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.03,% Slots,,,0.00,5.18,
60.694880254,S0-C5,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.18,
60.694880254,S0-C5,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.18,
60.694880254,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.19,
60.694880254,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.60,% Core_Clocks,,,0.00,5.47,
60.694880254,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.31,% Clocks,,,0.00,5.18,
60.694880254,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C6,Frontend_Bound,21.57,% Slots,,,0.00,5.19,
60.694880254,S0-C6,Backend_Bound,57.48,% Slots,,,0.00,5.19,
60.694880254,S0-C6,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
60.694880254,S0-C6,Frontend_Bound.Frontend_Latency,37.52,% Slots,,rs_events.empty_end,0.00,5.19,
60.694880254,S0-C6,Backend_Bound.Memory_Bound,35.39,% Slots,,,0.00,5.18,
60.694880254,S0-C6,Backend_Bound.Core_Bound,22.09,% Slots,,,0.00,5.18,
60.694880254,S0-C6,Retiring.Microcode_Sequencer,13.61,% Slots,,idq.ms_uops,0.00,5.18,
60.694880254,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
60.694880254,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.38,% Clocks,,idq.ms_switches,0.00,5.18,
60.694880254,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
60.694880254,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.58,% Clocks,,,0.00,5.19,
60.694880254,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C7,Frontend_Bound,23.47,% Slots,,,0.00,5.19,
60.694880254,S0-C7,Bad_Speculation,30.80,% Slots,,,0.00,5.19,
60.694880254,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.19,
60.694880254,S0-C7,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C0,Frontend_Bound,22.95,% Slots,,,0.00,5.19,
60.694880254,S1-C0,Bad_Speculation,30.69,% Slots,,,0.00,5.19,
60.694880254,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.19,
60.694880254,S1-C0,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.13,% Core_Clocks,,,0.00,5.19,
60.694880254,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S1-C1,Frontend_Bound,23.53,% Slots,,,0.00,5.19,
60.694880254,S1-C1,Bad_Speculation,30.58,% Slots,,,0.00,5.19,
60.694880254,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.19,
60.694880254,S1-C1,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.63,% Core_Clocks,,,0.00,5.19,
60.694880254,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S1-C2,Frontend_Bound,31.22,% Slots,,,0.00,5.19,
60.694880254,S1-C2,Backend_Bound,42.58,% Slots,,,0.00,5.19,
60.694880254,S1-C2,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
60.694880254,S1-C2,Frontend_Bound.Frontend_Latency,46.76,% Slots,,rs_events.empty_end,0.00,5.19,
60.694880254,S1-C2,Backend_Bound.Memory_Bound,31.40,% Slots,,,0.00,5.19,
60.694880254,S1-C2,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.19,
60.694880254,S1-C2,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.18,
60.694880254,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
60.694880254,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.86,% Clocks,,idq.ms_switches,0.00,5.19,
60.694880254,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
60.694880254,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.19,
60.694880254,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C3,Frontend_Bound,32.89,% Slots,,,0.00,5.18,
60.694880254,S1-C3,Backend_Bound,40.82,% Slots,,,0.00,5.18,
60.694880254,S1-C3,Retiring,20.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
60.694880254,S1-C3,Frontend_Bound.Frontend_Latency,30.07,% Slots,,rs_events.empty_end,0.00,5.18,
60.694880254,S1-C3,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.18,<==
60.694880254,S1-C3,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.18,
60.694880254,S1-C3,Retiring.Microcode_Sequencer,16.77,% Slots,,idq.ms_uops,0.00,5.19,
60.694880254,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.18,
60.694880254,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
60.694880254,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.18,
60.694880254,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.59,% Clocks,,,0.00,5.19,
60.694880254,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C4,Frontend_Bound,25.93,% Slots,,,0.00,5.19,
60.694880254,S1-C4,Bad_Speculation,28.43,% Slots,,,0.00,5.19,
60.694880254,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.19,
60.694880254,S1-C4,Bad_Speculation.Branch_Mispredicts,28.41,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.19,% Core_Clocks,,,0.00,5.19,
60.694880254,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S1-C5,Frontend_Bound,23.68,% Slots,,,0.00,5.19,
60.694880254,S1-C5,Bad_Speculation,30.79,% Slots,,,0.00,5.19,
60.694880254,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.19,
60.694880254,S1-C5,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.99,% Core_Clocks,,,0.00,5.19,
60.694880254,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S1-C6,Frontend_Bound,23.02,% Slots,,,0.00,5.19,
60.694880254,S1-C6,Bad_Speculation,29.90,% Slots,,,0.00,5.19,
60.694880254,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.19,
60.694880254,S1-C6,Bad_Speculation.Branch_Mispredicts,29.88,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.52,% Core_Clocks,,,0.00,5.19,
60.694880254,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S1-C7,Frontend_Bound,23.38,% Slots,,,0.00,5.19,
60.694880254,S1-C7,Bad_Speculation,30.82,% Slots,,,0.00,5.19,
60.694880254,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.19,
60.694880254,S1-C7,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
60.694880254,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.52,% Core_Clocks,,,0.00,5.19,
60.694880254,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
60.694880254,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
60.694880254,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
60.694880254,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
62.173588327,S0-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.41,
62.173588327,S0-C0,Bad_Speculation,30.73,% Slots,,,0.00,5.41,
62.173588327,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.14,
62.173588327,S0-C0,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.57,% Core_Clocks,,,0.00,5.41,
62.173588327,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C1,Frontend_Bound,23.41,% Slots,,,0.00,5.41,
62.173588327,S0-C1,Bad_Speculation,30.72,% Slots,,,0.00,5.41,
62.173588327,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.14,
62.173588327,S0-C1,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,5.41,
62.173588327,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C2,Frontend_Bound,24.26,% Slots,,,0.00,5.41,
62.173588327,S0-C2,Bad_Speculation,31.60,% Slots,,,0.00,5.41,
62.173588327,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.87,% Slots,,,0.00,5.14,
62.173588327,S0-C2,Bad_Speculation.Branch_Mispredicts,31.59,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.06,% Core_Clocks,,,0.00,5.41,
62.173588327,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C3,Frontend_Bound,20.13,% Slots,,,0.00,5.41,
62.173588327,S0-C3,Bad_Speculation,30.67,% Slots,,,0.00,5.41,
62.173588327,S0-C3,Backend_Bound,12.81,% Slots,,,0.00,5.41,
62.173588327,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.27,% Slots,,,0.00,5.14,
62.173588327,S0-C3,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.24,% Core_Clocks,,,0.00,5.41,
62.173588327,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C4,Frontend_Bound,32.63,% Slots,,,0.00,5.41,<==
62.173588327,S0-C4,Backend_Bound,16.50,% Slots,,,0.00,5.41,
62.173588327,S0-C4,Frontend_Bound.Frontend_Latency,16.36,% Slots,,rs_events.empty_end,0.00,5.14,
62.173588327,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.44,% Slots,,,0.00,5.14,
62.173588327,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.42,
62.173588327,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.173588327,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.24,% Core_Clocks,,,0.00,5.14,
62.173588327,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C5,Frontend_Bound,31.65,% Slots,,,0.00,5.14,
62.173588327,S0-C5,Backend_Bound,38.44,% Slots,,,0.00,5.14,<==
62.173588327,S0-C5,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
62.173588327,S0-C5,Frontend_Bound.Frontend_Latency,24.86,% Slots,,rs_events.empty_end,0.00,5.14,
62.173588327,S0-C5,Retiring.Microcode_Sequencer,10.06,% Slots,,idq.ms_uops,0.00,5.15,
62.173588327,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.41,
62.173588327,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
62.173588327,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.41,
62.173588327,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C6,Frontend_Bound,25.68,% Slots,,,0.00,5.14,
62.173588327,S0-C6,Backend_Bound,56.69,% Slots,,,0.00,5.14,
62.173588327,S0-C6,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.173588327,S0-C6,Frontend_Bound.Frontend_Latency,31.83,% Slots,,rs_events.empty_end,0.00,5.14,
62.173588327,S0-C6,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.41,
62.173588327,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.41,
62.173588327,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.173588327,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.41,
62.173588327,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
62.173588327,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C7,Frontend_Bound,23.50,% Slots,,,0.00,5.14,
62.173588327,S0-C7,Bad_Speculation,30.53,% Slots,,,0.00,5.14,
62.173588327,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.14,
62.173588327,S0-C7,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C0,Frontend_Bound,22.76,% Slots,,,0.00,5.14,
62.173588327,S1-C0,Bad_Speculation,30.44,% Slots,,,0.00,5.14,
62.173588327,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.14,
62.173588327,S1-C0,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.41,
62.173588327,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C1,Frontend_Bound,23.91,% Slots,,,0.00,5.14,
62.173588327,S1-C1,Bad_Speculation,31.49,% Slots,,,0.00,5.14,
62.173588327,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.14,
62.173588327,S1-C1,Bad_Speculation.Branch_Mispredicts,31.47,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.04,% Core_Clocks,,,0.00,5.41,
62.173588327,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C2,Frontend_Bound,22.54,% Slots,,,0.00,5.14,
62.173588327,S1-C2,Bad_Speculation,28.86,% Slots,,,0.00,5.14,
62.173588327,S1-C2,Backend_Bound,10.12,% Slots,,,0.00,5.14,
62.173588327,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.13,
62.173588327,S1-C2,Bad_Speculation.Branch_Mispredicts,28.84,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.21,% Core_Clocks,,,0.00,5.41,
62.173588327,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
62.173588327,S1-C3,Frontend_Bound,33.06,% Slots,,,0.00,5.14,
62.173588327,S1-C3,Backend_Bound,40.85,% Slots,,,0.00,5.14,<==
62.173588327,S1-C3,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.173588327,S1-C3,Frontend_Bound.Frontend_Latency,28.84,% Slots,,rs_events.empty_end,0.00,5.14,
62.173588327,S1-C3,Backend_Bound.Memory_Bound,22.73,% Slots,,,0.00,5.14,
62.173588327,S1-C3,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.14,
62.173588327,S1-C3,Retiring.Microcode_Sequencer,14.54,% Slots,,idq.ms_uops,0.00,5.41,
62.173588327,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.41,
62.173588327,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.173588327,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.41,
62.173588327,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
62.173588327,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C4,Frontend_Bound,23.29,% Slots,,,0.00,5.14,
62.173588327,S1-C4,Bad_Speculation,29.93,% Slots,,,0.00,5.14,
62.173588327,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.14,
62.173588327,S1-C4,Bad_Speculation.Branch_Mispredicts,29.91,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.11,% Core_Clocks,,,0.00,5.41,
62.173588327,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C5,Frontend_Bound,23.33,% Slots,,,0.00,5.14,
62.173588327,S1-C5,Bad_Speculation,30.14,% Slots,,,0.00,5.14,
62.173588327,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.14,
62.173588327,S1-C5,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.40,% Core_Clocks,,,0.00,5.41,
62.173588327,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C6,Frontend_Bound,31.47,% Slots,,,0.00,5.14,
62.173588327,S1-C6,Backend_Bound,41.37,% Slots,,,0.00,5.14,
62.173588327,S1-C6,Retiring,21.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.173588327,S1-C6,Frontend_Bound.Frontend_Latency,28.79,% Slots,,rs_events.empty_end,0.00,5.14,
62.173588327,S1-C6,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.14,
62.173588327,S1-C6,Backend_Bound.Core_Bound,17.88,% Slots,,,0.00,5.14,
62.173588327,S1-C6,Retiring.Microcode_Sequencer,17.70,% Slots,,idq.ms_uops,0.00,5.41,
62.173588327,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.173588327,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.97,% Clocks,,idq.ms_switches,0.00,5.41,
62.173588327,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
62.173588327,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,<==
62.173588327,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.20,% Clocks,,,0.00,5.41,
62.173588327,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
62.173588327,S1-C7,Frontend_Bound,23.03,% Slots,,,0.00,5.14,
62.173588327,S1-C7,Bad_Speculation,30.08,% Slots,,,0.00,5.14,
62.173588327,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.14,
62.173588327,S1-C7,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
62.173588327,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,5.41,
62.173588327,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
62.173588327,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
62.173588327,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
62.173588327,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
63.656501125,S0-C0,Frontend_Bound,22.22,% Slots,,,0.00,5.13,
63.656501125,S0-C0,Bad_Speculation,29.48,% Slots,,,0.00,5.13,
63.656501125,S0-C0,Backend_Bound,13.50,% Slots,,,0.00,5.13,
63.656501125,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.13,
63.656501125,S0-C0,Bad_Speculation.Branch_Mispredicts,29.45,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.09,% Core_Clocks,,,0.00,5.13,
63.656501125,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C1,Frontend_Bound,23.31,% Slots,,,0.00,5.13,
63.656501125,S0-C1,Bad_Speculation,30.33,% Slots,,,0.00,5.13,
63.656501125,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.13,
63.656501125,S0-C1,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,5.13,
63.656501125,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
63.656501125,S0-C2,Frontend_Bound,23.97,% Slots,,,0.00,5.12,
63.656501125,S0-C2,Bad_Speculation,31.05,% Slots,,,0.00,5.12,
63.656501125,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.12,
63.656501125,S0-C2,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
63.656501125,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.85,% Core_Clocks,,,0.00,5.13,
63.656501125,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
63.656501125,S0-C3,Bad_Speculation,31.01,% Slots,,,0.00,5.12,
63.656501125,S0-C3,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
63.656501125,S0-C3,Backend_Bound,13.08,% Slots,,,0.00,5.12,
63.656501125,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C4,Frontend_Bound,35.05,% Slots,,,0.00,5.13,<==
63.656501125,S0-C4,Backend_Bound,13.20,% Slots,,,0.00,5.13,
63.656501125,S0-C4,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.13,
63.656501125,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.25,% Slots,,,0.00,5.13,
63.656501125,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.13,
63.656501125,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
63.656501125,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.85,% Core_Clocks,,,0.00,5.4,
63.656501125,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C5,Frontend_Bound,29.51,% Slots,,,0.00,5.13,
63.656501125,S0-C5,Backend_Bound,49.40,% Slots,,,0.00,5.13,
63.656501125,S0-C5,Retiring,30.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
63.656501125,S0-C5,Frontend_Bound.Frontend_Latency,29.55,% Slots,,rs_events.empty_end,0.00,5.13,
63.656501125,S0-C5,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.13,
63.656501125,S0-C5,Backend_Bound.Core_Bound,28.75,% Slots,,,0.00,5.13,<==
63.656501125,S0-C5,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.12,
63.656501125,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.14,
63.656501125,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
63.656501125,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.14,
63.656501125,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
63.656501125,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
63.656501125,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C6,Frontend_Bound,40.23,% Slots,,,0.00,5.13,
63.656501125,S0-C6,Backend_Bound,32.38,% Slots,,,0.00,5.13,
63.656501125,S0-C6,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
63.656501125,S0-C6,Frontend_Bound.Frontend_Latency,45.58,% Slots,,rs_events.empty_end,0.00,5.13,<==
63.656501125,S0-C6,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.13,
63.656501125,S0-C6,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.13,
63.656501125,S0-C6,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.12,
63.656501125,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.13,
63.656501125,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
63.656501125,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.13,
63.656501125,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
63.656501125,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C7,Frontend_Bound,23.41,% Slots,,,0.00,5.13,
63.656501125,S0-C7,Bad_Speculation,30.83,% Slots,,,0.00,5.13,
63.656501125,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.13,
63.656501125,S0-C7,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C0,Frontend_Bound,22.58,% Slots,,,0.00,5.13,
63.656501125,S1-C0,Bad_Speculation,30.07,% Slots,,,0.00,5.13,
63.656501125,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.13,
63.656501125,S1-C0,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.99,% Core_Clocks,,,0.00,5.13,
63.656501125,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
63.656501125,S1-C1,Frontend_Bound,23.66,% Slots,,,0.00,5.13,
63.656501125,S1-C1,Bad_Speculation,30.90,% Slots,,,0.00,5.13,
63.656501125,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.13,
63.656501125,S1-C1,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,5.13,
63.656501125,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
63.656501125,S1-C2,Frontend_Bound,24.90,% Slots,,,0.00,5.12,
63.656501125,S1-C2,Bad_Speculation,31.98,% Slots,,,0.00,5.12,
63.656501125,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.95,% Slots,,,0.00,5.12,
63.656501125,S1-C2,Bad_Speculation.Branch_Mispredicts,31.96,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
63.656501125,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,5.13,
63.656501125,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C3,Frontend_Bound,37.74,% Slots,,,0.00,5.13,
63.656501125,S1-C3,Backend_Bound,36.24,% Slots,,,0.00,5.13,
63.656501125,S1-C3,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
63.656501125,S1-C3,Frontend_Bound.Frontend_Latency,32.67,% Slots,,rs_events.empty_end,0.00,5.13,<==
63.656501125,S1-C3,Backend_Bound.Memory_Bound,20.91,% Slots,,,0.00,5.13,
63.656501125,S1-C3,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.13,
63.656501125,S1-C3,Retiring.Microcode_Sequencer,15.67,% Slots,,idq.ms_uops,0.00,5.13,
63.656501125,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.13,
63.656501125,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
63.656501125,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.13,
63.656501125,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
63.656501125,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.19,% Clocks,,,0.00,5.12,
63.656501125,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C4,Frontend_Bound,23.60,% Slots,,,0.00,5.13,
63.656501125,S1-C4,Bad_Speculation,30.81,% Slots,,,0.00,5.13,
63.656501125,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.13,
63.656501125,S1-C4,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.18,% Core_Clocks,,,0.00,5.13,
63.656501125,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
63.656501125,S1-C5,Frontend_Bound,23.82,% Slots,,,0.00,5.13,
63.656501125,S1-C5,Bad_Speculation,31.12,% Slots,,,0.00,5.13,
63.656501125,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.13,
63.656501125,S1-C5,Bad_Speculation.Branch_Mispredicts,31.10,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.00,% Core_Clocks,,,0.00,5.13,
63.656501125,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C6,Backend_Bound,75.24,% Slots,,,0.00,5.13,
63.656501125,S1-C6,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
63.656501125,S1-C6,Backend_Bound.Memory_Bound,59.80,% Slots,,,0.00,5.13,
63.656501125,S1-C6,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.13,
63.656501125,S1-C6,Retiring.Microcode_Sequencer,16.57,% Slots,,idq.ms_uops,0.00,5.13,
63.656501125,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.56,% Clocks,,idq.ms_switches,0.00,5.13,
63.656501125,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
63.656501125,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
63.656501125,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.65,% Clocks,,,0.00,5.12,
63.656501125,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C7,Frontend_Bound,23.39,% Slots,,,0.00,5.13,
63.656501125,S1-C7,Bad_Speculation,31.02,% Slots,,,0.00,5.13,
63.656501125,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.13,
63.656501125,S1-C7,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
63.656501125,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.78,% Core_Clocks,,,0.00,5.13,
63.656501125,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
63.656501125,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C0,Frontend_Bound,23.10,% Slots,,,0.00,5.4,
65.139131632,S0-C0,Bad_Speculation,30.33,% Slots,,,0.00,5.4,
65.139131632,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.13,
65.139131632,S0-C0,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
65.139131632,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.30,% Core_Clocks,,,0.00,5.4,
65.139131632,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C1,Frontend_Bound,23.35,% Slots,,,0.00,5.39,
65.139131632,S0-C1,Bad_Speculation,30.59,% Slots,,,0.00,5.39,
65.139131632,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.13,
65.139131632,S0-C1,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.91,% Core_Clocks,,,0.00,5.4,
65.139131632,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C2,Frontend_Bound,23.64,% Slots,,,0.00,5.4,
65.139131632,S0-C2,Bad_Speculation,30.76,% Slots,,,0.00,5.4,
65.139131632,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.13,
65.139131632,S0-C2,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.45,% Core_Clocks,,,0.00,5.4,
65.139131632,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C3,Frontend_Bound,20.10,% Slots,,,0.00,5.39,
65.139131632,S0-C3,Bad_Speculation,30.74,% Slots,,,0.00,5.39,
65.139131632,S0-C3,Backend_Bound,13.64,% Slots,,,0.00,5.39,
65.139131632,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.79,% Slots,,,0.00,5.13,
65.139131632,S0-C3,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S0-C3,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.12,
65.139131632,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.04,% Core_Clocks,,,0.00,5.4,
65.139131632,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.01,% Clocks,,arith.fpu_div_active,0.00,5.13,
65.139131632,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C4,Frontend_Bound,33.41,% Slots,,,0.00,5.39,<==
65.139131632,S0-C4,Backend_Bound,13.52,% Slots,,,0.00,5.39,
65.139131632,S0-C4,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.12,
65.139131632,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.25,% Slots,,,0.00,5.12,
65.139131632,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.4,
65.139131632,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
65.139131632,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.39,% Core_Clocks,,,0.00,5.13,
65.139131632,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C5,Frontend_Bound,39.06,% Slots,,,0.00,5.13,
65.139131632,S0-C5,Backend_Bound,35.08,% Slots,,,0.00,5.13,
65.139131632,S0-C5,Retiring,10.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
65.139131632,S0-C5,Frontend_Bound.Frontend_Latency,33.29,% Slots,,rs_events.empty_end,0.00,5.13,<==
65.139131632,S0-C5,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.12,
65.139131632,S0-C5,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.12,
65.139131632,S0-C5,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.22,
65.139131632,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.4,
65.139131632,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
65.139131632,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.67,% Clocks,,idq.ms_switches,0.00,5.4,
65.139131632,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
65.139131632,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
65.139131632,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.85,% Clocks,,,0.00,5.4,
65.139131632,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C6,Frontend_Bound,33.06,% Slots,,,0.00,5.13,
65.139131632,S0-C6,Backend_Bound,31.58,% Slots,,,0.00,5.13,
65.139131632,S0-C6,Retiring,21.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
65.139131632,S0-C6,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.13,<==
65.139131632,S0-C6,Backend_Bound.Memory_Bound,68.92,% Slots,,,0.00,5.12,
65.139131632,S0-C6,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.4,
65.139131632,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.4,
65.139131632,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
65.139131632,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.57,% Clocks,,idq.ms_switches,0.00,5.4,
65.139131632,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
65.139131632,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
65.139131632,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C7,Frontend_Bound,23.66,% Slots,,,0.00,5.12,
65.139131632,S0-C7,Bad_Speculation,30.87,% Slots,,,0.00,5.12,
65.139131632,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.12,
65.139131632,S0-C7,Bad_Speculation.Branch_Mispredicts,30.85,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C0,Frontend_Bound,23.24,% Slots,,,0.00,5.13,
65.139131632,S1-C0,Bad_Speculation,30.72,% Slots,,,0.00,5.13,
65.139131632,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.13,
65.139131632,S1-C0,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,5.39,
65.139131632,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C1,Frontend_Bound,23.76,% Slots,,,0.00,5.12,
65.139131632,S1-C1,Bad_Speculation,31.06,% Slots,,,0.00,5.12,
65.139131632,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.12,
65.139131632,S1-C1,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.78,% Core_Clocks,,,0.00,5.39,
65.139131632,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C2,Frontend_Bound,26.13,% Slots,,,0.00,5.12,
65.139131632,S1-C2,Bad_Speculation,33.32,% Slots,,,0.00,5.12,
65.139131632,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.79,% Slots,,,0.00,5.12,
65.139131632,S1-C2,Bad_Speculation.Branch_Mispredicts,33.28,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.25,% Core_Clocks,,,0.00,5.39,
65.139131632,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C3,Frontend_Bound,34.44,% Slots,,,0.00,5.12,
65.139131632,S1-C3,Backend_Bound,40.45,% Slots,,,0.00,5.12,<==
65.139131632,S1-C3,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
65.139131632,S1-C3,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.12,
65.139131632,S1-C3,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.12,
65.139131632,S1-C3,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.12,
65.139131632,S1-C3,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.39,
65.139131632,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.39,
65.139131632,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
65.139131632,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.00,% Clocks,,idq.ms_switches,0.00,5.39,
65.139131632,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
65.139131632,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C4,Frontend_Bound,23.43,% Slots,,,0.00,5.13,
65.139131632,S1-C4,Bad_Speculation,30.39,% Slots,,,0.00,5.13,
65.139131632,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.13,
65.139131632,S1-C4,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
65.139131632,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.11,% Core_Clocks,,,0.00,5.39,
65.139131632,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C5,Frontend_Bound,23.77,% Slots,,,0.00,5.13,
65.139131632,S1-C5,Bad_Speculation,30.94,% Slots,,,0.00,5.13,
65.139131632,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.12,
65.139131632,S1-C5,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
65.139131632,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.82,% Core_Clocks,,,0.00,5.39,
65.139131632,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C6,Frontend_Bound,30.65,% Slots,,,0.00,5.12,
65.139131632,S1-C6,Backend_Bound,42.78,% Slots,,,0.00,5.12,
65.139131632,S1-C6,Retiring,20.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
65.139131632,S1-C6,Frontend_Bound.Frontend_Latency,27.16,% Slots,,rs_events.empty_end,0.00,5.12,
65.139131632,S1-C6,Backend_Bound.Memory_Bound,26.74,% Slots,,,0.00,5.12,
65.139131632,S1-C6,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.12,
65.139131632,S1-C6,Retiring.Microcode_Sequencer,17.05,% Slots,,idq.ms_uops,0.00,5.39,
65.139131632,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.4,
65.139131632,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
65.139131632,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.03,% Clocks,,idq.ms_switches,0.00,5.4,
65.139131632,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
65.139131632,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C7,Frontend_Bound,23.08,% Slots,,,0.00,5.13,
65.139131632,S1-C7,Bad_Speculation,30.34,% Slots,,,0.00,5.13,
65.139131632,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.12,
65.139131632,S1-C7,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
65.139131632,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,5.39,
65.139131632,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
65.139131632,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
66.60962667,S0-C0,Frontend_Bound,23.31,% Slots,,,0.00,5.16,
66.60962667,S0-C0,Bad_Speculation,30.59,% Slots,,,0.00,5.16,
66.60962667,S0-C0,Backend_Bound,10.70,% Slots,,,0.00,5.16,
66.60962667,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.16,
66.60962667,S0-C0,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
66.60962667,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C1,Frontend_Bound,23.06,% Slots,,,0.00,5.17,
66.60962667,S0-C1,Bad_Speculation,30.06,% Slots,,,0.00,5.17,
66.60962667,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.17,
66.60962667,S0-C1,Bad_Speculation.Branch_Mispredicts,30.04,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
66.60962667,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,5.17,
66.60962667,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C2,Frontend_Bound,23.93,% Slots,,,0.00,5.17,
66.60962667,S0-C2,Bad_Speculation,31.18,% Slots,,,0.00,5.17,
66.60962667,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.17,
66.60962667,S0-C2,Bad_Speculation.Branch_Mispredicts,31.16,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
66.60962667,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.96,% Core_Clocks,,,0.00,5.17,
66.60962667,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C3,Bad_Speculation,30.63,% Slots,,,0.00,5.17,
66.60962667,S0-C3,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
66.60962667,S0-C3,Backend_Bound,13.52,% Slots,,,0.00,5.17,
66.60962667,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C4,Frontend_Bound,25.72,% Slots,,,0.00,5.16,
66.60962667,S0-C4,Bad_Speculation,30.23,% Slots,,,0.00,5.16,
66.60962667,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.52,% Slots,,,0.00,5.16,
66.60962667,S0-C4,Bad_Speculation.Branch_Mispredicts,30.17,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
66.60962667,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.41,% Core_Clocks,,,0.00,5.17,
66.60962667,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C5,Frontend_Bound,33.53,% Slots,,,0.00,5.17,<==
66.60962667,S0-C5,Backend_Bound,13.44,% Slots,,,0.00,5.17,
66.60962667,S0-C5,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.17,
66.60962667,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.17,
66.60962667,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.17,
66.60962667,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
66.60962667,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.10,% Core_Clocks,,,0.00,5.44,
66.60962667,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C6,Frontend_Bound,49.07,% Slots,,,0.00,5.17,
66.60962667,S0-C6,Retiring,23.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
66.60962667,S0-C6,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.17,
66.60962667,S0-C6,Frontend_Bound.Frontend_Bandwidth,43.19,% Slots,,,0.00,5.17,
66.60962667,S0-C6,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.17,
66.60962667,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.17,
66.60962667,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
66.60962667,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.17,
66.60962667,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.70,% Core_Clocks,,,0.00,5.44,<==
66.60962667,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C7,Frontend_Bound,23.66,% Slots,,,0.00,5.16,
66.60962667,S0-C7,Bad_Speculation,30.17,% Slots,,,0.00,5.16,
66.60962667,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.16,
66.60962667,S0-C7,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
66.60962667,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C0,Frontend_Bound,22.88,% Slots,,,0.00,5.17,
66.60962667,S1-C0,Bad_Speculation,30.34,% Slots,,,0.00,5.17,
66.60962667,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.17,
66.60962667,S1-C0,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
66.60962667,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.91,% Core_Clocks,,,0.00,5.17,
66.60962667,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C1,Frontend_Bound,23.59,% Slots,,,0.00,5.16,
66.60962667,S1-C1,Bad_Speculation,31.05,% Slots,,,0.00,5.16,
66.60962667,S1-C1,Backend_Bound,10.52,% Slots,,,0.00,5.16,
66.60962667,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.97,% Slots,,,0.00,5.16,
66.60962667,S1-C1,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
66.60962667,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.22,% Core_Clocks,,,0.00,5.17,
66.60962667,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C2,Frontend_Bound,23.04,% Slots,,,0.00,5.17,
66.60962667,S1-C2,Bad_Speculation,30.55,% Slots,,,0.00,5.17,
66.60962667,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.17,
66.60962667,S1-C2,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
66.60962667,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.17,
66.60962667,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C3,Frontend_Bound,39.05,% Slots,,,0.00,5.17,
66.60962667,S1-C3,Backend_Bound,35.92,% Slots,,,0.00,5.17,
66.60962667,S1-C3,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
66.60962667,S1-C3,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,0.00,5.17,<==
66.60962667,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.17,
66.60962667,S1-C3,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.17,
66.60962667,S1-C3,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.17,
66.60962667,S1-C3,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.16,
66.60962667,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.17,
66.60962667,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
66.60962667,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.17,
66.60962667,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.81,% Core_Clocks,,,0.00,5.44,
66.60962667,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
66.60962667,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.81,% Clocks,,,0.00,5.17,
66.60962667,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C4,Frontend_Bound,23.27,% Slots,,,0.00,5.17,
66.60962667,S1-C4,Bad_Speculation,30.26,% Slots,,,0.00,5.17,
66.60962667,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.17,
66.60962667,S1-C4,Bad_Speculation.Branch_Mispredicts,30.25,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
66.60962667,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,5.17,
66.60962667,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C5,Frontend_Bound,23.80,% Slots,,,0.00,5.16,
66.60962667,S1-C5,Bad_Speculation,31.40,% Slots,,,0.00,5.16,
66.60962667,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.16,
66.60962667,S1-C5,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
66.60962667,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.29,% Core_Clocks,,,0.00,5.17,
66.60962667,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C6,Frontend_Bound,37.36,% Slots,,,0.00,5.17,
66.60962667,S1-C6,Backend_Bound,35.44,% Slots,,,0.00,5.17,
66.60962667,S1-C6,Retiring,21.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
66.60962667,S1-C6,Frontend_Bound.Frontend_Latency,38.04,% Slots,,rs_events.empty_end,0.00,5.17,<==
66.60962667,S1-C6,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.17,
66.60962667,S1-C6,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.17,
66.60962667,S1-C6,Retiring.Microcode_Sequencer,17.48,% Slots,,idq.ms_uops,0.00,5.17,
66.60962667,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
66.60962667,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.84,% Clocks,,idq.ms_switches,0.00,5.17,
66.60962667,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
66.60962667,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.60,% Clocks,,,0.00,5.17,
66.60962667,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C7,Frontend_Bound,22.57,% Slots,,,0.00,5.16,
66.60962667,S1-C7,Bad_Speculation,30.60,% Slots,,,0.00,5.16,
66.60962667,S1-C7,Backend_Bound,12.66,% Slots,,,0.00,5.16,
66.60962667,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.16,
66.60962667,S1-C7,Bad_Speculation.Branch_Mispredicts,30.58,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
66.60962667,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.94,% Core_Clocks,,,0.00,5.17,
66.60962667,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
66.60962667,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
66.60962667,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
66.60962667,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
68.097036742,S0-C0,Frontend_Bound,22.31,% Slots,,,0.00,5.37,
68.097036742,S0-C0,Bad_Speculation,30.04,% Slots,,,0.00,5.37,
68.097036742,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.37,
68.097036742,S0-C0,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C1,Frontend_Bound,23.00,% Slots,,,0.00,5.38,
68.097036742,S0-C1,Bad_Speculation,30.08,% Slots,,,0.00,5.38,
68.097036742,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.37,
68.097036742,S0-C1,Bad_Speculation.Branch_Mispredicts,30.07,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,5.38,
68.097036742,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C2,Frontend_Bound,23.92,% Slots,,,0.00,5.38,
68.097036742,S0-C2,Bad_Speculation,30.98,% Slots,,,0.00,5.38,
68.097036742,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.38,
68.097036742,S0-C2,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.38,
68.097036742,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C3,Frontend_Bound,21.19,% Slots,,,0.00,5.38,
68.097036742,S0-C3,Bad_Speculation,27.86,% Slots,,,0.00,5.38,
68.097036742,S0-C3,Backend_Bound,14.45,% Slots,,,0.00,5.38,
68.097036742,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.37,
68.097036742,S0-C3,Bad_Speculation.Branch_Mispredicts,27.80,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S0-C3,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.11,
68.097036742,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.26,% Core_Clocks,,,0.00,5.38,
68.097036742,S0-C3-T0,Backend_Bound.Core_Bound.Divider,30.77,% Clocks,,arith.fpu_div_active,0.00,5.11,
68.097036742,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.85,% Clocks,,,0.00,5.38,
68.097036742,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
68.097036742,S0-C4,Frontend_Bound,30.41,% Slots,,,0.00,5.38,
68.097036742,S0-C4,Backend_Bound,44.75,% Slots,,,0.00,5.38,
68.097036742,S0-C4,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
68.097036742,S0-C4,Frontend_Bound.Frontend_Latency,30.82,% Slots,,rs_events.empty_end,0.00,5.37,
68.097036742,S0-C4,Backend_Bound.Core_Bound,62.70,% Slots,,,0.00,5.11,
68.097036742,S0-C4,Retiring.Microcode_Sequencer,16.55,% Slots,,idq.ms_uops,0.00,5.11,
68.097036742,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.38,
68.097036742,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
68.097036742,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.25,% Clocks,,idq.ms_switches,0.00,5.38,
68.097036742,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.98,% Clocks,,,0.00,5.38,<==
68.097036742,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
68.097036742,S0-C5,Frontend_Bound,26.33,% Slots,,,0.00,5.38,
68.097036742,S0-C5,Bad_Speculation,20.64,% Slots,,,0.00,5.38,
68.097036742,S0-C5,Backend_Bound,13.40,% Slots,,,0.00,5.38,
68.097036742,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.38,<==
68.097036742,S0-C5,Bad_Speculation.Branch_Mispredicts,20.50,% Slots,,br_misp_retired.all_branches,0.00,5.11,
68.097036742,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.11,
68.097036742,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.54,% Core_Clocks,,,0.00,5.38,
68.097036742,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C6,Frontend_Bound,29.60,% Slots,,,0.00,5.38,
68.097036742,S0-C6,Backend_Bound,56.43,% Slots,,,0.00,5.38,
68.097036742,S0-C6,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
68.097036742,S0-C6,Frontend_Bound.Frontend_Latency,29.99,% Slots,,rs_events.empty_end,0.00,5.38,
68.097036742,S0-C6,Backend_Bound.Core_Bound,95.82,% Slots,,,0.00,5.11,
68.097036742,S0-C6,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.38,
68.097036742,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.37,
68.097036742,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
68.097036742,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.09,% Clocks,,idq.ms_switches,0.00,5.37,
68.097036742,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.96,% Clocks,,,0.00,5.38,<==
68.097036742,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
68.097036742,S0-C7,Frontend_Bound,23.53,% Slots,,,0.00,5.37,
68.097036742,S0-C7,Bad_Speculation,30.89,% Slots,,,0.00,5.37,
68.097036742,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.37,
68.097036742,S0-C7,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
68.097036742,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
68.097036742,S1-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.37,
68.097036742,S1-C0,Bad_Speculation,30.77,% Slots,,,0.00,5.37,
68.097036742,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.37,
68.097036742,S1-C0,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
68.097036742,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,5.38,
68.097036742,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C1,Frontend_Bound,23.30,% Slots,,,0.00,5.37,
68.097036742,S1-C1,Bad_Speculation,30.36,% Slots,,,0.00,5.37,
68.097036742,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.37,
68.097036742,S1-C1,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.29,% Core_Clocks,,,0.00,5.38,
68.097036742,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C2,Frontend_Bound,23.68,% Slots,,,0.00,5.37,
68.097036742,S1-C2,Bad_Speculation,31.78,% Slots,,,0.00,5.37,
68.097036742,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.37,
68.097036742,S1-C2,Bad_Speculation.Branch_Mispredicts,31.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,5.38,
68.097036742,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C3,Bad_Speculation,29.83,% Slots,,,0.00,5.37,
68.097036742,S1-C3,Bad_Speculation.Branch_Mispredicts,29.79,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S1-C3,Backend_Bound,12.70,% Slots,,,0.00,5.37,
68.097036742,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C4,Frontend_Bound,23.22,% Slots,,,0.00,5.37,
68.097036742,S1-C4,Bad_Speculation,30.00,% Slots,,,0.00,5.37,
68.097036742,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.37,
68.097036742,S1-C4,Bad_Speculation.Branch_Mispredicts,29.98,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.92,% Core_Clocks,,,0.00,5.38,
68.097036742,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C5,Frontend_Bound,23.58,% Slots,,,0.00,5.37,
68.097036742,S1-C5,Bad_Speculation,30.99,% Slots,,,0.00,5.37,
68.097036742,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.37,
68.097036742,S1-C5,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
68.097036742,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.31,% Core_Clocks,,,0.00,5.38,
68.097036742,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C6,Frontend_Bound,30.49,% Slots,,,0.00,5.37,
68.097036742,S1-C6,Backend_Bound,44.71,% Slots,,,0.00,5.37,
68.097036742,S1-C6,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
68.097036742,S1-C6,Frontend_Bound.Frontend_Latency,60.01,% Slots,,rs_events.empty_end,0.00,5.37,
68.097036742,S1-C6,Retiring.Microcode_Sequencer,16.40,% Slots,,idq.ms_uops,0.00,5.38,
68.097036742,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.38,
68.097036742,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
68.097036742,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.29,% Clocks,,idq.ms_switches,0.00,5.38,
68.097036742,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,<==
68.097036742,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C7,Frontend_Bound,34.52,% Slots,,,0.00,5.38,
68.097036742,S1-C7,Backend_Bound,37.56,% Slots,,,0.00,5.38,
68.097036742,S1-C7,Retiring,21.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
68.097036742,S1-C7,Frontend_Bound.Frontend_Latency,30.21,% Slots,,rs_events.empty_end,0.00,5.38,
68.097036742,S1-C7,Backend_Bound.Memory_Bound,22.64,% Slots,,,0.00,5.11,
68.097036742,S1-C7,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.11,
68.097036742,S1-C7,Retiring.Microcode_Sequencer,17.38,% Slots,,idq.ms_uops,0.00,5.38,
68.097036742,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
68.097036742,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.87,% Clocks,,idq.ms_switches,0.00,5.38,
68.097036742,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
68.097036742,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.54,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.11,<==
68.097036742,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.99,% Clocks,,,0.00,5.38,
68.097036742,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
68.097036742,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
68.097036742,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
68.097036742,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
68.097036742,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
68.097036742,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
68.097036742,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
69.562646935,S0-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.18,
69.562646935,S0-C0,Bad_Speculation,31.00,% Slots,,,0.00,5.18,
69.562646935,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.18,
69.562646935,S0-C0,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C1,Frontend_Bound,23.22,% Slots,,,0.00,5.18,
69.562646935,S0-C1,Bad_Speculation,30.48,% Slots,,,0.00,5.18,
69.562646935,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.18,
69.562646935,S0-C1,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.42,% Core_Clocks,,,0.00,5.19,
69.562646935,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C2,Frontend_Bound,24.05,% Slots,,,0.00,5.18,
69.562646935,S0-C2,Bad_Speculation,31.14,% Slots,,,0.00,5.18,
69.562646935,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.18,
69.562646935,S0-C2,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.42,% Core_Clocks,,,0.00,5.19,
69.562646935,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C3,Frontend_Bound,38.86,% Slots,,,0.00,5.18,
69.562646935,S0-C3,Backend_Bound,26.30,% Slots,,,0.00,5.18,
69.562646935,S0-C3,Retiring,33.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
69.562646935,S0-C3,Frontend_Bound.Frontend_Bandwidth,56.47,% Slots,,,0.00,5.18,
69.562646935,S0-C3,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.18,
69.562646935,S0-C3,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.18,
69.562646935,S0-C3,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.18,
69.562646935,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.19,
69.562646935,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.40,% Core_Clocks,,,0.00,5.18,<==
69.562646935,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
69.562646935,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
69.562646935,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.80,% Clocks,,,0.00,5.19,
69.562646935,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C4,Frontend_Bound,31.44,% Slots,,,0.00,5.18,
69.562646935,S0-C4,Backend_Bound,45.94,% Slots,,,0.00,5.18,
69.562646935,S0-C4,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
69.562646935,S0-C4,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.18,
69.562646935,S0-C4,Backend_Bound.Core_Bound,28.26,% Slots,,,0.00,5.18,<==
69.562646935,S0-C4,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.19,
69.562646935,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.18,
69.562646935,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
69.562646935,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
69.562646935,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C5,Bad_Speculation,28.41,% Slots,,,0.00,5.18,
69.562646935,S0-C5,Bad_Speculation.Branch_Mispredicts,28.36,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S0-C5,Backend_Bound,13.61,% Slots,,,0.00,5.18,
69.562646935,S0-C5,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.18,
69.562646935,S0-C5-T0,Backend_Bound.Core_Bound.Divider,32.74,% Clocks,,arith.fpu_div_active,0.00,5.19,
69.562646935,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C6,Frontend_Bound,33.83,% Slots,,,0.00,5.18,<==
69.562646935,S0-C6,Backend_Bound,12.62,% Slots,,,0.00,5.18,
69.562646935,S0-C6,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.18,
69.562646935,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.83,% Slots,,,0.00,5.18,
69.562646935,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.19,
69.562646935,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
69.562646935,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.52,% Core_Clocks,,,0.00,5.19,
69.562646935,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C7,Frontend_Bound,23.72,% Slots,,,0.00,5.18,
69.562646935,S0-C7,Bad_Speculation,30.95,% Slots,,,0.00,5.18,
69.562646935,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.18,
69.562646935,S0-C7,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C0,Frontend_Bound,23.05,% Slots,,,0.00,5.18,
69.562646935,S1-C0,Bad_Speculation,30.54,% Slots,,,0.00,5.18,
69.562646935,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.18,
69.562646935,S1-C0,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.95,% Core_Clocks,,,0.00,5.18,
69.562646935,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C1,Frontend_Bound,23.69,% Slots,,,0.00,5.18,
69.562646935,S1-C1,Bad_Speculation,30.97,% Slots,,,0.00,5.18,
69.562646935,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.18,
69.562646935,S1-C1,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.27,% Core_Clocks,,,0.00,5.18,
69.562646935,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C2,Frontend_Bound,23.34,% Slots,,,0.00,5.18,
69.562646935,S1-C2,Bad_Speculation,30.75,% Slots,,,0.00,5.18,
69.562646935,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.18,
69.562646935,S1-C2,Bad_Speculation.Branch_Mispredicts,30.73,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.88,% Core_Clocks,,,0.00,5.18,
69.562646935,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C3,Frontend_Bound,38.97,% Slots,,,0.00,5.17,<==
69.562646935,S1-C3,Backend_Bound,33.34,% Slots,,,0.00,5.17,
69.562646935,S1-C3,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
69.562646935,S1-C3,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.17,
69.562646935,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.14,% Slots,,,0.00,5.17,
69.562646935,S1-C3,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.17,
69.562646935,S1-C3,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.17,
69.562646935,S1-C3,Retiring.Microcode_Sequencer,15.92,% Slots,,idq.ms_uops,0.00,5.19,
69.562646935,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.18,
69.562646935,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
69.562646935,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.18,
69.562646935,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.59,% Core_Clocks,,,0.00,5.19,
69.562646935,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
69.562646935,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.48,% Clocks,,,0.00,5.19,
69.562646935,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
69.562646935,S1-C4,Frontend_Bound,23.46,% Slots,,,0.00,5.17,
69.562646935,S1-C4,Bad_Speculation,30.71,% Slots,,,0.00,5.17,
69.562646935,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.17,
69.562646935,S1-C4,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
69.562646935,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.12,% Core_Clocks,,,0.00,5.18,
69.562646935,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C5,Frontend_Bound,23.55,% Slots,,,0.00,5.18,
69.562646935,S1-C5,Bad_Speculation,30.86,% Slots,,,0.00,5.18,
69.562646935,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.18,
69.562646935,S1-C5,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
69.562646935,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.18,
69.562646935,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C6,Frontend_Bound,47.30,% Slots,,,0.00,5.18,
69.562646935,S1-C6,Bad_Speculation,10.46,% Slots,,,0.00,5.18,
69.562646935,S1-C6,Retiring,19.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
69.562646935,S1-C6,Frontend_Bound.Frontend_Latency,21.78,% Slots,,rs_events.empty_end,0.00,5.18,
69.562646935,S1-C6,Frontend_Bound.Frontend_Bandwidth,38.82,% Slots,,,0.00,5.18,
69.562646935,S1-C6,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.18,
69.562646935,S1-C6,Retiring.Microcode_Sequencer,15.64,% Slots,,idq.ms_uops,0.00,5.19,
69.562646935,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.18,
69.562646935,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
69.562646935,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.18,
69.562646935,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.38,% Core_Clocks,,,0.00,5.19,<==
69.562646935,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C7,Frontend_Bound,33.95,% Slots,,,0.00,5.18,
69.562646935,S1-C7,Backend_Bound,38.96,% Slots,,,0.00,5.18,
69.562646935,S1-C7,Retiring,21.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
69.562646935,S1-C7,Frontend_Bound.Frontend_Latency,43.07,% Slots,,rs_events.empty_end,0.00,5.18,
69.562646935,S1-C7,Backend_Bound.Memory_Bound,27.37,% Slots,,,0.00,5.18,
69.562646935,S1-C7,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.18,
69.562646935,S1-C7,Retiring.Microcode_Sequencer,17.40,% Slots,,idq.ms_uops,0.00,5.18,
69.562646935,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
69.562646935,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.13,% Clocks,,idq.ms_switches,0.00,5.18,
69.562646935,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
69.562646935,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.19,
69.562646935,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
69.562646935,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
69.562646935,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C0,Frontend_Bound,23.00,% Slots,,,0.00,5.19,
71.028243082,S0-C0,Bad_Speculation,30.41,% Slots,,,0.00,5.19,
71.028243082,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.97,% Slots,,,0.00,5.19,
71.028243082,S0-C0,Bad_Speculation.Branch_Mispredicts,30.39,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C1,Frontend_Bound,23.14,% Slots,,,0.00,5.19,
71.028243082,S0-C1,Bad_Speculation,30.42,% Slots,,,0.00,5.19,
71.028243082,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.19,
71.028243082,S0-C1,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,5.19,
71.028243082,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S0-C2,Frontend_Bound,23.81,% Slots,,,0.00,5.19,
71.028243082,S0-C2,Bad_Speculation,30.83,% Slots,,,0.00,5.19,
71.028243082,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.19,
71.028243082,S0-C2,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.35,% Core_Clocks,,,0.00,5.19,
71.028243082,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S0-C3,Frontend_Bound,40.28,% Slots,,,0.00,5.18,
71.028243082,S0-C3,Backend_Bound,34.55,% Slots,,,0.00,5.18,
71.028243082,S0-C3,Retiring,22.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
71.028243082,S0-C3,Frontend_Bound.Frontend_Latency,32.81,% Slots,,rs_events.empty_end,0.00,5.18,<==
71.028243082,S0-C3,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.18,
71.028243082,S0-C3,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.18,
71.028243082,S0-C3,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.18,
71.028243082,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
71.028243082,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.19,
71.028243082,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
71.028243082,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C4,Bad_Speculation,30.35,% Slots,,,0.00,5.19,
71.028243082,S0-C4,Bad_Speculation.Branch_Mispredicts,30.29,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S0-C4,Backend_Bound,13.57,% Slots,,,0.00,5.19,
71.028243082,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C5,Frontend_Bound,20.68,% Slots,,,0.00,5.19,
71.028243082,S0-C5,Bad_Speculation,30.39,% Slots,,,0.00,5.19,
71.028243082,S0-C5,Backend_Bound,12.22,% Slots,,,0.00,5.19,
71.028243082,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.19,
71.028243082,S0-C5,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.02,% Core_Clocks,,,0.00,5.19,
71.028243082,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C6,Frontend_Bound,36.79,% Slots,,,0.00,5.19,<==
71.028243082,S0-C6,Bad_Speculation,10.63,% Slots,,,0.00,5.19,
71.028243082,S0-C6,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.19,
71.028243082,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.97,% Slots,,,0.00,5.19,
71.028243082,S0-C6,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.19,
71.028243082,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.19,
71.028243082,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
71.028243082,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.77,% Core_Clocks,,,0.00,5.46,
71.028243082,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C7,Frontend_Bound,23.82,% Slots,,,0.00,5.19,
71.028243082,S0-C7,Bad_Speculation,31.32,% Slots,,,0.00,5.19,
71.028243082,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.19,
71.028243082,S0-C7,Bad_Speculation.Branch_Mispredicts,31.30,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C0,Frontend_Bound,23.69,% Slots,,,0.00,5.19,
71.028243082,S1-C0,Bad_Speculation,31.28,% Slots,,,0.00,5.19,
71.028243082,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.19,
71.028243082,S1-C0,Bad_Speculation.Branch_Mispredicts,31.27,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.71,% Core_Clocks,,,0.00,5.19,
71.028243082,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S1-C1,Frontend_Bound,23.54,% Slots,,,0.00,5.19,
71.028243082,S1-C1,Bad_Speculation,30.76,% Slots,,,0.00,5.19,
71.028243082,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.19,
71.028243082,S1-C1,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,5.19,
71.028243082,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S1-C2,Frontend_Bound,22.96,% Slots,,,0.00,5.19,
71.028243082,S1-C2,Bad_Speculation,30.46,% Slots,,,0.00,5.19,
71.028243082,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.19,
71.028243082,S1-C2,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,5.19,
71.028243082,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S1-C3,Bad_Speculation,27.33,% Slots,,,0.00,5.19,
71.028243082,S1-C3,Bad_Speculation.Branch_Mispredicts,27.27,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S1-C3,Backend_Bound,22.65,% Slots,,,0.00,5.19,
71.028243082,S1-C3,Backend_Bound.Memory_Bound,18.46,% Slots,,,0.00,5.19,
71.028243082,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C4,Frontend_Bound,23.37,% Slots,,,0.00,5.19,
71.028243082,S1-C4,Bad_Speculation,30.25,% Slots,,,0.00,5.19,
71.028243082,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.19,
71.028243082,S1-C4,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.19,
71.028243082,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S1-C5,Frontend_Bound,23.53,% Slots,,,0.00,5.19,
71.028243082,S1-C5,Bad_Speculation,30.45,% Slots,,,0.00,5.19,
71.028243082,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.19,
71.028243082,S1-C5,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
71.028243082,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.29,% Core_Clocks,,,0.00,5.19,
71.028243082,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
71.028243082,S1-C6,Frontend_Bound,37.64,% Slots,,,0.00,5.19,
71.028243082,S1-C6,Backend_Bound,34.53,% Slots,,,0.00,5.19,
71.028243082,S1-C6,Retiring,26.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
71.028243082,S1-C6,Frontend_Bound.Frontend_Latency,28.82,% Slots,,rs_events.empty_end,0.00,5.19,<==
71.028243082,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.15,% Slots,,,0.00,5.19,
71.028243082,S1-C6,Backend_Bound.Memory_Bound,20.97,% Slots,,,0.00,5.19,
71.028243082,S1-C6,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.19,
71.028243082,S1-C6,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.19,
71.028243082,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.18,
71.028243082,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
71.028243082,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.18,
71.028243082,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.71,% Core_Clocks,,,0.00,5.46,
71.028243082,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
71.028243082,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.40,% Clocks,,,0.00,5.18,
71.028243082,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C7,Frontend_Bound,31.62,% Slots,,,0.00,5.19,
71.028243082,S1-C7,Backend_Bound,40.93,% Slots,,,0.00,5.19,
71.028243082,S1-C7,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
71.028243082,S1-C7,Frontend_Bound.Frontend_Latency,35.69,% Slots,,rs_events.empty_end,0.00,5.19,
71.028243082,S1-C7,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.19,
71.028243082,S1-C7,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.19,
71.028243082,S1-C7,Retiring.Microcode_Sequencer,17.53,% Slots,,idq.ms_uops,0.00,5.19,
71.028243082,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
71.028243082,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.94,% Clocks,,idq.ms_switches,0.00,5.19,
71.028243082,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
71.028243082,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.38,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.19,<==
71.028243082,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.04,% Clocks,,,0.00,5.18,
71.028243082,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
71.028243082,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
71.028243082,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
71.028243082,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
72.503484531,S0-C0,Frontend_Bound,23.17,% Slots,,,0.00,5.42,
72.503484531,S0-C0,Bad_Speculation,31.16,% Slots,,,0.00,5.42,
72.503484531,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.15,
72.503484531,S0-C0,Bad_Speculation.Branch_Mispredicts,31.14,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
72.503484531,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C1,Frontend_Bound,23.70,% Slots,,,0.00,5.42,
72.503484531,S0-C1,Bad_Speculation,31.00,% Slots,,,0.00,5.42,
72.503484531,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.15,
72.503484531,S0-C1,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
72.503484531,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.56,% Core_Clocks,,,0.00,5.42,
72.503484531,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.42,
72.503484531,S0-C2,Bad_Speculation,30.70,% Slots,,,0.00,5.42,
72.503484531,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.15,
72.503484531,S0-C2,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
72.503484531,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.19,% Core_Clocks,,,0.00,5.42,
72.503484531,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C3,Frontend_Bound,36.55,% Slots,,,0.00,5.42,
72.503484531,S0-C3,Backend_Bound,39.86,% Slots,,,0.00,5.42,
72.503484531,S0-C3,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
72.503484531,S0-C3,Frontend_Bound.Frontend_Latency,61.19,% Slots,,rs_events.empty_end,0.00,5.15,
72.503484531,S0-C3,Backend_Bound.Core_Bound,81.28,% Slots,,,0.00,5.15,<==
72.503484531,S0-C3,Retiring.Microcode_Sequencer,10.03,% Slots,,idq.ms_uops,0.00,5.15,
72.503484531,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.4,
72.503484531,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
72.503484531,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.06,% Clocks,,idq.ms_switches,0.00,5.39,
72.503484531,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C4,Frontend_Bound,20.74,% Slots,,,0.00,5.42,
72.503484531,S0-C4,Bad_Speculation,28.44,% Slots,,,0.00,5.42,
72.503484531,S0-C4,Backend_Bound,15.09,% Slots,,,0.00,5.42,
72.503484531,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.14,
72.503484531,S0-C4,Bad_Speculation.Branch_Mispredicts,28.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S0-C4,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.14,
72.503484531,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.00,% Core_Clocks,,,0.00,5.42,
72.503484531,S0-C4-T0,Backend_Bound.Core_Bound.Divider,28.58,% Clocks,,arith.fpu_div_active,0.00,5.15,
72.503484531,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C5,Frontend_Bound,23.86,% Slots,,,0.00,5.14,
72.503484531,S0-C5,Bad_Speculation,30.36,% Slots,,,0.00,5.14,
72.503484531,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.14,
72.503484531,S0-C5,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.18,% Core_Clocks,,,0.00,5.42,
72.503484531,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C6,Frontend_Bound,24.28,% Slots,,,0.00,5.15,
72.503484531,S0-C6,Bad_Speculation,22.86,% Slots,,,0.00,5.15,
72.503484531,S0-C6,Backend_Bound,13.57,% Slots,,,0.00,5.15,
72.503484531,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.15,
72.503484531,S0-C6,Bad_Speculation.Branch_Mispredicts,22.75,% Slots,,br_misp_retired.all_branches,0.00,5.15,
72.503484531,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.35,% Core_Clocks,,,0.00,5.15,
72.503484531,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.72,% Core_Clocks,,,0.00,5.42,<==
72.503484531,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C7,Frontend_Bound,23.13,% Slots,,,0.00,5.15,
72.503484531,S0-C7,Bad_Speculation,29.85,% Slots,,,0.00,5.15,
72.503484531,S0-C7,Backend_Bound,12.26,% Slots,,,0.00,5.15,
72.503484531,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.15,
72.503484531,S0-C7,Bad_Speculation.Branch_Mispredicts,29.82,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
72.503484531,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.14,
72.503484531,S1-C0,Bad_Speculation,31.14,% Slots,,,0.00,5.14,
72.503484531,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.14,
72.503484531,S1-C0,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.98,% Core_Clocks,,,0.00,5.42,
72.503484531,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C1,Frontend_Bound,23.04,% Slots,,,0.00,5.14,
72.503484531,S1-C1,Bad_Speculation,29.99,% Slots,,,0.00,5.14,
72.503484531,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.14,
72.503484531,S1-C1,Bad_Speculation.Branch_Mispredicts,29.97,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.24,% Core_Clocks,,,0.00,5.42,
72.503484531,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C2,Frontend_Bound,23.11,% Slots,,,0.00,5.14,
72.503484531,S1-C2,Bad_Speculation,30.46,% Slots,,,0.00,5.14,
72.503484531,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.14,
72.503484531,S1-C2,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,5.42,
72.503484531,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C3,Frontend_Bound,21.27,% Slots,,,0.00,5.14,
72.503484531,S1-C3,Bad_Speculation,30.47,% Slots,,,0.00,5.14,
72.503484531,S1-C3,Backend_Bound,13.94,% Slots,,,0.00,5.14,
72.503484531,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.14,
72.503484531,S1-C3,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.60,% Core_Clocks,,,0.00,5.42,
72.503484531,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C4,Frontend_Bound,23.49,% Slots,,,0.00,5.14,
72.503484531,S1-C4,Bad_Speculation,30.72,% Slots,,,0.00,5.14,
72.503484531,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.14,
72.503484531,S1-C4,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.53,% Core_Clocks,,,0.00,5.42,
72.503484531,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C5,Frontend_Bound,23.43,% Slots,,,0.00,5.14,
72.503484531,S1-C5,Bad_Speculation,30.25,% Slots,,,0.00,5.14,
72.503484531,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.14,
72.503484531,S1-C5,Bad_Speculation.Branch_Mispredicts,30.23,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
72.503484531,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,5.42,
72.503484531,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C6,Frontend_Bound,45.51,% Slots,,,0.00,5.14,
72.503484531,S1-C6,Backend_Bound,27.53,% Slots,,,0.00,5.14,
72.503484531,S1-C6,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
72.503484531,S1-C6,Frontend_Bound.Frontend_Latency,36.50,% Slots,,rs_events.empty_end,0.00,5.14,<==
72.503484531,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.80,% Slots,,,0.00,5.14,
72.503484531,S1-C6,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.14,
72.503484531,S1-C6,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.42,
72.503484531,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.39,
72.503484531,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
72.503484531,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.59,% Clocks,,idq.ms_switches,0.00,5.38,
72.503484531,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.43,% Core_Clocks,,,0.00,5.15,
72.503484531,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
72.503484531,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C7,Frontend_Bound,30.60,% Slots,,,0.00,5.14,
72.503484531,S1-C7,Backend_Bound,42.38,% Slots,,,0.00,5.14,
72.503484531,S1-C7,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
72.503484531,S1-C7,Frontend_Bound.Frontend_Latency,27.72,% Slots,,rs_events.empty_end,0.00,5.14,
72.503484531,S1-C7,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.14,
72.503484531,S1-C7,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.14,
72.503484531,S1-C7,Retiring.Microcode_Sequencer,16.16,% Slots,,idq.ms_uops,0.00,5.42,
72.503484531,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
72.503484531,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.66,% Clocks,,idq.ms_switches,0.00,5.39,
72.503484531,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
72.503484531,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.54,% Clocks,,,0.00,5.42,
72.503484531,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
72.503484531,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
72.503484531,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
72.503484531,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
73.879147764,S0-C0,Frontend_Bound,23.13,% Slots,,,0.00,5.23,
73.879147764,S0-C0,Bad_Speculation,31.23,% Slots,,,0.00,5.23,
73.879147764,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.23,
73.879147764,S0-C0,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C1,Frontend_Bound,23.54,% Slots,,,0.00,5.24,
73.879147764,S0-C1,Bad_Speculation,31.04,% Slots,,,0.00,5.24,
73.879147764,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.23,
73.879147764,S0-C1,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.23,
73.879147764,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C2,Frontend_Bound,24.28,% Slots,,,0.00,5.24,
73.879147764,S0-C2,Bad_Speculation,31.35,% Slots,,,0.00,5.24,
73.879147764,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.23,
73.879147764,S0-C2,Bad_Speculation.Branch_Mispredicts,31.33,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.90,% Core_Clocks,,,0.00,5.23,
73.879147764,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C3,Frontend_Bound,31.78,% Slots,,,0.00,5.24,
73.879147764,S0-C3,Backend_Bound,46.28,% Slots,,,0.00,5.24,
73.879147764,S0-C3,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
73.879147764,S0-C3,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.23,
73.879147764,S0-C3,Backend_Bound.Memory_Bound,26.26,% Slots,,,0.00,5.23,
73.879147764,S0-C3,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.23,
73.879147764,S0-C3,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.24,
73.879147764,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.24,
73.879147764,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
73.879147764,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.24,
73.879147764,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
73.879147764,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
73.879147764,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.91,% Clocks,,,0.00,5.23,
73.879147764,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C4,Frontend_Bound,27.00,% Slots,,,0.00,5.23,
73.879147764,S0-C4,Bad_Speculation,23.82,% Slots,,,0.00,5.23,
73.879147764,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.23,
73.879147764,S0-C4,Bad_Speculation.Branch_Mispredicts,23.72,% Slots,,br_misp_retired.all_branches,0.00,5.23,
73.879147764,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.84,% Core_Clocks,,,0.00,5.24,
73.879147764,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.84,% Core_Clocks,,,0.00,5.23,<==
73.879147764,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C5,Frontend_Bound,24.07,% Slots,,,0.00,5.24,
73.879147764,S0-C5,Bad_Speculation,28.21,% Slots,,,0.00,5.24,
73.879147764,S0-C5,Backend_Bound,11.68,% Slots,,,0.00,5.24,
73.879147764,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.84,% Slots,,,0.00,5.23,
73.879147764,S0-C5,Bad_Speculation.Branch_Mispredicts,28.17,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.95,% Core_Clocks,,,0.00,5.24,
73.879147764,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
73.879147764,S0-C6,Frontend_Bound,20.02,% Slots,,,0.00,5.23,
73.879147764,S0-C6,Bad_Speculation,31.09,% Slots,,,0.00,5.23,
73.879147764,S0-C6,Backend_Bound,13.17,% Slots,,,0.00,5.23,
73.879147764,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.23,
73.879147764,S0-C6,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.77,% Core_Clocks,,,0.00,5.23,
73.879147764,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C7,Frontend_Bound,32.37,% Slots,,,0.00,5.23,
73.879147764,S0-C7,Backend_Bound,34.64,% Slots,,,0.00,5.23,
73.879147764,S0-C7,Retiring,23.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
73.879147764,S0-C7,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.23,
73.879147764,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.23,
73.879147764,S0-C7,Backend_Bound.Core_Bound,76.58,% Slots,,,0.00,5.23,
73.879147764,S0-C7,Retiring.Microcode_Sequencer,9.90,% Slots,,idq.ms_uops,0.00,5.23,
73.879147764,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.24,
73.879147764,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
73.879147764,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,26.50,% Clocks,,idq.ms_switches,0.00,5.24,
73.879147764,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.22,% Core_Clocks,,,0.00,5.23,
73.879147764,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.18,% Clocks,,,0.00,5.23,<==
73.879147764,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C0,Frontend_Bound,22.57,% Slots,,,0.00,5.23,
73.879147764,S1-C0,Bad_Speculation,30.13,% Slots,,,0.00,5.23,
73.879147764,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.23,
73.879147764,S1-C0,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,5.23,
73.879147764,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C1,Frontend_Bound,23.23,% Slots,,,0.00,5.23,
73.879147764,S1-C1,Bad_Speculation,30.01,% Slots,,,0.00,5.23,
73.879147764,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.23,
73.879147764,S1-C1,Bad_Speculation.Branch_Mispredicts,29.99,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.60,% Core_Clocks,,,0.00,5.23,
73.879147764,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C2,Frontend_Bound,22.90,% Slots,,,0.00,5.23,
73.879147764,S1-C2,Bad_Speculation,29.93,% Slots,,,0.00,5.23,
73.879147764,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.23,
73.879147764,S1-C2,Bad_Speculation.Branch_Mispredicts,29.91,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.89,% Core_Clocks,,,0.00,5.23,
73.879147764,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C3,Frontend_Bound,24.08,% Slots,,,0.00,5.24,
73.879147764,S1-C3,Bad_Speculation,29.96,% Slots,,,0.00,5.24,
73.879147764,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.23,
73.879147764,S1-C3,Bad_Speculation.Branch_Mispredicts,29.94,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.37,% Core_Clocks,,,0.00,5.24,
73.879147764,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C4,Frontend_Bound,23.83,% Slots,,,0.00,5.23,
73.879147764,S1-C4,Bad_Speculation,31.42,% Slots,,,0.00,5.23,
73.879147764,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.23,
73.879147764,S1-C4,Bad_Speculation.Branch_Mispredicts,31.40,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.83,% Core_Clocks,,,0.00,5.23,
73.879147764,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C5,Frontend_Bound,23.63,% Slots,,,0.00,5.23,
73.879147764,S1-C5,Bad_Speculation,30.68,% Slots,,,0.00,5.23,
73.879147764,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.23,
73.879147764,S1-C5,Bad_Speculation.Branch_Mispredicts,30.66,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
73.879147764,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,5.23,
73.879147764,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C6,Frontend_Bound,20.29,% Slots,,,0.00,5.23,
73.879147764,S1-C6,Backend_Bound,62.52,% Slots,,,0.00,5.23,
73.879147764,S1-C6,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
73.879147764,S1-C6,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.23,
73.879147764,S1-C6,Backend_Bound.Memory_Bound,33.82,% Slots,,,0.00,5.23,
73.879147764,S1-C6,Backend_Bound.Core_Bound,28.70,% Slots,,,0.00,5.23,
73.879147764,S1-C6,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.23,
73.879147764,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.24,
73.879147764,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
73.879147764,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.35,% Clocks,,idq.ms_switches,0.00,5.24,
73.879147764,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
73.879147764,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C7,Frontend_Bound,25.25,% Slots,,,0.00,5.23,
73.879147764,S1-C7,Backend_Bound,52.76,% Slots,,,0.00,5.23,
73.879147764,S1-C7,Retiring,21.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
73.879147764,S1-C7,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.23,
73.879147764,S1-C7,Backend_Bound.Memory_Bound,29.23,% Slots,,,0.00,5.23,
73.879147764,S1-C7,Backend_Bound.Core_Bound,23.53,% Slots,,,0.00,5.23,
73.879147764,S1-C7,Retiring.Microcode_Sequencer,17.65,% Slots,,idq.ms_uops,0.00,5.23,
73.879147764,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
73.879147764,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.10,% Clocks,,idq.ms_switches,0.00,5.24,
73.879147764,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
73.879147764,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.11,% Clocks,,,0.00,5.23,
73.879147764,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
73.879147764,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
73.879147764,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
75.308562742,S0-C0,Frontend_Bound,22.84,% Slots,,,0.00,5.31,
75.308562742,S0-C0,Bad_Speculation,30.03,% Slots,,,0.00,5.31,
75.308562742,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.31,
75.308562742,S0-C0,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
75.308562742,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
75.308562742,S0-C1,Frontend_Bound,23.59,% Slots,,,0.00,5.31,
75.308562742,S0-C1,Bad_Speculation,30.85,% Slots,,,0.00,5.31,
75.308562742,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.31,
75.308562742,S0-C1,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.36,% Core_Clocks,,,0.00,5.32,
75.308562742,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
75.308562742,S0-C2,Frontend_Bound,23.98,% Slots,,,0.00,5.32,
75.308562742,S0-C2,Bad_Speculation,30.29,% Slots,,,0.00,5.32,
75.308562742,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.31,
75.308562742,S0-C2,Bad_Speculation.Branch_Mispredicts,30.26,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.32,
75.308562742,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
75.308562742,S0-C3,Frontend_Bound,23.60,% Slots,,,0.00,5.31,
75.308562742,S0-C3,Bad_Speculation,30.41,% Slots,,,0.00,5.31,
75.308562742,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.31,
75.308562742,S0-C3,Bad_Speculation.Branch_Mispredicts,30.39,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.27,% Core_Clocks,,,0.00,5.31,
75.308562742,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C4,Frontend_Bound,23.71,% Slots,,,0.00,5.31,
75.308562742,S0-C4,Bad_Speculation,30.68,% Slots,,,0.00,5.31,
75.308562742,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.31,
75.308562742,S0-C4,Bad_Speculation.Branch_Mispredicts,30.66,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.32,
75.308562742,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
75.308562742,S0-C5,Frontend_Bound,33.04,% Slots,,,0.00,5.32,
75.308562742,S0-C5,Backend_Bound,17.55,% Slots,,,0.00,5.32,
75.308562742,S0-C5,Retiring,40.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
75.308562742,S0-C5,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.31,
75.308562742,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.31,
75.308562742,S0-C5,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.31,
75.308562742,S0-C5,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.08,<==
75.308562742,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.03,
75.308562742,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
75.308562742,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.03,
75.308562742,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
75.308562742,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
75.308562742,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C6,Bad_Speculation,30.80,% Slots,,,0.00,5.31,
75.308562742,S0-C6,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S0-C6,Backend_Bound,13.17,% Slots,,,0.00,5.31,
75.308562742,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C7,Frontend_Bound,24.33,% Slots,,,0.00,5.31,
75.308562742,S0-C7,Backend_Bound,59.11,% Slots,,,0.00,5.31,
75.308562742,S0-C7,Retiring,23.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
75.308562742,S0-C7,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.31,
75.308562742,S0-C7,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.06,
75.308562742,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.03,
75.308562742,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
75.308562742,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.61,% Clocks,,idq.ms_switches,0.00,5.03,
75.308562742,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
75.308562742,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C0,Frontend_Bound,22.81,% Slots,,,0.00,5.31,
75.308562742,S1-C0,Bad_Speculation,30.33,% Slots,,,0.00,5.31,
75.308562742,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.31,
75.308562742,S1-C0,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.78,% Core_Clocks,,,0.00,5.32,
75.308562742,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C1,Frontend_Bound,23.71,% Slots,,,0.00,5.31,
75.308562742,S1-C1,Bad_Speculation,30.93,% Slots,,,0.00,5.31,
75.308562742,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.31,
75.308562742,S1-C1,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,5.32,
75.308562742,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
75.308562742,S1-C2,Frontend_Bound,23.33,% Slots,,,0.00,5.31,
75.308562742,S1-C2,Bad_Speculation,30.53,% Slots,,,0.00,5.31,
75.308562742,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.31,
75.308562742,S1-C2,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.02,% Core_Clocks,,,0.00,5.32,
75.308562742,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C3,Frontend_Bound,25.25,% Slots,,,0.00,5.31,
75.308562742,S1-C3,Bad_Speculation,31.54,% Slots,,,0.00,5.31,
75.308562742,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.31,
75.308562742,S1-C3,Bad_Speculation.Branch_Mispredicts,31.51,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.08,% Core_Clocks,,,0.00,5.32,
75.308562742,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C4,Frontend_Bound,23.61,% Slots,,,0.00,5.31,
75.308562742,S1-C4,Bad_Speculation,30.76,% Slots,,,0.00,5.31,
75.308562742,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.31,
75.308562742,S1-C4,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.09,% Core_Clocks,,,0.00,5.32,
75.308562742,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C5,Frontend_Bound,23.24,% Slots,,,0.00,5.31,
75.308562742,S1-C5,Bad_Speculation,30.29,% Slots,,,0.00,5.31,
75.308562742,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.31,
75.308562742,S1-C5,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
75.308562742,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.69,% Core_Clocks,,,0.00,5.32,
75.308562742,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C6,Frontend_Bound,38.10,% Slots,,,0.00,5.31,
75.308562742,S1-C6,Backend_Bound,36.61,% Slots,,,0.00,5.31,
75.308562742,S1-C6,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
75.308562742,S1-C6,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,0.00,5.31,<==
75.308562742,S1-C6,Backend_Bound.Memory_Bound,19.64,% Slots,,,0.00,5.31,
75.308562742,S1-C6,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.31,
75.308562742,S1-C6,Retiring.Microcode_Sequencer,15.56,% Slots,,idq.ms_uops,0.00,5.06,
75.308562742,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.04,
75.308562742,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
75.308562742,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.04,
75.308562742,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
75.308562742,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C7,Frontend_Bound,31.69,% Slots,,,0.00,5.31,
75.308562742,S1-C7,Backend_Bound,41.21,% Slots,,,0.00,5.31,
75.308562742,S1-C7,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
75.308562742,S1-C7,Frontend_Bound.Frontend_Latency,35.98,% Slots,,rs_events.empty_end,0.00,5.31,
75.308562742,S1-C7,Backend_Bound.Memory_Bound,25.28,% Slots,,,0.00,5.31,
75.308562742,S1-C7,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.31,
75.308562742,S1-C7,Retiring.Microcode_Sequencer,14.77,% Slots,,idq.ms_uops,0.00,5.07,
75.308562742,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.04,
75.308562742,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
75.308562742,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.24,% Clocks,,idq.ms_switches,0.00,5.04,
75.308562742,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
75.308562742,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
75.308562742,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
75.308562742,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
75.308562742,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
76.79742617,S0-C0,Frontend_Bound,22.91,% Slots,,,0.00,5.1,
76.79742617,S0-C0,Bad_Speculation,31.08,% Slots,,,0.00,5.1,
76.79742617,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.1,
76.79742617,S0-C0,Bad_Speculation.Branch_Mispredicts,31.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.92,% Core_Clocks,,,0.00,5.1,
76.79742617,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C1,Frontend_Bound,22.74,% Slots,,,0.00,5.1,
76.79742617,S0-C1,Bad_Speculation,30.30,% Slots,,,0.00,5.1,
76.79742617,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.1,
76.79742617,S0-C1,Bad_Speculation.Branch_Mispredicts,30.27,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.11,
76.79742617,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C2,Frontend_Bound,21.79,% Slots,,,0.00,5.11,
76.79742617,S0-C2,Bad_Speculation,31.04,% Slots,,,0.00,5.1,
76.79742617,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,5.1,
76.79742617,S0-C2,Bad_Speculation.Branch_Mispredicts,31.01,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.08,% Core_Clocks,,,0.00,5.1,
76.79742617,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C3,Frontend_Bound,22.34,% Slots,,,0.00,5.1,
76.79742617,S0-C3,Bad_Speculation,30.04,% Slots,,,0.00,5.1,
76.79742617,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.1,
76.79742617,S0-C3,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.54,% Core_Clocks,,,0.00,5.1,
76.79742617,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C4,Frontend_Bound,23.41,% Slots,,,0.00,5.1,
76.79742617,S0-C4,Bad_Speculation,30.14,% Slots,,,0.00,5.1,
76.79742617,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.1,
76.79742617,S0-C4,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.49,% Core_Clocks,,,0.00,5.1,
76.79742617,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C5,Frontend_Bound,27.54,% Slots,,,0.00,5.1,
76.79742617,S0-C5,Bad_Speculation,23.94,% Slots,,,0.00,5.1,
76.79742617,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.1,
76.79742617,S0-C5,Bad_Speculation.Branch_Mispredicts,23.83,% Slots,,br_misp_retired.all_branches,0.00,5.1,
76.79742617,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.35,% Core_Clocks,,,0.00,5.1,<==
76.79742617,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C6,Frontend_Bound,23.00,% Slots,,,0.00,5.11,
76.79742617,S0-C6,Bad_Speculation,31.46,% Slots,,,0.00,5.11,
76.79742617,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.1,
76.79742617,S0-C6,Bad_Speculation.Branch_Mispredicts,31.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
76.79742617,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.29,% Core_Clocks,,,0.00,5.1,
76.79742617,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C7,Frontend_Bound,21.85,% Slots,,,0.00,5.1,
76.79742617,S0-C7,Bad_Speculation,31.68,% Slots,,,0.00,5.1,
76.79742617,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.1,
76.79742617,S0-C7,Bad_Speculation.Branch_Mispredicts,31.63,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.77,% Core_Clocks,,,0.00,5.1,
76.79742617,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C0,Frontend_Bound,23.48,% Slots,,,0.00,5.1,
76.79742617,S1-C0,Bad_Speculation,30.70,% Slots,,,0.00,5.1,
76.79742617,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.1,
76.79742617,S1-C0,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.21,% Core_Clocks,,,0.00,5.1,
76.79742617,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C1,Frontend_Bound,23.83,% Slots,,,0.00,5.1,
76.79742617,S1-C1,Bad_Speculation,30.79,% Slots,,,0.00,5.1,
76.79742617,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.1,
76.79742617,S1-C1,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.13,% Core_Clocks,,,0.00,5.1,
76.79742617,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C2,Frontend_Bound,22.83,% Slots,,,0.00,5.11,
76.79742617,S1-C2,Bad_Speculation,30.17,% Slots,,,0.00,5.11,
76.79742617,S1-C2,Backend_Bound,11.00,% Slots,,,0.00,5.11,
76.79742617,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.68,% Slots,,,0.00,5.11,
76.79742617,S1-C2,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
76.79742617,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.01,% Core_Clocks,,,0.00,5.11,
76.79742617,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C3,Frontend_Bound,25.66,% Slots,,,0.00,5.11,
76.79742617,S1-C3,Bad_Speculation,30.18,% Slots,,,0.00,5.1,
76.79742617,S1-C3,Backend_Bound,10.80,% Slots,,,0.00,5.1,
76.79742617,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.11,
76.79742617,S1-C3,Bad_Speculation.Branch_Mispredicts,30.14,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
76.79742617,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.62,% Core_Clocks,,,0.00,5.11,
76.79742617,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C4,Frontend_Bound,21.45,% Slots,,,0.00,5.11,
76.79742617,S1-C4,Bad_Speculation,25.84,% Slots,,,0.00,5.11,
76.79742617,S1-C4,Backend_Bound,17.19,% Slots,,,0.00,5.11,
76.79742617,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.31,% Slots,,,0.00,5.11,
76.79742617,S1-C4,Bad_Speculation.Branch_Mispredicts,25.82,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
76.79742617,S1-C4,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.1,
76.79742617,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.82,% Core_Clocks,,,0.00,5.11,
76.79742617,S1-C4-T0,Backend_Bound.Core_Bound.Divider,28.87,% Clocks,,arith.fpu_div_active,0.00,5.38,
76.79742617,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.31,% Clocks,,,0.00,5.1,
76.79742617,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C5,Frontend_Bound,22.59,% Slots,,,0.00,5.11,
76.79742617,S1-C5,Bad_Speculation,29.29,% Slots,,,0.00,5.11,
76.79742617,S1-C5,Backend_Bound,12.15,% Slots,,,0.00,5.11,
76.79742617,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.11,
76.79742617,S1-C5,Bad_Speculation.Branch_Mispredicts,29.27,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
76.79742617,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.44,% Core_Clocks,,,0.00,5.1,
76.79742617,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C6,Frontend_Bound,48.44,% Slots,,,0.00,5.1,
76.79742617,S1-C6,Backend_Bound,26.87,% Slots,,,0.00,5.1,
76.79742617,S1-C6,Retiring,14.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.79742617,S1-C6,Frontend_Bound.Frontend_Latency,36.12,% Slots,,rs_events.empty_end,0.00,5.11,<==
76.79742617,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.05,% Slots,,,0.00,5.1,
76.79742617,S1-C6,Backend_Bound.Memory_Bound,20.54,% Slots,,,0.00,5.1,
76.79742617,S1-C6,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.31,
76.79742617,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.37,
76.79742617,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
76.79742617,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.37,
76.79742617,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.22,% Core_Clocks,,,0.00,5.38,
76.79742617,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
76.79742617,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C7,Frontend_Bound,74.26,% Slots,,,0.00,5.11,
76.79742617,S1-C7,Retiring,12.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.79742617,S1-C7,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.1,
76.79742617,S1-C7,Frontend_Bound.Frontend_Bandwidth,87.67,% Slots,,,0.00,5.11,
76.79742617,S1-C7,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.31,
76.79742617,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
76.79742617,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.01,% Clocks,,idq.ms_switches,0.00,5.37,
76.79742617,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.30,% Core_Clocks,,,0.00,5.38,<==
76.79742617,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
76.79742617,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
81.84916121,S0-C0,Frontend_Bound,22.80,% Slots,,,0.00,5.31,
81.84916121,S0-C0,Bad_Speculation,30.23,% Slots,,,0.00,5.31,
81.84916121,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.27,
81.84916121,S0-C0,Bad_Speculation.Branch_Mispredicts,30.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.27,% Core_Clocks,,,0.00,5.31,
81.84916121,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C1,Frontend_Bound,31.14,% Slots,,,0.00,5.31,
81.84916121,S0-C1,Backend_Bound,22.62,% Slots,,,0.00,5.31,
81.84916121,S0-C1,Retiring,27.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
81.84916121,S0-C1,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.26,
81.84916121,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.27,
81.84916121,S0-C1,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.23,
81.84916121,S0-C1,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.23,
81.84916121,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.25,
81.84916121,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
81.84916121,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.24,
81.84916121,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.73,% Core_Clocks,,,0.00,5.23,
81.84916121,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C2,Frontend_Bound,28.15,% Slots,,,0.00,5.31,
81.84916121,S0-C2,Backend_Bound,31.19,% Slots,,,0.00,5.31,
81.84916121,S0-C2,Frontend_Bound.Frontend_Latency,16.93,% Slots,,rs_events.empty_end,0.00,5.26,
81.84916121,S0-C2,Backend_Bound.Memory_Bound,21.26,% Slots,,,0.00,5.23,<==
81.84916121,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.25,
81.84916121,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
81.84916121,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C3,Frontend_Bound,23.52,% Slots,,,0.00,5.31,
81.84916121,S0-C3,Bad_Speculation,30.62,% Slots,,,0.00,5.31,
81.84916121,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.27,
81.84916121,S0-C3,Bad_Speculation.Branch_Mispredicts,30.61,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.20,% Core_Clocks,,,0.00,5.31,
81.84916121,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C4,Frontend_Bound,23.59,% Slots,,,0.00,5.31,
81.84916121,S0-C4,Bad_Speculation,30.56,% Slots,,,0.00,5.31,
81.84916121,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.27,
81.84916121,S0-C4,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,5.31,
81.84916121,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C5,Frontend_Bound,23.34,% Slots,,,0.00,5.28,
81.84916121,S0-C5,Bad_Speculation,30.22,% Slots,,,0.00,5.28,
81.84916121,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.28,
81.84916121,S0-C5,Bad_Speculation.Branch_Mispredicts,30.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.71,% Core_Clocks,,,0.00,5.31,
81.84916121,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C6,Frontend_Bound,23.82,% Slots,,,0.00,5.28,
81.84916121,S0-C6,Bad_Speculation,25.91,% Slots,,,0.00,5.28,
81.84916121,S0-C6,Backend_Bound,16.79,% Slots,,,0.00,5.28,
81.84916121,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.32,% Slots,,,0.00,5.28,
81.84916121,S0-C6,Bad_Speculation.Branch_Mispredicts,25.78,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S0-C6,Backend_Bound.Memory_Bound,10.71,% Slots,,,0.00,5.23,
81.84916121,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
81.84916121,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
81.84916121,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C7,Bad_Speculation,29.51,% Slots,,,0.00,5.28,
81.84916121,S0-C7,Bad_Speculation.Branch_Mispredicts,29.47,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S0-C7,Backend_Bound,13.41,% Slots,,,0.00,5.28,
81.84916121,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C0,Frontend_Bound,23.25,% Slots,,,0.00,5.29,
81.84916121,S1-C0,Bad_Speculation,30.81,% Slots,,,0.00,5.28,
81.84916121,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.29,
81.84916121,S1-C0,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.98,% Core_Clocks,,,0.00,5.31,
81.84916121,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C1,Frontend_Bound,23.61,% Slots,,,0.00,5.29,
81.84916121,S1-C1,Bad_Speculation,31.02,% Slots,,,0.00,5.28,
81.84916121,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.27,
81.84916121,S1-C1,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,5.31,
81.84916121,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C2,Frontend_Bound,23.71,% Slots,,,0.00,5.28,
81.84916121,S1-C2,Bad_Speculation,30.94,% Slots,,,0.00,5.28,
81.84916121,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.27,
81.84916121,S1-C2,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.31,
81.84916121,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C3,Frontend_Bound,23.71,% Slots,,,0.00,5.29,
81.84916121,S1-C3,Bad_Speculation,30.84,% Slots,,,0.00,5.28,
81.84916121,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.27,
81.84916121,S1-C3,Bad_Speculation.Branch_Mispredicts,30.82,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,5.31,
81.84916121,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C4,Frontend_Bound,23.34,% Slots,,,0.00,5.29,
81.84916121,S1-C4,Bad_Speculation,30.29,% Slots,,,0.00,5.28,
81.84916121,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.27,
81.84916121,S1-C4,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.72,% Core_Clocks,,,0.00,5.31,
81.84916121,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C5,Frontend_Bound,23.35,% Slots,,,0.00,5.28,
81.84916121,S1-C5,Bad_Speculation,30.84,% Slots,,,0.00,5.28,
81.84916121,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.27,
81.84916121,S1-C5,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
81.84916121,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,5.31,
81.84916121,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C6,Frontend_Bound,34.98,% Slots,,,0.00,5.29,
81.84916121,S1-C6,Backend_Bound,38.67,% Slots,,,0.00,5.28,
81.84916121,S1-C6,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
81.84916121,S1-C6,Frontend_Bound.Frontend_Latency,34.01,% Slots,,rs_events.empty_end,0.00,5.29,
81.84916121,S1-C6,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.23,
81.84916121,S1-C6,Backend_Bound.Core_Bound,16.46,% Slots,,,0.00,5.23,
81.84916121,S1-C6,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.29,
81.84916121,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.25,
81.84916121,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
81.84916121,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.24,
81.84916121,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
81.84916121,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.57,% Clocks,,,0.00,5.3,
81.84916121,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C7,Frontend_Bound,35.96,% Slots,,,0.00,5.28,<==
81.84916121,S1-C7,Backend_Bound,15.59,% Slots,,,0.00,5.28,
81.84916121,S1-C7,Frontend_Bound.Frontend_Latency,20.31,% Slots,,rs_events.empty_end,0.00,5.28,
81.84916121,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.84,% Slots,,,0.00,5.27,
81.84916121,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.24,
81.84916121,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
81.84916121,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.05,% Core_Clocks,,,0.00,5.23,
81.84916121,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
81.84916121,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
81.84916121,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
81.84916121,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
83.337352912,S0-C0,Frontend_Bound,22.35,% Slots,,,0.00,5.11,
83.337352912,S0-C0,Bad_Speculation,30.04,% Slots,,,0.00,5.1,
83.337352912,S0-C0,Backend_Bound,11.16,% Slots,,,0.00,5.1,
83.337352912,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.11,
83.337352912,S0-C0,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.91,% Core_Clocks,,,0.00,5.11,
83.337352912,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C1,Frontend_Bound,35.07,% Slots,,,0.00,5.1,<==
83.337352912,S0-C1,Bad_Speculation,10.05,% Slots,,,0.00,5.1,
83.337352912,S0-C1,Backend_Bound,13.29,% Slots,,,0.00,5.1,
83.337352912,S0-C1,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.1,
83.337352912,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.1,
83.337352912,S0-C1,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.1,
83.337352912,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.29,
83.337352912,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
83.337352912,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.17,% Core_Clocks,,,0.00,5.38,
83.337352912,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C2,Frontend_Bound,40.50,% Slots,,,0.00,5.1,
83.337352912,S0-C2,Backend_Bound,31.43,% Slots,,,0.00,5.1,
83.337352912,S0-C2,Retiring,24.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
83.337352912,S0-C2,Frontend_Bound.Frontend_Latency,34.74,% Slots,,rs_events.empty_end,0.00,5.1,<==
83.337352912,S0-C2,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.1,
83.337352912,S0-C2,Backend_Bound.Core_Bound,19.77,% Slots,,,0.00,5.1,
83.337352912,S0-C2,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.13,
83.337352912,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.29,
83.337352912,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
83.337352912,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.29,
83.337352912,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C3,Frontend_Bound,23.59,% Slots,,,0.00,5.1,
83.337352912,S0-C3,Bad_Speculation,30.72,% Slots,,,0.00,5.1,
83.337352912,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.1,
83.337352912,S0-C3,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.63,% Core_Clocks,,,0.00,5.11,
83.337352912,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C4,Frontend_Bound,23.46,% Slots,,,0.00,5.1,
83.337352912,S0-C4,Bad_Speculation,30.63,% Slots,,,0.00,5.1,
83.337352912,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.1,
83.337352912,S0-C4,Bad_Speculation.Branch_Mispredicts,30.61,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.93,% Core_Clocks,,,0.00,5.11,
83.337352912,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C5,Frontend_Bound,23.83,% Slots,,,0.00,5.1,
83.337352912,S0-C5,Bad_Speculation,31.50,% Slots,,,0.00,5.1,
83.337352912,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.1,
83.337352912,S0-C5,Bad_Speculation.Branch_Mispredicts,31.48,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.45,% Core_Clocks,,,0.00,5.11,
83.337352912,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C6,Frontend_Bound,33.14,% Slots,,,0.00,5.11,
83.337352912,S0-C6,Backend_Bound,43.85,% Slots,,,0.00,5.11,
83.337352912,S0-C6,Retiring,16.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
83.337352912,S0-C6,Frontend_Bound.Frontend_Latency,35.78,% Slots,,rs_events.empty_end,0.00,5.11,
83.337352912,S0-C6,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.11,
83.337352912,S0-C6,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.11,
83.337352912,S0-C6,Retiring.Microcode_Sequencer,12.36,% Slots,,idq.ms_uops,0.00,5.13,
83.337352912,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.03,% Clocks,,,0.00,5.29,
83.337352912,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
83.337352912,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.74,% Clocks,,idq.ms_switches,0.00,5.29,
83.337352912,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
83.337352912,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C7,Frontend_Bound,20.06,% Slots,,,0.00,5.1,
83.337352912,S0-C7,Bad_Speculation,30.85,% Slots,,,0.00,5.1,
83.337352912,S0-C7,Backend_Bound,13.13,% Slots,,,0.00,5.1,
83.337352912,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.1,
83.337352912,S0-C7,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.74,% Core_Clocks,,,0.00,5.11,
83.337352912,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C0,Frontend_Bound,28.49,% Slots,,,0.00,5.1,
83.337352912,S1-C0,Bad_Speculation,35.31,% Slots,,,0.00,5.1,
83.337352912,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.47,% Slots,,,0.00,5.1,
83.337352912,S1-C0,Bad_Speculation.Branch_Mispredicts,35.27,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.13,% Core_Clocks,,,0.00,5.11,
83.337352912,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C1,Frontend_Bound,23.64,% Slots,,,0.00,5.11,
83.337352912,S1-C1,Bad_Speculation,31.18,% Slots,,,0.00,5.1,
83.337352912,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.11,
83.337352912,S1-C1,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.73,% Core_Clocks,,,0.00,5.11,
83.337352912,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C2,Frontend_Bound,23.73,% Slots,,,0.00,5.11,
83.337352912,S1-C2,Bad_Speculation,31.28,% Slots,,,0.00,5.1,
83.337352912,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.11,
83.337352912,S1-C2,Bad_Speculation.Branch_Mispredicts,31.26,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,5.11,
83.337352912,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C3,Frontend_Bound,24.02,% Slots,,,0.00,5.11,
83.337352912,S1-C3,Bad_Speculation,31.02,% Slots,,,0.00,5.1,
83.337352912,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.11,
83.337352912,S1-C3,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,5.11,
83.337352912,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C4,Frontend_Bound,23.38,% Slots,,,0.00,5.11,
83.337352912,S1-C4,Bad_Speculation,31.22,% Slots,,,0.00,5.1,
83.337352912,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.11,
83.337352912,S1-C4,Bad_Speculation.Branch_Mispredicts,31.20,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.24,% Core_Clocks,,,0.00,5.11,
83.337352912,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C5,Frontend_Bound,22.94,% Slots,,,0.00,5.11,
83.337352912,S1-C5,Bad_Speculation,30.28,% Slots,,,0.00,5.1,
83.337352912,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.11,
83.337352912,S1-C5,Bad_Speculation.Branch_Mispredicts,30.26,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
83.337352912,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.54,% Core_Clocks,,,0.00,5.11,
83.337352912,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C6,Frontend_Bound,32.30,% Slots,,,0.00,5.1,
83.337352912,S1-C6,Backend_Bound,44.55,% Slots,,,0.00,5.1,
83.337352912,S1-C6,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
83.337352912,S1-C6,Frontend_Bound.Frontend_Latency,24.16,% Slots,,rs_events.empty_end,0.00,5.1,
83.337352912,S1-C6,Backend_Bound.Memory_Bound,28.51,% Slots,,,0.00,5.1,<==
83.337352912,S1-C6,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.1,
83.337352912,S1-C6,Retiring.Microcode_Sequencer,15.48,% Slots,,idq.ms_uops,0.00,5.13,
83.337352912,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.28,
83.337352912,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
83.337352912,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.28,
83.337352912,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C7,Frontend_Bound,33.17,% Slots,,,0.00,5.11,
83.337352912,S1-C7,Backend_Bound,41.11,% Slots,,,0.00,5.11,
83.337352912,S1-C7,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
83.337352912,S1-C7,Frontend_Bound.Frontend_Latency,40.21,% Slots,,rs_events.empty_end,0.00,5.11,
83.337352912,S1-C7,Backend_Bound.Memory_Bound,25.02,% Slots,,,0.00,5.11,
83.337352912,S1-C7,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.11,
83.337352912,S1-C7,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.13,
83.337352912,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.28,
83.337352912,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
83.337352912,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.28,
83.337352912,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
83.337352912,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
83.337352912,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
83.337352912,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
83.337352912,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
84.861751061,S0-C0,Frontend_Bound,23.28,% Slots,,,0.00,5.24,
84.861751061,S0-C0,Bad_Speculation,31.00,% Slots,,,0.00,5.24,
84.861751061,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.24,
84.861751061,S0-C0,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
84.861751061,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.99,% Core_Clocks,,,0.00,5.25,
84.861751061,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C1,Frontend_Bound,35.31,% Slots,,,0.00,5.25,
84.861751061,S0-C1,Backend_Bound,12.47,% Slots,,,0.00,5.25,
84.861751061,S0-C1,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.25,
84.861751061,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.42,% Slots,,,0.00,5.25,
84.861751061,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.25,
84.861751061,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
84.861751061,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.00,% Core_Clocks,,,0.00,5.25,<==
84.861751061,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C2,Frontend_Bound,34.39,% Slots,,,0.00,5.24,
84.861751061,S0-C2,Backend_Bound,40.26,% Slots,,,0.00,5.24,
84.861751061,S0-C2,Retiring,28.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
84.861751061,S0-C2,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.24,
84.861751061,S0-C2,Backend_Bound.Memory_Bound,13.82,% Slots,,,0.00,5.24,
84.861751061,S0-C2,Backend_Bound.Core_Bound,26.44,% Slots,,,0.00,5.24,
84.861751061,S0-C2,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.25,
84.861751061,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
84.861751061,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.25,
84.861751061,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
84.861751061,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.46,% Clocks,,,0.00,5.24,<==
84.861751061,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C3,Frontend_Bound,23.61,% Slots,,,0.00,5.25,
84.861751061,S0-C3,Bad_Speculation,30.71,% Slots,,,0.00,5.25,
84.861751061,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.25,
84.861751061,S0-C3,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.30,% Core_Clocks,,,0.00,5.25,
84.861751061,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C4,Frontend_Bound,23.73,% Slots,,,0.00,5.24,
84.861751061,S0-C4,Bad_Speculation,31.11,% Slots,,,0.00,5.24,
84.861751061,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.24,
84.861751061,S0-C4,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
84.861751061,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.86,% Core_Clocks,,,0.00,5.25,
84.861751061,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C5,Frontend_Bound,23.65,% Slots,,,0.00,5.25,
84.861751061,S0-C5,Bad_Speculation,30.80,% Slots,,,0.00,5.25,
84.861751061,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.25,
84.861751061,S0-C5,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,5.25,
84.861751061,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C6,Frontend_Bound,38.03,% Slots,,,0.00,5.25,
84.861751061,S0-C6,Backend_Bound,37.67,% Slots,,,0.00,5.25,
84.861751061,S0-C6,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
84.861751061,S0-C6,Frontend_Bound.Frontend_Latency,30.83,% Slots,,rs_events.empty_end,0.00,5.25,
84.861751061,S0-C6,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.25,
84.861751061,S0-C6,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.25,
84.861751061,S0-C6,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.24,
84.861751061,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.25,
84.861751061,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
84.861751061,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C7,Bad_Speculation,31.10,% Slots,,,0.00,5.25,
84.861751061,S0-C7,Bad_Speculation.Branch_Mispredicts,31.06,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S0-C7,Backend_Bound,13.46,% Slots,,,0.00,5.25,
84.861751061,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C0,Frontend_Bound,39.79,% Slots,,,0.00,5.25,
84.861751061,S1-C0,Backend_Bound,10.49,% Slots,,,0.00,5.25,
84.861751061,S1-C0,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
84.861751061,S1-C0,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.25,<==
84.861751061,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.33,% Slots,,,0.00,5.25,
84.861751061,S1-C0,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.24,
84.861751061,S1-C0,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.25,
84.861751061,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.25,
84.861751061,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
84.861751061,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.48,% Clocks,,idq.ms_switches,0.00,5.25,
84.861751061,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.00,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
84.861751061,S1-C1,Frontend_Bound,23.49,% Slots,,,0.00,5.25,
84.861751061,S1-C1,Bad_Speculation,30.81,% Slots,,,0.00,5.25,
84.861751061,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.25,
84.861751061,S1-C1,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
84.861751061,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.83,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C2,Frontend_Bound,23.51,% Slots,,,0.00,5.25,
84.861751061,S1-C2,Bad_Speculation,30.58,% Slots,,,0.00,5.25,
84.861751061,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.25,
84.861751061,S1-C2,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.15,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.25,
84.861751061,S1-C3,Bad_Speculation,30.68,% Slots,,,0.00,5.25,
84.861751061,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.25,
84.861751061,S1-C3,Bad_Speculation.Branch_Mispredicts,30.66,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.00,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C4,Frontend_Bound,22.68,% Slots,,,0.00,5.25,
84.861751061,S1-C4,Bad_Speculation,30.34,% Slots,,,0.00,5.25,
84.861751061,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.25,
84.861751061,S1-C4,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.46,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C5,Frontend_Bound,23.34,% Slots,,,0.00,5.25,
84.861751061,S1-C5,Bad_Speculation,30.98,% Slots,,,0.00,5.25,
84.861751061,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.25,
84.861751061,S1-C5,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
84.861751061,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C6,Frontend_Bound,36.21,% Slots,,,0.00,5.25,
84.861751061,S1-C6,Backend_Bound,36.13,% Slots,,,0.00,5.25,
84.861751061,S1-C6,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
84.861751061,S1-C6,Frontend_Bound.Frontend_Latency,38.17,% Slots,,rs_events.empty_end,0.00,5.25,<==
84.861751061,S1-C6,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.25,
84.861751061,S1-C6,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.25,
84.861751061,S1-C6,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.25,
84.861751061,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.25,
84.861751061,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
84.861751061,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.25,
84.861751061,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
84.861751061,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.88,% Clocks,,,0.00,5.25,
84.861751061,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C7,Frontend_Bound,38.76,% Slots,,,0.00,5.25,
84.861751061,S1-C7,Backend_Bound,34.30,% Slots,,,0.00,5.25,
84.861751061,S1-C7,Retiring,19.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
84.861751061,S1-C7,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.25,<==
84.861751061,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.60,% Slots,,,0.00,5.25,
84.861751061,S1-C7,Backend_Bound.Memory_Bound,20.89,% Slots,,,0.00,5.25,
84.861751061,S1-C7,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.25,
84.861751061,S1-C7,Retiring.Microcode_Sequencer,15.23,% Slots,,idq.ms_uops,0.00,5.24,
84.861751061,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.25,
84.861751061,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
84.861751061,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.25,
84.861751061,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.50,% Core_Clocks,,,0.00,5.25,
84.861751061,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
84.861751061,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.13,% Clocks,,,0.00,5.25,
84.861751061,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
84.861751061,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
84.861751061,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
86.350157353,S0-C0,Frontend_Bound,23.22,% Slots,,,0.00,5.37,
86.350157353,S0-C0,Bad_Speculation,30.39,% Slots,,,0.00,5.37,
86.350157353,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.1,
86.350157353,S0-C0,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.97,% Core_Clocks,,,0.00,5.37,
86.350157353,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C1,Frontend_Bound,33.59,% Slots,,,0.00,5.37,<==
86.350157353,S0-C1,Backend_Bound,13.70,% Slots,,,0.00,5.37,
86.350157353,S0-C1,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.1,
86.350157353,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.17,% Slots,,,0.00,5.1,
86.350157353,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.37,
86.350157353,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
86.350157353,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.24,% Core_Clocks,,,0.00,5.11,
86.350157353,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C2,Frontend_Bound,35.06,% Slots,,,0.00,5.37,
86.350157353,S0-C2,Backend_Bound,28.80,% Slots,,,0.00,5.37,
86.350157353,S0-C2,Retiring,14.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
86.350157353,S0-C2,Frontend_Bound.Frontend_Latency,35.58,% Slots,,rs_events.empty_end,0.00,5.1,
86.350157353,S0-C2,Backend_Bound.Memory_Bound,44.17,% Slots,,,0.00,5.1,
86.350157353,S0-C2,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.37,
86.350157353,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.37,
86.350157353,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
86.350157353,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.42,% Clocks,,idq.ms_switches,0.00,5.37,
86.350157353,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
86.350157353,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.350157353,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C3,Frontend_Bound,24.31,% Slots,,,0.00,5.37,
86.350157353,S0-C3,Bad_Speculation,31.26,% Slots,,,0.00,5.37,
86.350157353,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.49,% Slots,,,0.00,5.1,
86.350157353,S0-C3,Bad_Speculation.Branch_Mispredicts,31.25,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.34,% Core_Clocks,,,0.00,5.37,
86.350157353,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C4,Frontend_Bound,23.57,% Slots,,,0.00,5.37,
86.350157353,S0-C4,Bad_Speculation,30.75,% Slots,,,0.00,5.37,
86.350157353,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.1,
86.350157353,S0-C4,Bad_Speculation.Branch_Mispredicts,30.73,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
86.350157353,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,5.37,
86.350157353,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C5,Frontend_Bound,24.02,% Slots,,,0.00,5.1,
86.350157353,S0-C5,Bad_Speculation,31.13,% Slots,,,0.00,5.1,
86.350157353,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.1,
86.350157353,S0-C5,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
86.350157353,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.72,% Core_Clocks,,,0.00,5.37,
86.350157353,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C6,Frontend_Bound,37.24,% Slots,,,0.00,5.11,
86.350157353,S0-C6,Backend_Bound,40.88,% Slots,,,0.00,5.11,
86.350157353,S0-C6,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
86.350157353,S0-C6,Frontend_Bound.Frontend_Latency,40.19,% Slots,,rs_events.empty_end,0.00,5.1,
86.350157353,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.1,
86.350157353,S0-C6,Backend_Bound.Memory_Bound,28.83,% Slots,,,0.00,5.1,<==
86.350157353,S0-C6,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.1,
86.350157353,S0-C6,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.37,
86.350157353,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
86.350157353,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.37,
86.350157353,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.68,% Core_Clocks,,,0.00,5.11,
86.350157353,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
86.350157353,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
86.350157353,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C7,Frontend_Bound,20.32,% Slots,,,0.00,5.1,
86.350157353,S0-C7,Bad_Speculation,31.60,% Slots,,,0.00,5.1,
86.350157353,S0-C7,Backend_Bound,11.87,% Slots,,,0.00,5.1,
86.350157353,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.94,% Slots,,,0.00,5.1,
86.350157353,S0-C7,Bad_Speculation.Branch_Mispredicts,31.56,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
86.350157353,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.72,% Core_Clocks,,,0.00,5.37,
86.350157353,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C0,Frontend_Bound,25.41,% Slots,,,0.00,5.11,
86.350157353,S1-C0,Bad_Speculation,31.71,% Slots,,,0.00,5.11,
86.350157353,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.21,% Slots,,,0.00,5.1,
86.350157353,S1-C0,Bad_Speculation.Branch_Mispredicts,31.68,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.30,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C1,Frontend_Bound,23.34,% Slots,,,0.00,5.11,
86.350157353,S1-C1,Bad_Speculation,30.46,% Slots,,,0.00,5.11,
86.350157353,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.11,
86.350157353,S1-C1,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.78,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C2,Frontend_Bound,23.74,% Slots,,,0.00,5.11,
86.350157353,S1-C2,Bad_Speculation,31.06,% Slots,,,0.00,5.11,
86.350157353,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.11,
86.350157353,S1-C2,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,51.26,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C3,Frontend_Bound,23.66,% Slots,,,0.00,5.11,
86.350157353,S1-C3,Bad_Speculation,30.80,% Slots,,,0.00,5.11,
86.350157353,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.11,
86.350157353,S1-C3,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
86.350157353,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.70,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C4,Frontend_Bound,24.01,% Slots,,,0.00,5.11,
86.350157353,S1-C4,Bad_Speculation,30.55,% Slots,,,0.00,5.11,
86.350157353,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.11,
86.350157353,S1-C4,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.31,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C5,Frontend_Bound,23.83,% Slots,,,0.00,5.11,
86.350157353,S1-C5,Bad_Speculation,30.11,% Slots,,,0.00,5.11,
86.350157353,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.11,
86.350157353,S1-C5,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
86.350157353,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.13,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C6,Frontend_Bound,26.09,% Slots,,,0.00,5.11,
86.350157353,S1-C6,Bad_Speculation,33.61,% Slots,,,0.00,5.11,
86.350157353,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.98,% Slots,,,0.00,5.11,
86.350157353,S1-C6,Bad_Speculation.Branch_Mispredicts,33.57,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
86.350157353,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.22,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C7,Frontend_Bound,26.28,% Slots,,,0.00,5.11,
86.350157353,S1-C7,Bad_Speculation,32.67,% Slots,,,0.00,5.11,
86.350157353,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.11,
86.350157353,S1-C7,Bad_Speculation.Branch_Mispredicts,32.64,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
86.350157353,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.08,% Core_Clocks,,,0.00,5.37,
86.350157353,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
86.350157353,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
87.833387704,S0-C0,Frontend_Bound,23.61,% Slots,,,0.00,5.13,
87.833387704,S0-C0,Bad_Speculation,30.85,% Slots,,,0.00,5.13,
87.833387704,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.13,
87.833387704,S0-C0,Bad_Speculation.Branch_Mispredicts,30.82,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,5.4,
87.833387704,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C1,Frontend_Bound,26.73,% Slots,,,0.00,5.13,
87.833387704,S0-C1,Bad_Speculation,24.10,% Slots,,,0.00,5.13,
87.833387704,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.13,
87.833387704,S0-C1,Bad_Speculation.Branch_Mispredicts,24.00,% Slots,,br_misp_retired.all_branches,0.00,5.13,
87.833387704,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.13,% Core_Clocks,,,0.00,5.4,
87.833387704,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.00,% Core_Clocks,,,0.00,5.4,<==
87.833387704,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C2,Frontend_Bound,23.85,% Slots,,,0.00,5.13,
87.833387704,S0-C2,Bad_Speculation,31.03,% Slots,,,0.00,5.13,
87.833387704,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.13,
87.833387704,S0-C2,Bad_Speculation.Branch_Mispredicts,31.01,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,5.4,
87.833387704,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C3,Frontend_Bound,25.17,% Slots,,,0.00,5.12,
87.833387704,S0-C3,Backend_Bound,21.15,% Slots,,,0.00,5.12,
87.833387704,S0-C3,Frontend_Bound.Frontend_Bandwidth,37.48,% Slots,,,0.00,5.12,
87.833387704,S0-C3,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.12,
87.833387704,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.97,% Core_Clocks,,,0.00,5.4,<==
87.833387704,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
87.833387704,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C4,Frontend_Bound,33.23,% Slots,,,0.00,5.12,
87.833387704,S0-C4,Backend_Bound,39.26,% Slots,,,0.00,5.12,
87.833387704,S0-C4,Retiring,46.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
87.833387704,S0-C4,Frontend_Bound.Frontend_Latency,65.48,% Slots,,rs_events.empty_end,0.00,5.12,
87.833387704,S0-C4,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.12,
87.833387704,S0-C4,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.12,
87.833387704,S0-C4,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.12,<==
87.833387704,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
87.833387704,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.13,
87.833387704,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
87.833387704,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C5,Frontend_Bound,41.08,% Slots,,,0.00,5.13,
87.833387704,S0-C5,Backend_Bound,33.53,% Slots,,,0.00,5.13,
87.833387704,S0-C5,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
87.833387704,S0-C5,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.13,
87.833387704,S0-C5,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.13,
87.833387704,S0-C5,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.13,
87.833387704,S0-C5,Retiring.Microcode_Sequencer,15.02,% Slots,,idq.ms_uops,0.00,5.12,
87.833387704,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.13,
87.833387704,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
87.833387704,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.44,% Clocks,,idq.ms_switches,0.00,5.13,<==
87.833387704,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
87.833387704,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.33,% Clocks,,,0.00,5.13,
87.833387704,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C6,Frontend_Bound,38.00,% Slots,,,0.00,5.13,
87.833387704,S0-C6,Backend_Bound,36.27,% Slots,,,0.00,5.13,
87.833387704,S0-C6,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
87.833387704,S0-C6,Frontend_Bound.Frontend_Latency,33.49,% Slots,,rs_events.empty_end,0.00,5.13,<==
87.833387704,S0-C6,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.13,
87.833387704,S0-C6,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.13,
87.833387704,S0-C6,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.12,
87.833387704,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.13,
87.833387704,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
87.833387704,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.13,
87.833387704,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
87.833387704,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
87.833387704,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C7,Bad_Speculation,30.35,% Slots,,,0.00,5.13,
87.833387704,S0-C7,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S0-C7,Backend_Bound,13.10,% Slots,,,0.00,5.13,
87.833387704,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C0,Frontend_Bound,23.87,% Slots,,,0.00,5.13,
87.833387704,S1-C0,Bad_Speculation,31.23,% Slots,,,0.00,5.13,
87.833387704,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.13,
87.833387704,S1-C0,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C1,Frontend_Bound,23.62,% Slots,,,0.00,5.13,
87.833387704,S1-C1,Bad_Speculation,30.79,% Slots,,,0.00,5.13,
87.833387704,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.13,
87.833387704,S1-C1,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.77,% Core_Clocks,,,0.00,5.4,
87.833387704,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C2,Frontend_Bound,23.27,% Slots,,,0.00,5.13,
87.833387704,S1-C2,Bad_Speculation,30.73,% Slots,,,0.00,5.13,
87.833387704,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.13,
87.833387704,S1-C2,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C3,Frontend_Bound,23.52,% Slots,,,0.00,5.13,
87.833387704,S1-C3,Bad_Speculation,30.75,% Slots,,,0.00,5.13,
87.833387704,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.13,
87.833387704,S1-C3,Bad_Speculation.Branch_Mispredicts,30.73,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.63,% Core_Clocks,,,0.00,5.4,
87.833387704,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C4,Frontend_Bound,22.40,% Slots,,,0.00,5.13,
87.833387704,S1-C4,Bad_Speculation,29.32,% Slots,,,0.00,5.13,
87.833387704,S1-C4,Backend_Bound,13.25,% Slots,,,0.00,5.13,
87.833387704,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.13,
87.833387704,S1-C4,Bad_Speculation.Branch_Mispredicts,29.30,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.46,% Core_Clocks,,,0.00,5.39,
87.833387704,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C5,Frontend_Bound,23.56,% Slots,,,0.00,5.13,
87.833387704,S1-C5,Bad_Speculation,31.20,% Slots,,,0.00,5.13,
87.833387704,S1-C5,Backend_Bound,10.73,% Slots,,,0.00,5.13,
87.833387704,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.13,
87.833387704,S1-C5,Bad_Speculation.Branch_Mispredicts,31.18,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C6,Frontend_Bound,23.64,% Slots,,,0.00,5.13,
87.833387704,S1-C6,Bad_Speculation,30.71,% Slots,,,0.00,5.13,
87.833387704,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.13,
87.833387704,S1-C6,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.28,% Core_Clocks,,,0.00,5.4,
87.833387704,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C7,Frontend_Bound,23.07,% Slots,,,0.00,5.13,
87.833387704,S1-C7,Bad_Speculation,27.91,% Slots,,,0.00,5.13,
87.833387704,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.13,
87.833387704,S1-C7,Bad_Speculation.Branch_Mispredicts,27.88,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
87.833387704,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.42,% Core_Clocks,,,0.00,5.39,
87.833387704,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
87.833387704,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
89.31904847,S0-C0,Frontend_Bound,22.46,% Slots,,,0.00,5.38,
89.31904847,S0-C0,Bad_Speculation,28.51,% Slots,,,0.00,5.38,
89.31904847,S0-C0,Backend_Bound,10.52,% Slots,,,0.00,5.38,
89.31904847,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.12,
89.31904847,S0-C0,Bad_Speculation.Branch_Mispredicts,28.47,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.79,% Core_Clocks,,,0.00,5.12,
89.31904847,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C1,Frontend_Bound,22.15,% Slots,,,0.00,5.39,
89.31904847,S0-C1,Bad_Speculation,29.44,% Slots,,,0.00,5.39,
89.31904847,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.12,
89.31904847,S0-C1,Bad_Speculation.Branch_Mispredicts,29.41,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.68,% Core_Clocks,,,0.00,5.12,
89.31904847,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C2,Frontend_Bound,23.42,% Slots,,,0.00,5.39,
89.31904847,S0-C2,Bad_Speculation,30.42,% Slots,,,0.00,5.39,
89.31904847,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.12,
89.31904847,S0-C2,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.50,% Core_Clocks,,,0.00,5.12,
89.31904847,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C3,Frontend_Bound,35.28,% Slots,,,0.00,5.39,<==
89.31904847,S0-C3,Backend_Bound,10.23,% Slots,,,0.00,5.39,
89.31904847,S0-C3,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.12,
89.31904847,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.12,
89.31904847,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.39,
89.31904847,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
89.31904847,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.23,% Core_Clocks,,,0.00,5.12,
89.31904847,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C4,Frontend_Bound,26.75,% Slots,,,0.00,5.39,
89.31904847,S0-C4,Backend_Bound,41.23,% Slots,,,0.00,5.39,
89.31904847,S0-C4,Frontend_Bound.Frontend_Bandwidth,38.61,% Slots,,,0.00,5.12,
89.31904847,S0-C4,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.12,
89.31904847,S0-C4,Backend_Bound.Core_Bound,29.86,% Slots,,,0.00,5.12,
89.31904847,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.17,% Core_Clocks,,,0.00,5.12,
89.31904847,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.44,% Clocks,,,0.00,5.16,<==
89.31904847,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C5,Frontend_Bound,39.21,% Slots,,,0.00,5.12,
89.31904847,S0-C5,Backend_Bound,36.11,% Slots,,,0.00,5.12,
89.31904847,S0-C5,Retiring,55.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
89.31904847,S0-C5,Frontend_Bound.Frontend_Latency,29.24,% Slots,,rs_events.empty_end,0.00,5.12,
89.31904847,S0-C5,Backend_Bound.Memory_Bound,23.38,% Slots,,,0.00,5.12,
89.31904847,S0-C5,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.12,
89.31904847,S0-C5,Retiring.Microcode_Sequencer,3.90,% Slots,,idq.ms_uops,0.00,5.39,<==
89.31904847,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,0.00,5.39,
89.31904847,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
89.31904847,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.39,
89.31904847,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
89.31904847,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.02,% Clocks,,,0.00,5.15,
89.31904847,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
89.31904847,S0-C6,Frontend_Bound,39.19,% Slots,,,0.00,5.12,
89.31904847,S0-C6,Backend_Bound,34.94,% Slots,,,0.00,5.12,
89.31904847,S0-C6,Retiring,20.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
89.31904847,S0-C6,Frontend_Bound.Frontend_Latency,30.93,% Slots,,rs_events.empty_end,0.00,5.12,
89.31904847,S0-C6,Backend_Bound.Core_Bound,27.16,% Slots,,,0.00,5.12,
89.31904847,S0-C6,Retiring.Microcode_Sequencer,16.21,% Slots,,idq.ms_uops,0.00,5.38,
89.31904847,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.39,
89.31904847,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
89.31904847,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.39,
89.31904847,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.76,% Clocks,,,0.00,5.16,
89.31904847,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C7,Frontend_Bound,20.06,% Slots,,,0.00,5.12,
89.31904847,S0-C7,Bad_Speculation,31.54,% Slots,,,0.00,5.12,
89.31904847,S0-C7,Backend_Bound,13.39,% Slots,,,0.00,5.12,
89.31904847,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.12,
89.31904847,S0-C7,Bad_Speculation.Branch_Mispredicts,31.49,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S0-C7,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.12,
89.31904847,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.92,% Core_Clocks,,,0.00,5.12,
89.31904847,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.68,% Clocks,,arith.fpu_div_active,0.00,5.12,
89.31904847,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C0,Frontend_Bound,22.33,% Slots,,,0.00,5.12,
89.31904847,S1-C0,Bad_Speculation,30.42,% Slots,,,0.00,5.12,
89.31904847,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.12,
89.31904847,S1-C0,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.53,% Core_Clocks,,,0.00,5.11,
89.31904847,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C1,Frontend_Bound,22.87,% Slots,,,0.00,5.12,
89.31904847,S1-C1,Bad_Speculation,30.03,% Slots,,,0.00,5.12,
89.31904847,S1-C1,Backend_Bound,10.29,% Slots,,,0.00,5.12,
89.31904847,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.12,
89.31904847,S1-C1,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.93,% Core_Clocks,,,0.00,5.12,
89.31904847,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
89.31904847,S1-C2,Frontend_Bound,20.84,% Slots,,,0.00,5.12,
89.31904847,S1-C2,Bad_Speculation,26.95,% Slots,,,0.00,5.12,
89.31904847,S1-C2,Backend_Bound,19.27,% Slots,,,0.00,5.12,
89.31904847,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.12,
89.31904847,S1-C2,Bad_Speculation.Branch_Mispredicts,26.91,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S1-C2,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.12,
89.31904847,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.01,% Clocks,,,0.00,5.16,
89.31904847,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C3,Frontend_Bound,33.42,% Slots,,,0.00,5.12,
89.31904847,S1-C3,Backend_Bound,41.64,% Slots,,,0.00,5.12,<==
89.31904847,S1-C3,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
89.31904847,S1-C3,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.12,
89.31904847,S1-C3,Backend_Bound.Memory_Bound,22.59,% Slots,,,0.00,5.12,
89.31904847,S1-C3,Backend_Bound.Core_Bound,19.05,% Slots,,,0.00,5.12,
89.31904847,S1-C3,Retiring.Microcode_Sequencer,16.24,% Slots,,idq.ms_uops,0.00,5.39,
89.31904847,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.39,
89.31904847,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
89.31904847,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.25,% Clocks,,idq.ms_switches,0.00,5.39,
89.31904847,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
89.31904847,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C4,Frontend_Bound,22.95,% Slots,,,0.00,5.12,
89.31904847,S1-C4,Bad_Speculation,30.53,% Slots,,,0.00,5.12,
89.31904847,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.12,
89.31904847,S1-C4,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.73,% Core_Clocks,,,0.00,5.12,
89.31904847,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C5,Frontend_Bound,22.78,% Slots,,,0.00,5.12,
89.31904847,S1-C5,Bad_Speculation,29.29,% Slots,,,0.00,5.12,
89.31904847,S1-C5,Backend_Bound,13.47,% Slots,,,0.00,5.12,
89.31904847,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.12,
89.31904847,S1-C5,Bad_Speculation.Branch_Mispredicts,29.24,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S1-C5,Backend_Bound.Core_Bound,10.29,% Slots,,,0.00,5.12,
89.31904847,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.92,% Core_Clocks,,,0.00,5.12,
89.31904847,S1-C5-T0,Backend_Bound.Core_Bound.Divider,31.78,% Clocks,,arith.fpu_div_active,0.00,5.12,
89.31904847,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C6,Frontend_Bound,25.73,% Slots,,,0.00,5.12,
89.31904847,S1-C6,Bad_Speculation,30.29,% Slots,,,0.00,5.12,
89.31904847,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.90,% Slots,,,0.00,5.12,
89.31904847,S1-C6,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
89.31904847,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,5.12,
89.31904847,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C7,Frontend_Bound,34.05,% Slots,,,0.00,5.12,
89.31904847,S1-C7,Backend_Bound,40.49,% Slots,,,0.00,5.12,
89.31904847,S1-C7,Retiring,19.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
89.31904847,S1-C7,Frontend_Bound.Frontend_Latency,31.35,% Slots,,rs_events.empty_end,0.00,5.12,
89.31904847,S1-C7,Backend_Bound.Memory_Bound,16.46,% Slots,,,0.00,5.12,
89.31904847,S1-C7,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.12,<==
89.31904847,S1-C7,Retiring.Microcode_Sequencer,14.94,% Slots,,idq.ms_uops,0.00,5.39,
89.31904847,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.39,
89.31904847,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
89.31904847,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.39,
89.31904847,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
89.31904847,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
89.31904847,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
90.763351758,S0-C0,Backend_Bound,62.56,% Slots,,,0.00,5.26,
90.763351758,S0-C0,Backend_Bound.Memory_Bound,37.45,% Slots,,,0.00,5.22,
90.763351758,S0-C0,Backend_Bound.Core_Bound,25.11,% Slots,,,0.00,5.22,
90.763351758,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
90.763351758,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
90.763351758,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.65,% Clocks,,,0.00,5.26,
90.763351758,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
90.763351758,S0-C1,Frontend_Bound,37.35,% Slots,,,0.00,5.26,
90.763351758,S0-C1,Backend_Bound,37.78,% Slots,,,0.00,5.26,
90.763351758,S0-C1,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S0-C1,Frontend_Bound.Frontend_Latency,26.63,% Slots,,rs_events.empty_end,0.00,5.26,
90.763351758,S0-C1,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.22,
90.763351758,S0-C1,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.22,
90.763351758,S0-C1,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.26,
90.763351758,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.26,
90.763351758,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
90.763351758,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
90.763351758,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.86,% Clocks,,,0.00,5.26,
90.763351758,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
90.763351758,S0-C2,Frontend_Bound,30.97,% Slots,,,0.00,5.26,
90.763351758,S0-C2,Backend_Bound,46.07,% Slots,,,0.00,5.26,
90.763351758,S0-C2,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S0-C2,Frontend_Bound.Frontend_Latency,80.96,% Slots,,rs_events.empty_end,0.00,5.26,
90.763351758,S0-C2,Backend_Bound.Core_Bound,54.46,% Slots,,,0.00,5.22,<==
90.763351758,S0-C2,Retiring.Microcode_Sequencer,14.30,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.27,
90.763351758,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.27,
90.763351758,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
90.763351758,S0-C3,Frontend_Bound,33.49,% Slots,,,0.00,5.27,<==
90.763351758,S0-C3,Backend_Bound,13.74,% Slots,,,0.00,5.27,
90.763351758,S0-C3,Frontend_Bound.Frontend_Latency,17.85,% Slots,,rs_events.empty_end,0.00,5.27,
90.763351758,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.27,
90.763351758,S0-C3,Backend_Bound.Memory_Bound,10.67,% Slots,,,0.00,5.23,
90.763351758,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.26,
90.763351758,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.32,% Core_Clocks,,,0.00,5.26,
90.763351758,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C4,Frontend_Bound,32.03,% Slots,,,0.00,5.26,
90.763351758,S0-C4,Backend_Bound,37.97,% Slots,,,0.00,5.26,<==
90.763351758,S0-C4,Retiring,9.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S0-C4,Frontend_Bound.Frontend_Latency,19.70,% Slots,,rs_events.empty_end,0.00,5.26,
90.763351758,S0-C4,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.22,
90.763351758,S0-C4,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.22,
90.763351758,S0-C4,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.27,
90.763351758,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
90.763351758,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.21,% Clocks,,idq.ms_switches,0.00,5.27,
90.763351758,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
90.763351758,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
90.763351758,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
90.763351758,S0-C5,Frontend_Bound,42.61,% Slots,,,0.00,5.27,
90.763351758,S0-C5,Backend_Bound,23.34,% Slots,,,0.00,5.27,
90.763351758,S0-C5,Retiring,10.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S0-C5,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,0.00,5.26,<==
90.763351758,S0-C5,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.23,
90.763351758,S0-C5,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.23,
90.763351758,S0-C5,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.26,% Clocks,,idq.ms_switches,0.00,5.27,
90.763351758,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
90.763351758,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
90.763351758,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.71,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,
90.763351758,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C6,Frontend_Bound,24.68,% Slots,,,0.00,5.27,
90.763351758,S0-C6,Bad_Speculation,29.19,% Slots,,,0.00,5.27,
90.763351758,S0-C6,Backend_Bound,14.00,% Slots,,,0.00,5.27,
90.763351758,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.41,% Slots,,,0.00,5.27,
90.763351758,S0-C6,Bad_Speculation.Branch_Mispredicts,29.11,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
90.763351758,S0-C6,Backend_Bound.Core_Bound,23.84,% Slots,,,0.00,5.23,
90.763351758,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.73,% Clocks,,,0.00,5.26,
90.763351758,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C7,Frontend_Bound,20.26,% Slots,,,0.00,5.27,
90.763351758,S0-C7,Bad_Speculation,30.05,% Slots,,,0.00,5.27,
90.763351758,S0-C7,Backend_Bound,14.65,% Slots,,,0.00,5.27,
90.763351758,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.27,
90.763351758,S0-C7,Bad_Speculation.Branch_Mispredicts,29.97,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
90.763351758,S0-C7,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.23,
90.763351758,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.27,% Core_Clocks,,,0.00,5.26,
90.763351758,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.99,% Clocks,,arith.fpu_div_active,0.00,5.26,
90.763351758,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C0,Frontend_Bound,22.81,% Slots,,,0.00,5.27,
90.763351758,S1-C0,Bad_Speculation,30.13,% Slots,,,0.00,5.27,
90.763351758,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.27,
90.763351758,S1-C0,Bad_Speculation.Branch_Mispredicts,30.11,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
90.763351758,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.26,
90.763351758,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C1,Frontend_Bound,37.09,% Slots,,,0.00,5.27,
90.763351758,S1-C1,Backend_Bound,37.05,% Slots,,,0.00,5.27,
90.763351758,S1-C1,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S1-C1,Frontend_Bound.Frontend_Latency,30.98,% Slots,,rs_events.empty_end,0.00,5.27,<==
90.763351758,S1-C1,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.24,
90.763351758,S1-C1,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.24,
90.763351758,S1-C1,Retiring.Microcode_Sequencer,15.87,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.26,
90.763351758,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.54,% Clocks,,idq.ms_switches,0.00,5.26,
90.763351758,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
90.763351758,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.85,% Clocks,,,0.00,5.26,
90.763351758,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C2,Frontend_Bound,31.84,% Slots,,,0.00,5.27,
90.763351758,S1-C2,Backend_Bound,43.07,% Slots,,,0.00,5.27,
90.763351758,S1-C2,Retiring,19.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S1-C2,Frontend_Bound.Frontend_Latency,27.65,% Slots,,rs_events.empty_end,0.00,5.27,
90.763351758,S1-C2,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.24,
90.763351758,S1-C2,Backend_Bound.Core_Bound,17.94,% Slots,,,0.00,5.24,
90.763351758,S1-C2,Retiring.Microcode_Sequencer,15.96,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.26,
90.763351758,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.08,% Clocks,,idq.ms_switches,0.00,5.26,
90.763351758,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
90.763351758,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.47,% Clocks,,,0.00,5.26,
90.763351758,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C3,Bad_Speculation,23.66,% Slots,,,0.00,5.27,
90.763351758,S1-C3,Bad_Speculation.Branch_Mispredicts,23.38,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
90.763351758,S1-C3,Backend_Bound,20.81,% Slots,,,0.00,5.27,
90.763351758,S1-C3,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.24,
90.763351758,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
90.763351758,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
90.763351758,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C4,Bad_Speculation,21.47,% Slots,,,0.00,5.27,
90.763351758,S1-C4,Bad_Speculation.Branch_Mispredicts,21.44,% Slots,,br_misp_retired.all_branches,0.00,5.27,
90.763351758,S1-C4,Backend_Bound,36.77,% Slots,,,0.00,5.27,
90.763351758,S1-C4,Backend_Bound.Core_Bound,50.35,% Slots,,,0.00,5.25,
90.763351758,S1-C4-T0,Backend_Bound.Core_Bound.Divider,26.63,% Clocks,,arith.fpu_div_active,0.00,5.26,<==
90.763351758,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.81,% Clocks,,,0.00,5.26,
90.763351758,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C5,Frontend_Bound,31.57,% Slots,,,0.00,5.27,
90.763351758,S1-C5,Backend_Bound,44.08,% Slots,,,0.00,5.27,
90.763351758,S1-C5,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S1-C5,Frontend_Bound.Frontend_Latency,28.62,% Slots,,rs_events.empty_end,0.00,5.27,
90.763351758,S1-C5,Backend_Bound.Memory_Bound,28.13,% Slots,,,0.00,5.25,
90.763351758,S1-C5,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.25,
90.763351758,S1-C5,Retiring.Microcode_Sequencer,15.38,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.26,
90.763351758,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.26,
90.763351758,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
90.763351758,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.47,% Clocks,,,0.00,5.26,
90.763351758,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.27,
90.763351758,S1-C6,Backend_Bound,42.19,% Slots,,,0.00,5.27,
90.763351758,S1-C6,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S1-C6,Frontend_Bound.Frontend_Latency,29.21,% Slots,,rs_events.empty_end,0.00,5.27,
90.763351758,S1-C6,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.25,
90.763351758,S1-C6,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.25,
90.763351758,S1-C6,Retiring.Microcode_Sequencer,15.82,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.26,
90.763351758,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.26,
90.763351758,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
90.763351758,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.94,% Clocks,,,0.00,5.26,
90.763351758,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C7,Frontend_Bound,39.21,% Slots,,,0.00,5.27,
90.763351758,S1-C7,Backend_Bound,35.87,% Slots,,,0.00,5.27,
90.763351758,S1-C7,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
90.763351758,S1-C7,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.27,<==
90.763351758,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.27,
90.763351758,S1-C7,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.25,
90.763351758,S1-C7,Backend_Bound.Core_Bound,16.50,% Slots,,,0.00,5.25,
90.763351758,S1-C7,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.27,
90.763351758,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.26,
90.763351758,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
90.763351758,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.26,
90.763351758,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.13,% Core_Clocks,,,0.00,5.26,
90.763351758,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
90.763351758,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
90.763351758,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.05,% Clocks,,,0.00,5.26,
90.763351758,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
90.763351758,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
90.763351758,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
90.763351758,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
92.393366184,S0-C0,Frontend_Bound,22.37,% Slots,,,0.00,5.16,
92.393366184,S0-C0,Backend_Bound,22.35,% Slots,,,0.00,5.16,
92.393366184,S0-C0,Retiring,29.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S0-C0,Frontend_Bound.Frontend_Latency,15.54,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S0-C0,Backend_Bound.Memory_Bound,69.75,% Slots,,,0.00,5.15,
92.393366184,S0-C0,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.16,<==
92.393366184,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.15,
92.393366184,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
92.393366184,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.96,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
92.393366184,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C1,Frontend_Bound,36.88,% Slots,,,0.00,5.16,
92.393366184,S0-C1,Backend_Bound,37.77,% Slots,,,0.00,5.16,
92.393366184,S0-C1,Retiring,12.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
92.393366184,S0-C1,Frontend_Bound.Frontend_Latency,32.97,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S0-C1,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.16,
92.393366184,S0-C1,Backend_Bound.Core_Bound,21.64,% Slots,,,0.00,5.16,<==
92.393366184,S0-C1,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.15,
92.393366184,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.00,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
92.393366184,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C2,Frontend_Bound,38.08,% Slots,,,0.00,5.15,
92.393366184,S0-C2,Backend_Bound,37.37,% Slots,,,0.00,5.15,
92.393366184,S0-C2,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S0-C2,Frontend_Bound.Frontend_Latency,37.55,% Slots,,rs_events.empty_end,0.00,5.15,<==
92.393366184,S0-C2,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.15,
92.393366184,S0-C2,Backend_Bound.Core_Bound,11.12,% Slots,,,0.00,5.15,
92.393366184,S0-C2,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.16,
92.393366184,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
92.393366184,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C3,Frontend_Bound,35.31,% Slots,,,0.00,5.16,<==
92.393366184,S0-C3,Backend_Bound,13.02,% Slots,,,0.00,5.16,
92.393366184,S0-C3,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.16,
92.393366184,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.16,
92.393366184,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.87,% Core_Clocks,,,0.00,5.42,
92.393366184,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C4,Frontend_Bound,34.13,% Slots,,,0.00,5.16,
92.393366184,S0-C4,Backend_Bound,20.29,% Slots,,,0.00,5.16,
92.393366184,S0-C4,Frontend_Bound.Frontend_Latency,29.57,% Slots,,rs_events.empty_end,0.00,5.16,<==
92.393366184,S0-C4,Backend_Bound.Memory_Bound,12.64,% Slots,,,0.00,5.15,
92.393366184,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.16,
92.393366184,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C5,Frontend_Bound,35.12,% Slots,,,0.00,5.15,
92.393366184,S0-C5,Backend_Bound,41.43,% Slots,,,0.00,5.15,
92.393366184,S0-C5,Retiring,29.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
92.393366184,S0-C5,Frontend_Bound.Frontend_Latency,37.64,% Slots,,rs_events.empty_end,0.00,5.15,
92.393366184,S0-C5,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.15,
92.393366184,S0-C5,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.15,
92.393366184,S0-C5,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.15,
92.393366184,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
92.393366184,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.21,% Clocks,,,0.00,5.15,<==
92.393366184,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C6,Frontend_Bound,30.63,% Slots,,,0.00,5.16,
92.393366184,S0-C6,Backend_Bound,47.73,% Slots,,,0.00,5.16,
92.393366184,S0-C6,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S0-C6,Frontend_Bound.Frontend_Latency,40.03,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S0-C6,Backend_Bound.Memory_Bound,39.86,% Slots,,,0.00,5.15,<==
92.393366184,S0-C6,Retiring.Microcode_Sequencer,12.42,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.16,
92.393366184,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
92.393366184,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C7,Frontend_Bound,33.04,% Slots,,,0.00,5.16,
92.393366184,S0-C7,Backend_Bound,42.90,% Slots,,,0.00,5.16,
92.393366184,S0-C7,Retiring,19.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S0-C7,Frontend_Bound.Frontend_Latency,29.89,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S0-C7,Backend_Bound.Memory_Bound,28.52,% Slots,,,0.00,5.15,
92.393366184,S0-C7,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.15,
92.393366184,S0-C7,Retiring.Microcode_Sequencer,13.37,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.15,
92.393366184,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.86,% Clocks,,idq.ms_switches,0.00,5.15,
92.393366184,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
92.393366184,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C0,Frontend_Bound,30.78,% Slots,,,0.00,5.16,
92.393366184,S1-C0,Backend_Bound,47.02,% Slots,,,0.00,5.16,
92.393366184,S1-C0,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C0,Frontend_Bound.Frontend_Latency,32.42,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S1-C0,Backend_Bound.Memory_Bound,33.68,% Slots,,,0.00,5.15,
92.393366184,S1-C0,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.15,
92.393366184,S1-C0,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.16,
92.393366184,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
92.393366184,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.17,% Clocks,,,0.00,5.15,
92.393366184,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C1,Frontend_Bound,32.08,% Slots,,,0.00,5.16,
92.393366184,S1-C1,Backend_Bound,44.32,% Slots,,,0.00,5.16,
92.393366184,S1-C1,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C1,Frontend_Bound.Frontend_Latency,43.30,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S1-C1,Backend_Bound.Memory_Bound,32.15,% Slots,,,0.00,5.15,
92.393366184,S1-C1,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.15,
92.393366184,S1-C1,Retiring.Microcode_Sequencer,15.00,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.16,
92.393366184,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
92.393366184,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.96,% Clocks,,,0.00,5.15,
92.393366184,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C2,Frontend_Bound,27.90,% Slots,,,0.00,5.16,
92.393366184,S1-C2,Backend_Bound,51.48,% Slots,,,0.00,5.16,
92.393366184,S1-C2,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C2,Frontend_Bound.Frontend_Latency,24.81,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S1-C2,Backend_Bound.Memory_Bound,33.99,% Slots,,,0.00,5.15,
92.393366184,S1-C2,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.15,
92.393366184,S1-C2,Retiring.Microcode_Sequencer,14.84,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.16,
92.393366184,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
92.393366184,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.60,% Clocks,,,0.00,5.15,
92.393366184,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C3,Frontend_Bound,32.36,% Slots,,,0.00,5.16,
92.393366184,S1-C3,Backend_Bound,43.59,% Slots,,,0.00,5.16,
92.393366184,S1-C3,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C3,Frontend_Bound.Frontend_Latency,37.34,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S1-C3,Backend_Bound.Memory_Bound,33.34,% Slots,,,0.00,5.15,
92.393366184,S1-C3,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.15,
92.393366184,S1-C3,Retiring.Microcode_Sequencer,15.18,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.16,
92.393366184,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
92.393366184,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.05,% Clocks,,,0.00,5.15,
92.393366184,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C4,Backend_Bound,76.48,% Slots,,,0.00,5.16,<==
92.393366184,S1-C4,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C4,Retiring.Microcode_Sequencer,11.89,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C5,Backend_Bound,79.51,% Slots,,,0.00,5.16,<==
92.393366184,S1-C5,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C5,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C6,Frontend_Bound,40.35,% Slots,,,0.00,5.16,
92.393366184,S1-C6,Backend_Bound,35.46,% Slots,,,0.00,5.16,
92.393366184,S1-C6,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C6,Frontend_Bound.Frontend_Latency,67.52,% Slots,,rs_events.empty_end,0.00,5.16,<==
92.393366184,S1-C6,Backend_Bound.Memory_Bound,32.36,% Slots,,,0.00,5.15,
92.393366184,S1-C6,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.16,
92.393366184,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
92.393366184,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
92.393366184,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C7,Frontend_Bound,36.44,% Slots,,,0.00,5.16,
92.393366184,S1-C7,Backend_Bound,39.41,% Slots,,,0.00,5.16,
92.393366184,S1-C7,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
92.393366184,S1-C7,Frontend_Bound.Frontend_Latency,54.43,% Slots,,rs_events.empty_end,0.00,5.16,
92.393366184,S1-C7,Backend_Bound.Memory_Bound,36.19,% Slots,,,0.00,5.15,
92.393366184,S1-C7,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.16,
92.393366184,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.16,
92.393366184,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
92.393366184,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.16,
92.393366184,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
92.393366184,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.393366184,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
92.393366184,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
93.894419075,S0-C0,Backend_Bound,49.30,% Slots,,,0.00,5.31,
93.894419075,S0-C0,Backend_Bound.Memory_Bound,56.96,% Slots,,,0.00,5.05,
93.894419075,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
93.894419075,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C1,Frontend_Bound,30.50,% Slots,,,0.00,5.32,
93.894419075,S0-C1,Backend_Bound,44.60,% Slots,,,0.00,5.32,
93.894419075,S0-C1,Retiring,6.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S0-C1,Frontend_Bound.Frontend_Latency,27.96,% Slots,,rs_events.empty_end,0.00,5.06,
93.894419075,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.06,
93.894419075,S0-C1,Backend_Bound.Memory_Bound,35.97,% Slots,,,0.00,5.06,<==
93.894419075,S0-C1,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.33,
93.894419075,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.76,% Core_Clocks,,,0.00,5.32,
93.894419075,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
93.894419075,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
93.894419075,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S0-C2,Frontend_Bound,30.39,% Slots,,,0.00,5.32,
93.894419075,S0-C2,Backend_Bound,47.91,% Slots,,,0.00,5.32,
93.894419075,S0-C2,Retiring,26.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S0-C2,Frontend_Bound.Frontend_Latency,30.01,% Slots,,rs_events.empty_end,0.00,5.06,
93.894419075,S0-C2,Backend_Bound.Memory_Bound,30.18,% Slots,,,0.00,5.06,
93.894419075,S0-C2,Backend_Bound.Core_Bound,17.72,% Slots,,,0.00,5.06,
93.894419075,S0-C2,Retiring.Microcode_Sequencer,16.20,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.32,
93.894419075,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
93.894419075,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
93.894419075,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.79,% Clocks,,,0.00,5.16,
93.894419075,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C3,Frontend_Bound,29.30,% Slots,,,0.00,5.32,
93.894419075,S0-C3,Backend_Bound,48.71,% Slots,,,0.00,5.32,
93.894419075,S0-C3,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S0-C3,Frontend_Bound.Frontend_Latency,103.41,% Slots,,rs_events.empty_end,0.00,5.05,
93.894419075,S0-C3,Backend_Bound.Core_Bound,70.76,% Slots,,,0.00,5.05,
93.894419075,S0-C3,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.33,
93.894419075,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.33,
93.894419075,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.15,<==
93.894419075,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C4,Frontend_Bound,35.37,% Slots,,,0.00,5.32,<==
93.894419075,S0-C4,Backend_Bound,10.41,% Slots,,,0.00,5.32,
93.894419075,S0-C4,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.06,
93.894419075,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.35,% Slots,,,0.00,5.05,
93.894419075,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.32,
93.894419075,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
93.894419075,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.42,% Core_Clocks,,,0.00,5.32,
93.894419075,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C5,Frontend_Bound,49.09,% Slots,,,0.00,5.06,
93.894419075,S0-C5,Retiring,28.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
93.894419075,S0-C5,Frontend_Bound.Frontend_Bandwidth,26.33,% Slots,,,0.00,5.05,
93.894419075,S0-C5,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.33,
93.894419075,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.33,
93.894419075,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.36,% Core_Clocks,,,0.00,5.32,<==
93.894419075,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.91,% Core_Clocks,,,0.00,5.11,
93.894419075,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C6,Frontend_Bound,40.90,% Slots,,,0.00,5.06,
93.894419075,S0-C6,Backend_Bound,33.91,% Slots,,,0.00,5.06,
93.894419075,S0-C6,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S0-C6,Frontend_Bound.Frontend_Latency,28.10,% Slots,,rs_events.empty_end,0.00,5.06,<==
93.894419075,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.05,
93.894419075,S0-C6,Backend_Bound.Memory_Bound,19.17,% Slots,,,0.00,5.06,
93.894419075,S0-C6,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.06,
93.894419075,S0-C6,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.32,
93.894419075,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.00,% Core_Clocks,,,0.00,5.32,
93.894419075,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
93.894419075,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
93.894419075,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.25,% Clocks,,,0.00,5.15,
93.894419075,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C7,Frontend_Bound,39.08,% Slots,,,0.00,5.06,
93.894419075,S0-C7,Backend_Bound,36.33,% Slots,,,0.00,5.06,
93.894419075,S0-C7,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S0-C7,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.05,
93.894419075,S0-C7,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.05,
93.894419075,S0-C7,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.05,
93.894419075,S0-C7,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.32,
93.894419075,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.15,% Clocks,,idq.ms_switches,0.00,5.32,<==
93.894419075,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
93.894419075,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
93.894419075,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S1-C0,Backend_Bound,70.88,% Slots,,,0.00,5.06,
93.894419075,S1-C0,Retiring,41.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
93.894419075,S1-C0,Backend_Bound.Memory_Bound,46.73,% Slots,,,0.00,5.06,
93.894419075,S1-C0,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.06,
93.894419075,S1-C0,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.33,
93.894419075,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
93.894419075,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.39,% Clocks,,,0.00,5.15,
93.894419075,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C1,Frontend_Bound,22.29,% Slots,,,0.00,5.06,
93.894419075,S1-C1,Backend_Bound,59.83,% Slots,,,0.00,5.06,
93.894419075,S1-C1,Retiring,25.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C1,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.06,
93.894419075,S1-C1,Backend_Bound.Memory_Bound,38.78,% Slots,,,0.00,5.06,
93.894419075,S1-C1,Backend_Bound.Core_Bound,21.04,% Slots,,,0.00,5.06,
93.894419075,S1-C1,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.33,
93.894419075,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
93.894419075,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
93.894419075,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.78,% Clocks,,,0.00,5.14,
93.894419075,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C2,Frontend_Bound,37.31,% Slots,,,0.00,5.06,
93.894419075,S1-C2,Backend_Bound,33.27,% Slots,,,0.00,5.06,
93.894419075,S1-C2,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C2,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.06,<==
93.894419075,S1-C2,Backend_Bound.Memory_Bound,21.54,% Slots,,,0.00,5.06,
93.894419075,S1-C2,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.06,
93.894419075,S1-C2,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.32,
93.894419075,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
93.894419075,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.20,% Clocks,,,0.00,5.14,
93.894419075,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S1-C3,Frontend_Bound,33.17,% Slots,,,0.00,5.06,
93.894419075,S1-C3,Backend_Bound,44.01,% Slots,,,0.00,5.06,
93.894419075,S1-C3,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C3,Frontend_Bound.Frontend_Latency,27.05,% Slots,,rs_events.empty_end,0.00,5.06,
93.894419075,S1-C3,Backend_Bound.Memory_Bound,28.90,% Slots,,,0.00,5.06,
93.894419075,S1-C3,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.06,
93.894419075,S1-C3,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.32,
93.894419075,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
93.894419075,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
93.894419075,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C4,Backend_Bound,69.96,% Slots,,,0.00,5.06,
93.894419075,S1-C4,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C4,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.06,
93.894419075,S1-C4,Backend_Bound.Core_Bound,55.72,% Slots,,,0.00,5.06,
93.894419075,S1-C4,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.06,% Clocks,,,0.00,5.13,<==
93.894419075,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C5,Backend_Bound,84.44,% Slots,,,0.00,5.06,
93.894419075,S1-C5,Retiring,15.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C5,Backend_Bound.Memory_Bound,54.91,% Slots,,,0.00,5.06,
93.894419075,S1-C5,Backend_Bound.Core_Bound,29.53,% Slots,,,0.00,5.06,
93.894419075,S1-C5,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
93.894419075,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
93.894419075,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C6,Frontend_Bound,25.88,% Slots,,,0.00,5.06,
93.894419075,S1-C6,Backend_Bound,34.70,% Slots,,,0.00,5.06,
93.894419075,S1-C6,Retiring,26.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.85,% Slots,,,0.00,5.06,
93.894419075,S1-C6,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.05,
93.894419075,S1-C6,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.17,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.58,% Core_Clocks,,,0.00,5.33,
93.894419075,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.67,% Core_Clocks,,,0.00,5.09,
93.894419075,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
93.894419075,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
93.894419075,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
93.894419075,S1-C7,Frontend_Bound,33.02,% Slots,,,0.00,5.06,
93.894419075,S1-C7,Backend_Bound,44.34,% Slots,,,0.00,5.06,
93.894419075,S1-C7,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
93.894419075,S1-C7,Frontend_Bound.Frontend_Latency,73.98,% Slots,,rs_events.empty_end,0.00,5.06,
93.894419075,S1-C7,Backend_Bound.Core_Bound,101.97,% Slots,,,0.00,5.06,
93.894419075,S1-C7,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.32,
93.894419075,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.32,
93.894419075,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
93.894419075,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.32,
93.894419075,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.34,% Clocks,,,0.00,5.13,<==
93.894419075,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
93.894419075,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
93.894419075,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
93.894419075,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
93.894419075,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
93.894419075,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
93.894419075,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
95.395973393,S0-C0,Frontend_Bound,26.18,% Slots,,,0.00,5.32,
95.395973393,S0-C0,Backend_Bound,38.44,% Slots,,,0.00,5.32,
95.395973393,S0-C0,Retiring,30.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
95.395973393,S0-C0,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.32,
95.395973393,S0-C0,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.17,<==
95.395973393,S0-C0,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.17,
95.395973393,S0-C0,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.05,
95.395973393,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.32,
95.395973393,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
95.395973393,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.76,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.65,% Core_Clocks,,,0.00,5.06,
95.395973393,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.17,% Core_Clocks,,,0.00,5.32,
95.395973393,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
95.395973393,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
95.395973393,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C1,Bad_Speculation,11.91,% Slots,,,0.00,5.32,
95.395973393,S0-C1,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S0-C1,Backend_Bound,44.79,% Slots,,,0.00,5.32,
95.395973393,S0-C1,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.17,
95.395973393,S0-C1,Backend_Bound.Core_Bound,30.26,% Slots,,,0.00,5.17,
95.395973393,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
95.395973393,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.37,% Clocks,,,0.00,5.33,<==
95.395973393,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C2,Frontend_Bound,46.04,% Slots,,,0.00,5.32,
95.395973393,S0-C2,Backend_Bound,22.72,% Slots,,,0.00,5.32,
95.395973393,S0-C2,Retiring,27.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S0-C2,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S0-C2,Frontend_Bound.Frontend_Bandwidth,46.05,% Slots,,,0.00,5.32,
95.395973393,S0-C2,Backend_Bound.Core_Bound,18.09,% Slots,,,0.00,5.17,
95.395973393,S0-C2,Retiring.Microcode_Sequencer,4.84,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.36,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.36,% Core_Clocks,,,0.00,5.05,<==
95.395973393,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C3,Frontend_Bound,37.56,% Slots,,,0.00,5.32,
95.395973393,S0-C3,Backend_Bound,37.75,% Slots,,,0.00,5.32,
95.395973393,S0-C3,Retiring,29.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S0-C3,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.18,% Slots,,,0.00,5.32,
95.395973393,S0-C3,Backend_Bound.Core_Bound,28.13,% Slots,,,0.00,5.17,<==
95.395973393,S0-C3,Retiring.Microcode_Sequencer,11.65,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.08,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C4,Frontend_Bound,33.92,% Slots,,,0.00,5.32,<==
95.395973393,S0-C4,Backend_Bound,13.67,% Slots,,,0.00,5.32,
95.395973393,S0-C4,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.86,% Slots,,,0.00,5.32,
95.395973393,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.32,
95.395973393,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
95.395973393,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.51,% Core_Clocks,,,0.00,5.05,
95.395973393,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C5,Frontend_Bound,23.34,% Slots,,,0.00,5.33,
95.395973393,S0-C5,Backend_Bound,53.01,% Slots,,,0.00,5.33,
95.395973393,S0-C5,Retiring,26.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S0-C5,Frontend_Bound.Frontend_Latency,22.94,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S0-C5,Backend_Bound.Memory_Bound,29.07,% Slots,,,0.00,5.18,
95.395973393,S0-C5,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.18,
95.395973393,S0-C5,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
95.395973393,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.15,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
95.395973393,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
95.395973393,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C6,Backend_Bound,66.44,% Slots,,,0.00,5.32,
95.395973393,S0-C6,Retiring,21.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S0-C6,Backend_Bound.Memory_Bound,27.34,% Slots,,,0.00,5.18,
95.395973393,S0-C6,Backend_Bound.Core_Bound,39.09,% Slots,,,0.00,5.18,<==
95.395973393,S0-C6,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.27,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C7,Frontend_Bound,34.73,% Slots,,,0.00,5.32,
95.395973393,S0-C7,Bad_Speculation,10.76,% Slots,,,0.00,5.32,
95.395973393,S0-C7,Backend_Bound,10.52,% Slots,,,0.00,5.32,
95.395973393,S0-C7,Retiring,28.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S0-C7,Frontend_Bound.Frontend_Bandwidth,51.50,% Slots,,,0.00,5.32,
95.395973393,S0-C7,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.06,
95.395973393,S0-C7,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.03,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.45,% Core_Clocks,,,0.00,5.05,
95.395973393,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.82,% Core_Clocks,,,0.00,5.32,<==
95.395973393,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C0,Frontend_Bound,30.83,% Slots,,,0.00,5.33,
95.395973393,S1-C0,Bad_Speculation,20.12,% Slots,,,0.00,5.33,
95.395973393,S1-C0,Backend_Bound,16.33,% Slots,,,0.00,5.33,
95.395973393,S1-C0,Frontend_Bound.Frontend_Latency,22.99,% Slots,,rs_events.empty_end,0.00,5.31,
95.395973393,S1-C0,Bad_Speculation.Branch_Mispredicts,19.91,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C0,Backend_Bound.Memory_Bound,32.25,% Slots,,,0.00,5.18,
95.395973393,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.31,
95.395973393,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
95.395973393,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
95.395973393,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
95.395973393,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C1,Frontend_Bound,38.32,% Slots,,,0.00,5.32,
95.395973393,S1-C1,Bad_Speculation,13.45,% Slots,,,0.00,5.32,
95.395973393,S1-C1,Backend_Bound,19.42,% Slots,,,0.00,5.32,
95.395973393,S1-C1,Frontend_Bound.Frontend_Latency,29.06,% Slots,,rs_events.empty_end,0.00,5.31,
95.395973393,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.32,
95.395973393,S1-C1,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C1,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.18,
95.395973393,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.31,
95.395973393,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
95.395973393,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.76,% Core_Clocks,,,0.00,5.06,
95.395973393,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.93,% Core_Clocks,,,0.00,5.32,
95.395973393,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
95.395973393,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
95.395973393,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C2,Frontend_Bound,28.22,% Slots,,,0.00,5.32,
95.395973393,S1-C2,Bad_Speculation,11.69,% Slots,,,0.00,5.32,
95.395973393,S1-C2,Backend_Bound,34.11,% Slots,,,0.00,5.32,<==
95.395973393,S1-C2,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.31,
95.395973393,S1-C2,Bad_Speculation.Branch_Mispredicts,11.55,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.32,
95.395973393,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
95.395973393,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C3,Frontend_Bound,30.40,% Slots,,,0.00,5.32,
95.395973393,S1-C3,Bad_Speculation,13.36,% Slots,,,0.00,5.32,
95.395973393,S1-C3,Backend_Bound,25.45,% Slots,,,0.00,5.32,
95.395973393,S1-C3,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,0.00,5.32,
95.395973393,S1-C3,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C3,Backend_Bound.Memory_Bound,69.24,% Slots,,,0.00,5.19,
95.395973393,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.31,
95.395973393,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
95.395973393,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.49,% Core_Clocks,,,0.00,5.06,
95.395973393,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.09,% Core_Clocks,,,0.00,5.32,
95.395973393,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
95.395973393,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
95.395973393,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C4,Frontend_Bound,35.38,% Slots,,,0.00,5.31,<==
95.395973393,S1-C4,Bad_Speculation,16.14,% Slots,,,0.00,5.31,
95.395973393,S1-C4,Retiring,30.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S1-C4,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.31,
95.395973393,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.47,% Slots,,,0.00,5.31,
95.395973393,S1-C4,Bad_Speculation.Branch_Mispredicts,15.96,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C4,Retiring.Microcode_Sequencer,4.44,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.32,
95.395973393,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
95.395973393,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.32,
95.395973393,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.59,% Core_Clocks,,,0.00,5.05,
95.395973393,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.06,% Core_Clocks,,,0.00,5.32,
95.395973393,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
95.395973393,S1-C5,Frontend_Bound,27.38,% Slots,,,0.00,5.31,
95.395973393,S1-C5,Bad_Speculation,12.89,% Slots,,,0.00,5.31,
95.395973393,S1-C5,Backend_Bound,38.83,% Slots,,,0.00,5.31,
95.395973393,S1-C5,Retiring,30.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S1-C5,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.31,
95.395973393,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.31,
95.395973393,S1-C5,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C5,Backend_Bound.Memory_Bound,11.77,% Slots,,,0.00,5.19,
95.395973393,S1-C5,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.19,<==
95.395973393,S1-C5,Retiring.Microcode_Sequencer,3.55,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.31,
95.395973393,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
95.395973393,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.31,
95.395973393,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.54,% Core_Clocks,,,0.00,5.06,
95.395973393,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.12,% Core_Clocks,,,0.00,5.32,
95.395973393,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
95.395973393,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
95.395973393,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C6,Frontend_Bound,25.82,% Slots,,,0.00,5.32,
95.395973393,S1-C6,Bad_Speculation,13.30,% Slots,,,0.00,5.32,
95.395973393,S1-C6,Backend_Bound,37.18,% Slots,,,0.00,5.32,<==
95.395973393,S1-C6,Retiring,36.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
95.395973393,S1-C6,Frontend_Bound.Frontend_Latency,16.20,% Slots,,rs_events.empty_end,0.00,5.32,
95.395973393,S1-C6,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C6,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.19,
95.395973393,S1-C6,Backend_Bound.Core_Bound,19.67,% Slots,,,0.00,5.19,
95.395973393,S1-C6,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.32,
95.395973393,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
95.395973393,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.31,
95.395973393,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
95.395973393,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
95.395973393,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.53,% Clocks,,,0.00,5.33,
95.395973393,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C7,Frontend_Bound,21.62,% Slots,,,0.00,5.32,
95.395973393,S1-C7,Bad_Speculation,17.46,% Slots,,,0.00,5.32,
95.395973393,S1-C7,Backend_Bound,31.04,% Slots,,,0.00,5.32,<==
95.395973393,S1-C7,Bad_Speculation.Branch_Mispredicts,17.26,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.395973393,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
95.395973393,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
95.395973393,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
96.891321147,S0-C0,Frontend_Bound,29.02,% Slots,,,0.00,5.34,
96.891321147,S0-C0,Bad_Speculation,19.74,% Slots,,,0.00,5.34,
96.891321147,S0-C0,Backend_Bound,22.64,% Slots,,,0.00,5.34,
96.891321147,S0-C0,Frontend_Bound.Frontend_Bandwidth,24.79,% Slots,,,0.00,5.34,<==
96.891321147,S0-C0,Bad_Speculation.Branch_Mispredicts,19.20,% Slots,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S0-C0,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.13,
96.891321147,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.27,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.55,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C1,Frontend_Bound,34.50,% Slots,,,0.00,5.34,
96.891321147,S0-C1,Bad_Speculation,15.81,% Slots,,,0.00,5.34,
96.891321147,S0-C1,Backend_Bound,19.24,% Slots,,,0.00,5.34,
96.891321147,S0-C1,Frontend_Bound.Frontend_Latency,37.01,% Slots,,rs_events.empty_end,0.00,5.34,<==
96.891321147,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.34,
96.891321147,S0-C1,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.10,% Clocks,,,0.00,5.08,
96.891321147,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.94,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.09,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C2,Frontend_Bound,23.90,% Slots,,,0.00,5.34,
96.891321147,S0-C2,Bad_Speculation,21.14,% Slots,,,0.00,5.34,
96.891321147,S0-C2,Backend_Bound,24.10,% Slots,,,0.00,5.34,
96.891321147,S0-C2,Retiring,50.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
96.891321147,S0-C2,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.08,% Slots,,,0.00,5.34,
96.891321147,S0-C2,Bad_Speculation.Branch_Mispredicts,20.05,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C2,Backend_Bound.Memory_Bound,15.68,% Slots,,,0.00,5.13,
96.891321147,S0-C2,Retiring.Microcode_Sequencer,2.88,% Slots,,idq.ms_uops,0.00,5.07,<==
96.891321147,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.08,
96.891321147,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.08,
96.891321147,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.96,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
96.891321147,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C3,Frontend_Bound,25.32,% Slots,,,0.00,5.34,
96.891321147,S0-C3,Bad_Speculation,23.83,% Slots,,,0.00,5.34,
96.891321147,S0-C3,Backend_Bound,20.07,% Slots,,,0.00,5.34,
96.891321147,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.34,
96.891321147,S0-C3,Bad_Speculation.Branch_Mispredicts,23.54,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C3,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.15,
96.891321147,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.25,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.57,% Core_Clocks,,,0.00,5.35,<==
96.891321147,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.88,% Clocks,,,0.00,5.35,
96.891321147,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C4,Frontend_Bound,31.17,% Slots,,,0.00,5.34,<==
96.891321147,S0-C4,Bad_Speculation,10.41,% Slots,,,0.00,5.34,
96.891321147,S0-C4,Backend_Bound,19.03,% Slots,,,0.00,5.34,
96.891321147,S0-C4,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.34,
96.891321147,S0-C4,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C4,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.15,
96.891321147,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.08,
96.891321147,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.17,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.97,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C5,Bad_Speculation,11.81,% Slots,,,0.00,5.34,
96.891321147,S0-C5,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C5,Backend_Bound,55.42,% Slots,,,0.00,5.34,
96.891321147,S0-C5,Backend_Bound.Memory_Bound,48.83,% Slots,,,0.00,5.14,<==
96.891321147,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
96.891321147,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.891321147,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C6,Frontend_Bound,40.55,% Slots,,,0.00,5.34,<==
96.891321147,S0-C6,Bad_Speculation,11.92,% Slots,,,0.00,5.34,
96.891321147,S0-C6,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.85,% Slots,,,0.00,5.34,
96.891321147,S0-C6,Bad_Speculation.Branch_Mispredicts,11.67,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.31,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.13,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C7,Frontend_Bound,46.06,% Slots,,,0.00,5.34,
96.891321147,S0-C7,Bad_Speculation,18.60,% Slots,,,0.00,5.34,
96.891321147,S0-C7,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
96.891321147,S0-C7,Frontend_Bound.Frontend_Latency,26.83,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.36,% Slots,,,0.00,5.34,
96.891321147,S0-C7,Bad_Speculation.Branch_Mispredicts,18.13,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S0-C7,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.07,
96.891321147,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.08,
96.891321147,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
96.891321147,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.12,% Clocks,,idq.ms_switches,0.00,5.08,
96.891321147,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.31,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.88,% Core_Clocks,,,0.00,5.35,
96.891321147,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C0,Frontend_Bound,32.20,% Slots,,,0.00,5.34,
96.891321147,S1-C0,Bad_Speculation,15.73,% Slots,,,0.00,5.34,
96.891321147,S1-C0,Backend_Bound,26.96,% Slots,,,0.00,5.34,
96.891321147,S1-C0,Frontend_Bound.Frontend_Latency,24.30,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S1-C0,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C0,Backend_Bound.Memory_Bound,13.62,% Slots,,,0.00,5.15,
96.891321147,S1-C0,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.15,
96.891321147,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.09,
96.891321147,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
96.891321147,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.891321147,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.18,% Clocks,,,0.00,5.35,
96.891321147,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S1-C1,Frontend_Bound,43.72,% Slots,,,0.00,5.35,<==
96.891321147,S1-C1,Bad_Speculation,14.90,% Slots,,,0.00,5.35,
96.891321147,S1-C1,Backend_Bound,17.65,% Slots,,,0.00,5.35,
96.891321147,S1-C1,Retiring,29.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
96.891321147,S1-C1,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.35,
96.891321147,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.41,% Slots,,,0.00,5.35,
96.891321147,S1-C1,Bad_Speculation.Branch_Mispredicts,14.66,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C1,Retiring.Microcode_Sequencer,1.05,% Slots,,idq.ms_uops,0.00,5.08,
96.891321147,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.08,
96.891321147,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.08,
96.891321147,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.10,% Core_Clocks,,,0.00,5.35,
96.891321147,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
96.891321147,S1-C2,Frontend_Bound,26.92,% Slots,,,0.00,5.34,
96.891321147,S1-C2,Bad_Speculation,14.72,% Slots,,,0.00,5.34,
96.891321147,S1-C2,Backend_Bound,33.13,% Slots,,,0.00,5.34,<==
96.891321147,S1-C2,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S1-C2,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C2,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.15,
96.891321147,S1-C2,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.15,
96.891321147,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.08,
96.891321147,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.45,% Clocks,,,0.00,5.35,
96.891321147,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C3,Frontend_Bound,34.21,% Slots,,,0.00,5.34,<==
96.891321147,S1-C3,Bad_Speculation,18.34,% Slots,,,0.00,5.34,
96.891321147,S1-C3,Backend_Bound,23.18,% Slots,,,0.00,5.34,
96.891321147,S1-C3,Bad_Speculation.Branch_Mispredicts,18.11,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C3,Backend_Bound.Memory_Bound,63.06,% Slots,,,0.00,5.15,
96.891321147,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C4,Frontend_Bound,34.70,% Slots,,,0.00,5.34,
96.891321147,S1-C4,Bad_Speculation,13.23,% Slots,,,0.00,5.34,
96.891321147,S1-C4,Backend_Bound,24.07,% Slots,,,0.00,5.34,
96.891321147,S1-C4,Frontend_Bound.Frontend_Latency,23.39,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.34,
96.891321147,S1-C4,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C4,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.14,
96.891321147,S1-C4,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.14,
96.891321147,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.44,% Clocks,,,0.00,5.08,
96.891321147,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
96.891321147,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.98,% Core_Clocks,,,0.00,5.35,
96.891321147,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.38,% Core_Clocks,,,0.00,5.35,
96.891321147,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.891321147,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C5,Frontend_Bound,33.99,% Slots,,,0.00,5.34,
96.891321147,S1-C5,Bad_Speculation,11.71,% Slots,,,0.00,5.34,
96.891321147,S1-C5,Backend_Bound,25.15,% Slots,,,0.00,5.34,
96.891321147,S1-C5,Frontend_Bound.Frontend_Latency,23.56,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S1-C5,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C5,Backend_Bound.Memory_Bound,18.89,% Slots,,,0.00,5.14,
96.891321147,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,,,0.00,5.08,
96.891321147,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
96.891321147,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.891321147,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C6,Frontend_Bound,37.52,% Slots,,,0.00,5.34,<==
96.891321147,S1-C6,Bad_Speculation,14.78,% Slots,,,0.00,5.34,
96.891321147,S1-C6,Backend_Bound,21.88,% Slots,,,0.00,5.34,
96.891321147,S1-C6,Retiring,31.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
96.891321147,S1-C6,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.10,% Slots,,,0.00,5.34,
96.891321147,S1-C6,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C6,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.14,
96.891321147,S1-C6,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.14,
96.891321147,S1-C6,Retiring.Microcode_Sequencer,0.89,% Slots,,idq.ms_uops,0.00,5.07,
96.891321147,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.09,
96.891321147,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
96.891321147,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.09,
96.891321147,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
96.891321147,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
96.891321147,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C7,Frontend_Bound,28.57,% Slots,,,0.00,5.34,
96.891321147,S1-C7,Bad_Speculation,16.84,% Slots,,,0.00,5.34,
96.891321147,S1-C7,Backend_Bound,18.79,% Slots,,,0.00,5.34,
96.891321147,S1-C7,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.34,
96.891321147,S1-C7,Bad_Speculation.Branch_Mispredicts,16.67,% Slots,,br_misp_retired.all_branches,0.00,5.34,
96.891321147,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.08,
96.891321147,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
96.891321147,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
96.891321147,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
96.891321147,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
96.891321147,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
98.384064618,S0-C0,Frontend_Bound,43.98,% Slots,,,0.00,5.09,
98.384064618,S0-C0,Bad_Speculation,14.42,% Slots,,,0.00,5.09,
98.384064618,S0-C0,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
98.384064618,S0-C0,Frontend_Bound.Frontend_Latency,29.96,% Slots,,rs_events.empty_end,0.00,5.1,
98.384064618,S0-C0,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S0-C0,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.36,
98.384064618,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.36,
98.384064618,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
98.384064618,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.36,
98.384064618,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C1,Frontend_Bound,43.09,% Slots,,,0.00,5.1,
98.384064618,S0-C1,Bad_Speculation,17.30,% Slots,,,0.00,5.1,
98.384064618,S0-C1,Backend_Bound,13.21,% Slots,,,0.00,5.1,
98.384064618,S0-C1,Retiring,39.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
98.384064618,S0-C1,Frontend_Bound.Frontend_Latency,47.12,% Slots,,rs_events.empty_end,0.00,5.1,
98.384064618,S0-C1,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.1,
98.384064618,S0-C1,Backend_Bound.Core_Bound,24.53,% Slots,,,0.00,5.1,
98.384064618,S0-C1,Retiring.Microcode_Sequencer,2.72,% Slots,,idq.ms_uops,0.00,5.36,
98.384064618,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.36,
98.384064618,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
98.384064618,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.36,
98.384064618,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.81,% Clocks,,,0.00,5.1,
98.384064618,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C2,Frontend_Bound,50.65,% Slots,,,0.00,5.1,
98.384064618,S0-C2,Bad_Speculation,23.99,% Slots,,,0.00,5.09,
98.384064618,S0-C2,Frontend_Bound.Frontend_Latency,35.81,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.09,
98.384064618,S0-C2,Bad_Speculation.Branch_Mispredicts,23.78,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.36,
98.384064618,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
98.384064618,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.39,% Core_Clocks,,,0.00,5.36,
98.384064618,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.88,% Core_Clocks,,,0.00,5.1,
98.384064618,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C3,Frontend_Bound,46.22,% Slots,,,0.00,5.09,
98.384064618,S0-C3,Bad_Speculation,15.94,% Slots,,,0.00,5.09,
98.384064618,S0-C3,Backend_Bound,12.84,% Slots,,,0.00,5.09,
98.384064618,S0-C3,Frontend_Bound.Frontend_Latency,73.31,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S0-C3,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S0-C3,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.09,
98.384064618,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.36,
98.384064618,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
98.384064618,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
98.384064618,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
98.384064618,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C4,Frontend_Bound,33.28,% Slots,,,0.00,5.09,
98.384064618,S0-C4,Bad_Speculation,11.70,% Slots,,,0.00,5.09,
98.384064618,S0-C4,Backend_Bound,14.60,% Slots,,,0.00,5.09,
98.384064618,S0-C4,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.09,<==
98.384064618,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.09,
98.384064618,S0-C4,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.36,
98.384064618,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
98.384064618,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.90,% Core_Clocks,,,0.00,5.36,
98.384064618,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C5,Frontend_Bound,30.85,% Slots,,,0.00,5.1,
98.384064618,S0-C5,Bad_Speculation,10.26,% Slots,,,0.00,5.1,
98.384064618,S0-C5,Backend_Bound,36.17,% Slots,,,0.00,5.1,
98.384064618,S0-C5,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S0-C5,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.1,
98.384064618,S0-C5,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.09,
98.384064618,S0-C5,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.09,
98.384064618,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.36,
98.384064618,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
98.384064618,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
98.384064618,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C6,Frontend_Bound,28.96,% Slots,,,0.00,5.1,
98.384064618,S0-C6,Backend_Bound,37.23,% Slots,,,0.00,5.1,
98.384064618,S0-C6,Frontend_Bound.Frontend_Latency,40.13,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S0-C6,Backend_Bound.Memory_Bound,50.12,% Slots,,,0.00,5.09,<==
98.384064618,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.36,
98.384064618,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
98.384064618,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
98.384064618,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
98.384064618,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C7,Frontend_Bound,35.56,% Slots,,,0.00,5.1,
98.384064618,S0-C7,Bad_Speculation,13.72,% Slots,,,0.00,5.09,
98.384064618,S0-C7,Backend_Bound,26.94,% Slots,,,0.00,5.09,
98.384064618,S0-C7,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.53,% Slots,,,0.00,5.09,
98.384064618,S0-C7,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.36,
98.384064618,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
98.384064618,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.85,% Core_Clocks,,,0.00,5.36,
98.384064618,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.15,% Core_Clocks,,,0.00,5.09,
98.384064618,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
98.384064618,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C0,Frontend_Bound,35.05,% Slots,,,0.00,5.09,<==
98.384064618,S1-C0,Bad_Speculation,12.31,% Slots,,,0.00,5.09,
98.384064618,S1-C0,Backend_Bound,26.40,% Slots,,,0.00,5.09,
98.384064618,S1-C0,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S1-C0,Frontend_Bound.Frontend_Bandwidth,21.55,% Slots,,,0.00,5.09,
98.384064618,S1-C0,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C0,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.09,
98.384064618,S1-C0,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.09,
98.384064618,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.35,
98.384064618,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
98.384064618,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.61,% Core_Clocks,,,0.00,5.35,
98.384064618,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.82,% Core_Clocks,,,0.00,5.09,
98.384064618,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
98.384064618,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.01,% Clocks,,,0.00,5.09,
98.384064618,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C1,Frontend_Bound,27.10,% Slots,,,0.00,5.09,
98.384064618,S1-C1,Bad_Speculation,13.69,% Slots,,,0.00,5.09,
98.384064618,S1-C1,Backend_Bound,31.13,% Slots,,,0.00,5.09,
98.384064618,S1-C1,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C1,Backend_Bound.Memory_Bound,19.36,% Slots,,,0.00,5.09,
98.384064618,S1-C1,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.09,
98.384064618,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
98.384064618,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C2,Bad_Speculation,12.86,% Slots,,,0.00,5.09,
98.384064618,S1-C2,Bad_Speculation.Branch_Mispredicts,12.57,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C2,Backend_Bound,29.34,% Slots,,,0.00,5.09,
98.384064618,S1-C2,Backend_Bound.Core_Bound,32.53,% Slots,,,0.00,5.09,
98.384064618,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.80,% Clocks,,,0.00,5.09,<==
98.384064618,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C3,Frontend_Bound,21.16,% Slots,,,0.00,5.09,
98.384064618,S1-C3,Bad_Speculation,14.61,% Slots,,,0.00,5.09,
98.384064618,S1-C3,Backend_Bound,29.80,% Slots,,,0.00,5.09,
98.384064618,S1-C3,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C3,Backend_Bound.Core_Bound,35.77,% Slots,,,0.00,5.09,
98.384064618,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.73,% Clocks,,,0.00,5.09,<==
98.384064618,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
98.384064618,S1-C4,Frontend_Bound,26.67,% Slots,,,0.00,5.09,
98.384064618,S1-C4,Bad_Speculation,19.32,% Slots,,,0.00,5.09,
98.384064618,S1-C4,Backend_Bound,14.24,% Slots,,,0.00,5.09,
98.384064618,S1-C4,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.09,
98.384064618,S1-C4,Bad_Speculation.Branch_Mispredicts,19.12,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
98.384064618,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.43,% Core_Clocks,,,0.00,5.09,
98.384064618,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C5,Frontend_Bound,24.06,% Slots,,,0.00,5.1,
98.384064618,S1-C5,Bad_Speculation,10.78,% Slots,,,0.00,5.09,
98.384064618,S1-C5,Backend_Bound,39.50,% Slots,,,0.00,5.09,
98.384064618,S1-C5,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
98.384064618,S1-C5,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.1,
98.384064618,S1-C5,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C5,Backend_Bound.Core_Bound,50.22,% Slots,,,0.00,5.09,
98.384064618,S1-C5,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.36,
98.384064618,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.12,% Clocks,,,0.00,5.35,
98.384064618,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
98.384064618,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.35,
98.384064618,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.88,% Clocks,,,0.00,5.09,<==
98.384064618,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C6,Frontend_Bound,37.97,% Slots,,,0.00,5.09,
98.384064618,S1-C6,Bad_Speculation,24.75,% Slots,,,0.00,5.09,
98.384064618,S1-C6,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S1-C6,Frontend_Bound.Frontend_Bandwidth,26.70,% Slots,,,0.00,5.09,<==
98.384064618,S1-C6,Bad_Speculation.Branch_Mispredicts,24.34,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
98.384064618,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.92,% Core_Clocks,,,0.00,5.36,
98.384064618,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.18,% Core_Clocks,,,0.00,5.1,
98.384064618,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C7,Frontend_Bound,33.77,% Slots,,,0.00,5.09,<==
98.384064618,S1-C7,Bad_Speculation,13.33,% Slots,,,0.00,5.09,
98.384064618,S1-C7,Backend_Bound,15.71,% Slots,,,0.00,5.09,
98.384064618,S1-C7,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.09,
98.384064618,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.09,
98.384064618,S1-C7,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.09,
98.384064618,S1-C7,Backend_Bound.Memory_Bound,10.46,% Slots,,,0.00,5.09,
98.384064618,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.36,
98.384064618,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
98.384064618,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.29,% Core_Clocks,,,0.00,5.36,
98.384064618,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.94,% Core_Clocks,,,0.00,5.09,
98.384064618,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
98.384064618,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
98.384064618,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
98.384064618,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
99.84874601,S0-C0,Frontend_Bound,27.09,% Slots,,,0.00,5.42,
99.84874601,S0-C0,Bad_Speculation,14.91,% Slots,,,0.00,5.42,
99.84874601,S0-C0,Backend_Bound,31.92,% Slots,,,0.00,5.42,
99.84874601,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.26,
99.84874601,S0-C0,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C0,Backend_Bound.Memory_Bound,21.10,% Slots,,,0.00,5.19,
99.84874601,S0-C0,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.19,
99.84874601,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.11,% Core_Clocks,,,0.00,5.19,
99.84874601,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.83,% Core_Clocks,,,0.00,5.46,
99.84874601,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
99.84874601,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
99.84874601,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.18,% Clocks,,,0.00,5.18,
99.84874601,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C1,Backend_Bound,73.31,% Slots,,,0.00,5.43,
99.84874601,S0-C1,Backend_Bound.Memory_Bound,62.67,% Slots,,,0.00,5.19,<==
99.84874601,S0-C1,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.19,
99.84874601,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
99.84874601,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
99.84874601,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C2,Frontend_Bound,35.21,% Slots,,,0.00,5.42,
99.84874601,S0-C2,Bad_Speculation,16.53,% Slots,,,0.00,5.42,
99.84874601,S0-C2,Backend_Bound,18.24,% Slots,,,0.00,5.42,
99.84874601,S0-C2,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,0.00,5.22,
99.84874601,S0-C2,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C2,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.19,
99.84874601,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
99.84874601,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
99.84874601,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C3,Bad_Speculation,15.26,% Slots,,,0.00,5.42,
99.84874601,S0-C3,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C3,Backend_Bound,35.09,% Slots,,,0.00,5.42,
99.84874601,S0-C3,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.19,
99.84874601,S0-C3,Backend_Bound.Core_Bound,23.56,% Slots,,,0.00,5.19,<==
99.84874601,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
99.84874601,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C4,Frontend_Bound,30.07,% Slots,,,0.00,5.43,
99.84874601,S0-C4,Backend_Bound,25.36,% Slots,,,0.00,5.43,
99.84874601,S0-C4,Retiring,37.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S0-C4,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.22,
99.84874601,S0-C4,Backend_Bound.Memory_Bound,28.70,% Slots,,,0.00,5.19,
99.84874601,S0-C4,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.18,<==
99.84874601,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.19,
99.84874601,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.99,% Clocks,,idq.ms_switches,0.00,5.19,
99.84874601,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C5,Frontend_Bound,24.85,% Slots,,,0.00,5.34,
99.84874601,S0-C5,Bad_Speculation,12.09,% Slots,,,0.00,5.3,
99.84874601,S0-C5,Backend_Bound,38.60,% Slots,,,0.00,5.3,
99.84874601,S0-C5,Retiring,31.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S0-C5,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.21,
99.84874601,S0-C5,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C5,Backend_Bound.Memory_Bound,57.34,% Slots,,,0.00,5.19,
99.84874601,S0-C5,Retiring.Microcode_Sequencer,1.85,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.19,
99.84874601,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.19,
99.84874601,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
99.84874601,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C6,Frontend_Bound,31.84,% Slots,,,0.00,5.34,<==
99.84874601,S0-C6,Bad_Speculation,16.14,% Slots,,,0.00,5.3,
99.84874601,S0-C6,Bad_Speculation.Branch_Mispredicts,15.76,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C7,Frontend_Bound,33.42,% Slots,,,0.00,5.34,
99.84874601,S0-C7,Bad_Speculation,10.66,% Slots,,,0.00,5.3,
99.84874601,S0-C7,Backend_Bound,21.82,% Slots,,,0.00,5.3,
99.84874601,S0-C7,Retiring,23.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
99.84874601,S0-C7,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.22,
99.84874601,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.34,
99.84874601,S0-C7,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S0-C7,Backend_Bound.Core_Bound,31.62,% Slots,,,0.00,5.19,
99.84874601,S0-C7,Retiring.Microcode_Sequencer,3.68,% Slots,,idq.ms_uops,0.00,5.19,
99.84874601,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.19,
99.84874601,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
99.84874601,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.82,% Clocks,,idq.ms_switches,0.00,5.19,
99.84874601,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.99,% Core_Clocks,,,0.00,5.19,
99.84874601,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.43,% Core_Clocks,,,0.00,5.46,
99.84874601,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.16,% Clocks,,,0.00,5.19,
99.84874601,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C0,Frontend_Bound,35.94,% Slots,,,0.00,5.34,
99.84874601,S1-C0,Bad_Speculation,12.81,% Slots,,,0.00,5.3,
99.84874601,S1-C0,Backend_Bound,20.17,% Slots,,,0.00,5.3,
99.84874601,S1-C0,Retiring,31.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C0,Frontend_Bound.Frontend_Latency,22.48,% Slots,,rs_events.empty_end,0.00,5.22,<==
99.84874601,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.34,
99.84874601,S1-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C0,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.19,
99.84874601,S1-C0,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.94,% Clocks,,idq.ms_switches,0.00,5.19,
99.84874601,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C1,Bad_Speculation,13.47,% Slots,,,0.00,5.3,
99.84874601,S1-C1,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.18,
99.84874601,S1-C1,Backend_Bound,39.08,% Slots,,,0.00,5.3,
99.84874601,S1-C1,Retiring,34.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C1,Backend_Bound.Memory_Bound,31.28,% Slots,,,0.00,5.19,
99.84874601,S1-C1,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.60,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
99.84874601,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C2,Frontend_Bound,24.97,% Slots,,,0.00,5.34,
99.84874601,S1-C2,Backend_Bound,42.61,% Slots,,,0.00,5.3,
99.84874601,S1-C2,Retiring,30.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C2,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.36,
99.84874601,S1-C2,Backend_Bound.Memory_Bound,27.83,% Slots,,,0.00,5.18,
99.84874601,S1-C2,Backend_Bound.Core_Bound,14.78,% Slots,,,0.00,5.18,
99.84874601,S1-C2,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.18,
99.84874601,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
99.84874601,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C3,Frontend_Bound,35.68,% Slots,,,0.00,5.34,
99.84874601,S1-C3,Bad_Speculation,12.46,% Slots,,,0.00,5.3,
99.84874601,S1-C3,Backend_Bound,24.92,% Slots,,,0.00,5.3,
99.84874601,S1-C3,Retiring,35.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C3,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.36,<==
99.84874601,S1-C3,Bad_Speculation.Branch_Mispredicts,12.09,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C3,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.19,
99.84874601,S1-C3,Retiring.Microcode_Sequencer,4.29,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.69,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C4,Frontend_Bound,37.65,% Slots,,,0.00,5.34,
99.84874601,S1-C4,Bad_Speculation,12.65,% Slots,,,0.00,5.3,
99.84874601,S1-C4,Backend_Bound,17.66,% Slots,,,0.00,5.3,
99.84874601,S1-C4,Retiring,34.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C4,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.36,
99.84874601,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.94,% Slots,,,0.00,5.26,
99.84874601,S1-C4,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.18,
99.84874601,S1-C4,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.18,
99.84874601,S1-C4,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.18,
99.84874601,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
99.84874601,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.51,% Core_Clocks,,,0.00,5.19,
99.84874601,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.27,% Core_Clocks,,,0.00,5.46,
99.84874601,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
99.84874601,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
99.84874601,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C5,Frontend_Bound,20.08,% Slots,,,0.00,5.33,
99.84874601,S1-C5,Backend_Bound,54.41,% Slots,,,0.00,5.3,
99.84874601,S1-C5,Retiring,35.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C5,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.36,
99.84874601,S1-C5,Backend_Bound.Memory_Bound,44.22,% Slots,,,0.00,5.18,
99.84874601,S1-C5,Backend_Bound.Core_Bound,10.19,% Slots,,,0.00,5.18,
99.84874601,S1-C5,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
99.84874601,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.61,% Clocks,,,0.00,5.18,
99.84874601,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C6,Frontend_Bound,26.21,% Slots,,,0.00,5.33,
99.84874601,S1-C6,Bad_Speculation,15.06,% Slots,,,0.00,5.3,
99.84874601,S1-C6,Backend_Bound,33.38,% Slots,,,0.00,5.3,
99.84874601,S1-C6,Retiring,26.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C6,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C6,Backend_Bound.Core_Bound,24.70,% Slots,,,0.00,5.18,<==
99.84874601,S1-C6,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.99,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C7,Bad_Speculation,13.78,% Slots,,,0.00,5.3,
99.84874601,S1-C7,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.19,
99.84874601,S1-C7,Backend_Bound,47.26,% Slots,,,0.00,5.3,
99.84874601,S1-C7,Retiring,30.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
99.84874601,S1-C7,Backend_Bound.Memory_Bound,33.15,% Slots,,,0.00,5.19,
99.84874601,S1-C7,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.19,
99.84874601,S1-C7,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.18,
99.84874601,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.58,% Clocks,,idq.ms_switches,0.00,5.18,
99.84874601,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
99.84874601,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.91,% Clocks,,,0.00,5.18,
99.84874601,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
99.84874601,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
101.285817868,S0-C0,Backend_Bound,43.73,% Slots,,,0.00,5.02,
101.285817868,S0-C0,Backend_Bound.Memory_Bound,42.62,% Slots,,,0.00,5.02,
101.285817868,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
101.285817868,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C1,Backend_Bound,58.60,% Slots,,,0.00,5.02,
101.285817868,S0-C1,Retiring,20.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
101.285817868,S0-C1,Backend_Bound.Memory_Bound,67.72,% Slots,,,0.00,5.02,<==
101.285817868,S0-C1,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.29,
101.285817868,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
101.285817868,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
101.285817868,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.97,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
101.285817868,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C2,Backend_Bound,55.43,% Slots,,,0.00,5.02,
101.285817868,S0-C2,Retiring,21.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
101.285817868,S0-C2,Backend_Bound.Memory_Bound,43.00,% Slots,,,0.00,5.02,
101.285817868,S0-C2,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.02,
101.285817868,S0-C2,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.29,
101.285817868,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.38,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
101.285817868,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
101.285817868,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
101.285817868,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C3,Frontend_Bound,20.91,% Slots,,,0.00,5.02,
101.285817868,S0-C3,Backend_Bound,52.19,% Slots,,,0.00,5.02,
101.285817868,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.03,% Slots,,,0.00,5.02,
101.285817868,S0-C3,Backend_Bound.Memory_Bound,30.54,% Slots,,,0.00,5.02,
101.285817868,S0-C3,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.02,
101.285817868,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.41,% Core_Clocks,,,0.00,5.29,
101.285817868,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
101.285817868,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
101.285817868,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C4,Frontend_Bound,36.08,% Slots,,,0.00,5.02,
101.285817868,S0-C4,Backend_Bound,16.04,% Slots,,,0.00,5.02,
101.285817868,S0-C4,Retiring,35.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
101.285817868,S0-C4,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.02,<==
101.285817868,S0-C4,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.02,
101.285817868,S0-C4,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.29,
101.285817868,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.3,
101.285817868,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
101.285817868,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
101.285817868,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C5,Frontend_Bound,23.08,% Slots,,,0.00,5.04,
101.285817868,S0-C5,Bad_Speculation,10.10,% Slots,,,0.00,5.02,
101.285817868,S0-C5,Backend_Bound,36.47,% Slots,,,0.00,5.02,<==
101.285817868,S0-C5,Retiring,26.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
101.285817868,S0-C5,Bad_Speculation.Branch_Mispredicts,9.58,% Slots,,br_misp_retired.all_branches,0.00,5.02,
101.285817868,S0-C5,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.02,
101.285817868,S0-C5,Backend_Bound.Core_Bound,17.78,% Slots,,,0.00,5.02,
101.285817868,S0-C5,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.29,
101.285817868,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
101.285817868,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
101.285817868,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.97,% Clocks,,,0.00,5.22,
101.285817868,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C6,Frontend_Bound,25.62,% Slots,,,0.00,5.03,
101.285817868,S0-C6,Backend_Bound,47.46,% Slots,,,0.00,5.02,
101.285817868,S0-C6,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
101.285817868,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.03,
101.285817868,S0-C6,Backend_Bound.Memory_Bound,30.25,% Slots,,,0.00,5.02,
101.285817868,S0-C6,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.02,
101.285817868,S0-C6,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.3,
101.285817868,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.42,% Clocks,,idq.ms_switches,0.00,5.29,
101.285817868,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.77,% Core_Clocks,,,0.00,5.29,
101.285817868,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
101.285817868,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C7,Frontend_Bound,20.48,% Slots,,,0.00,5.03,
101.285817868,S0-C7,Bad_Speculation,10.34,% Slots,,,0.00,5.02,
101.285817868,S0-C7,Backend_Bound,38.50,% Slots,,,0.00,5.02,
101.285817868,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.03,
101.285817868,S0-C7,Bad_Speculation.Branch_Mispredicts,9.73,% Slots,,br_misp_retired.all_branches,0.00,5.02,
101.285817868,S0-C7,Backend_Bound.Memory_Bound,41.71,% Slots,,,0.00,5.02,<==
101.285817868,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.59,% Core_Clocks,,,0.00,5.29,
101.285817868,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.02,% Core_Clocks,,,0.00,5.29,
101.285817868,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
101.285817868,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
101.285817868,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C0,Backend_Bound,47.09,% Slots,,,0.00,5.02,
101.285817868,S1-C0,Backend_Bound.Memory_Bound,42.26,% Slots,,,0.00,5.02,
101.285817868,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
101.285817868,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
101.285817868,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C1,Frontend_Bound,26.62,% Slots,,,0.00,5.03,
101.285817868,S1-C1,Bad_Speculation,14.66,% Slots,,,0.00,5.02,
101.285817868,S1-C1,Backend_Bound,36.70,% Slots,,,0.00,5.02,<==
101.285817868,S1-C1,Retiring,30.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
101.285817868,S1-C1,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.04,
101.285817868,S1-C1,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.02,
101.285817868,S1-C1,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.29,
101.285817868,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
101.285817868,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C2,Bad_Speculation,13.96,% Slots,,,0.00,5.02,
101.285817868,S1-C2,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.02,
101.285817868,S1-C2,Backend_Bound,39.81,% Slots,,,0.00,5.02,
101.285817868,S1-C2,Backend_Bound.Memory_Bound,57.25,% Slots,,,0.00,5.02,
101.285817868,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
101.285817868,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
101.285817868,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C3,Bad_Speculation,11.17,% Slots,,,0.00,5.02,
101.285817868,S1-C3,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.02,
101.285817868,S1-C3,Backend_Bound,48.12,% Slots,,,0.00,5.02,
101.285817868,S1-C3,Backend_Bound.Memory_Bound,44.76,% Slots,,,0.00,5.02,
101.285817868,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
101.285817868,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
101.285817868,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C4,Backend_Bound,49.13,% Slots,,,0.00,5.02,
101.285817868,S1-C4,Backend_Bound.Memory_Bound,45.77,% Slots,,,0.00,5.02,
101.285817868,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
101.285817868,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
101.285817868,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C5,Frontend_Bound,31.68,% Slots,,,0.00,5.03,
101.285817868,S1-C5,Backend_Bound,41.25,% Slots,,,0.00,5.02,
101.285817868,S1-C5,Retiring,25.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
101.285817868,S1-C5,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.04,
101.285817868,S1-C5,Backend_Bound.Memory_Bound,40.04,% Slots,,,0.00,5.02,
101.285817868,S1-C5,Retiring.Microcode_Sequencer,3.32,% Slots,,idq.ms_uops,0.00,5.3,
101.285817868,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.48,% Clocks,,,0.00,5.3,
101.285817868,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
101.285817868,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
101.285817868,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C6,Frontend_Bound,24.51,% Slots,,,0.00,5.04,
101.285817868,S1-C6,Backend_Bound,51.54,% Slots,,,0.00,5.02,
101.285817868,S1-C6,Retiring,23.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
101.285817868,S1-C6,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.04,
101.285817868,S1-C6,Backend_Bound.Memory_Bound,46.89,% Slots,,,0.00,5.02,
101.285817868,S1-C6,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.29,
101.285817868,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.19,% Clocks,,,0.00,5.3,
101.285817868,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
101.285817868,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.3,
101.285817868,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
101.285817868,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
101.285817868,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C7,Frontend_Bound,27.36,% Slots,,,0.00,5.04,
101.285817868,S1-C7,Backend_Bound,38.00,% Slots,,,0.00,5.02,
101.285817868,S1-C7,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.04,
101.285817868,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.04,
101.285817868,S1-C7,Backend_Bound.Memory_Bound,51.52,% Slots,,,0.00,5.02,
101.285817868,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.08,% Clocks,,,0.00,5.3,
101.285817868,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
101.285817868,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
101.285817868,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
101.285817868,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
101.285817868,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
101.285817868,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
101.285817868,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
102.665586685,S0-C0,Backend_Bound,54.11,% Slots,,,0.00,5.51,
102.665586685,S0-C0,Retiring,24.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
102.665586685,S0-C0,Backend_Bound.Memory_Bound,32.38,% Slots,,,0.00,5.22,
102.665586685,S0-C0,Backend_Bound.Core_Bound,21.72,% Slots,,,0.00,5.22,
102.665586685,S0-C0,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.23,
102.665586685,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
102.665586685,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.67,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
102.665586685,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
102.665586685,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
102.665586685,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.82,% Clocks,,,0.00,5.25,
102.665586685,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C1,Backend_Bound,61.57,% Slots,,,0.00,5.51,
102.665586685,S0-C1,Retiring,26.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S0-C1,Backend_Bound.Memory_Bound,36.97,% Slots,,,0.00,5.22,
102.665586685,S0-C1,Backend_Bound.Core_Bound,24.61,% Slots,,,0.00,5.22,
102.665586685,S0-C1,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.14,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
102.665586685,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
102.665586685,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
102.665586685,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,25.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
102.665586685,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C2,Frontend_Bound,21.45,% Slots,,,0.00,5.51,
102.665586685,S0-C2,Backend_Bound,54.60,% Slots,,,0.00,5.51,
102.665586685,S0-C2,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.22,
102.665586685,S0-C2,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.22,
102.665586685,S0-C2,Backend_Bound.Core_Bound,32.42,% Slots,,,0.00,5.22,
102.665586685,S0-C2,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.13,% Core_Clocks,,,0.00,5.22,
102.665586685,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
102.665586685,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
102.665586685,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.41,% Clocks,,,0.00,5.25,<==
102.665586685,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C3,Frontend_Bound,26.25,% Slots,,,0.00,5.52,
102.665586685,S0-C3,Backend_Bound,50.26,% Slots,,,0.00,5.52,
102.665586685,S0-C3,Retiring,22.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S0-C3,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S0-C3,Backend_Bound.Memory_Bound,28.75,% Slots,,,0.00,5.22,
102.665586685,S0-C3,Backend_Bound.Core_Bound,21.52,% Slots,,,0.00,5.22,
102.665586685,S0-C3,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.23,
102.665586685,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.12,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.46,
102.665586685,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
102.665586685,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.62,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
102.665586685,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.42,% Clocks,,,0.00,5.25,
102.665586685,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C4,Frontend_Bound,35.73,% Slots,,,0.00,5.51,
102.665586685,S0-C4,Backend_Bound,17.87,% Slots,,,0.00,5.51,
102.665586685,S0-C4,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.22,<==
102.665586685,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.22,
102.665586685,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.23,
102.665586685,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.665586685,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.10,% Core_Clocks,,,0.00,5.23,
102.665586685,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C5,Backend_Bound,67.29,% Slots,,,0.00,5.22,
102.665586685,S0-C5,Retiring,22.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S0-C5,Backend_Bound.Memory_Bound,36.16,% Slots,,,0.00,5.22,<==
102.665586685,S0-C5,Backend_Bound.Core_Bound,31.12,% Slots,,,0.00,5.22,
102.665586685,S0-C5,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
102.665586685,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
102.665586685,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.55,% Clocks,,,0.00,5.24,
102.665586685,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
102.665586685,S0-C6,Frontend_Bound,29.78,% Slots,,,0.00,5.22,
102.665586685,S0-C6,Backend_Bound,43.41,% Slots,,,0.00,5.22,
102.665586685,S0-C6,Retiring,14.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S0-C6,Frontend_Bound.Frontend_Latency,15.31,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.22,
102.665586685,S0-C6,Backend_Bound.Memory_Bound,19.07,% Slots,,,0.00,5.22,
102.665586685,S0-C6,Backend_Bound.Core_Bound,24.33,% Slots,,,0.00,5.22,
102.665586685,S0-C6,Retiring.Microcode_Sequencer,4.60,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.23,
102.665586685,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.665586685,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.55,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.14,% Core_Clocks,,,0.00,5.23,
102.665586685,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.42,% Core_Clocks,,,0.00,5.23,
102.665586685,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.665586685,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
102.665586685,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
102.665586685,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.67,% Clocks,,,0.00,5.24,<==
102.665586685,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C7,Frontend_Bound,21.23,% Slots,,,0.00,5.23,
102.665586685,S0-C7,Backend_Bound,52.15,% Slots,,,0.00,5.23,<==
102.665586685,S0-C7,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
102.665586685,S0-C7,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S0-C7,Backend_Bound.Memory_Bound,23.97,% Slots,,,0.00,5.22,
102.665586685,S0-C7,Backend_Bound.Core_Bound,28.19,% Slots,,,0.00,5.22,
102.665586685,S0-C7,Retiring.Microcode_Sequencer,4.50,% Slots,,idq.ms_uops,0.00,5.23,
102.665586685,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.22,
102.665586685,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
102.665586685,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.665586685,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.17,% Clocks,,,0.00,5.24,
102.665586685,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C0,Backend_Bound,49.42,% Slots,,,0.00,5.22,<==
102.665586685,S1-C0,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S1-C0,Backend_Bound.Memory_Bound,23.33,% Slots,,,0.00,5.22,
102.665586685,S1-C0,Backend_Bound.Core_Bound,26.08,% Slots,,,0.00,5.22,
102.665586685,S1-C0,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.30,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.665586685,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
102.665586685,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.71,% Clocks,,,0.00,5.25,
102.665586685,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C1,Backend_Bound,58.46,% Slots,,,0.00,5.22,<==
102.665586685,S1-C1,Backend_Bound.Memory_Bound,29.78,% Slots,,,0.00,5.22,
102.665586685,S1-C1,Backend_Bound.Core_Bound,28.68,% Slots,,,0.00,5.22,
102.665586685,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
102.665586685,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
102.665586685,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.59,% Clocks,,,0.00,5.25,
102.665586685,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
102.665586685,S1-C2,Frontend_Bound,24.35,% Slots,,,0.00,5.22,
102.665586685,S1-C2,Backend_Bound,41.92,% Slots,,,0.00,5.22,
102.665586685,S1-C2,Retiring,20.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
102.665586685,S1-C2,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S1-C2,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.22,
102.665586685,S1-C2,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.22,
102.665586685,S1-C2,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.23,
102.665586685,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.23,
102.665586685,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
102.665586685,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
102.665586685,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C3,Frontend_Bound,22.40,% Slots,,,0.00,5.22,
102.665586685,S1-C3,Backend_Bound,61.23,% Slots,,,0.00,5.22,
102.665586685,S1-C3,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S1-C3,Frontend_Bound.Frontend_Latency,27.99,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S1-C3,Backend_Bound.Memory_Bound,40.33,% Slots,,,0.00,5.22,
102.665586685,S1-C3,Backend_Bound.Core_Bound,20.90,% Slots,,,0.00,5.22,
102.665586685,S1-C3,Retiring.Microcode_Sequencer,4.68,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.97,% Clocks,,,0.00,5.22,
102.665586685,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.665586685,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
102.665586685,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
102.665586685,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C4,Frontend_Bound,28.98,% Slots,,,0.00,5.22,
102.665586685,S1-C4,Backend_Bound,44.95,% Slots,,,0.00,5.22,<==
102.665586685,S1-C4,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S1-C4,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S1-C4,Backend_Bound.Memory_Bound,24.61,% Slots,,,0.00,5.22,
102.665586685,S1-C4,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.22,
102.665586685,S1-C4,Retiring.Microcode_Sequencer,4.64,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.29,% Clocks,,,0.00,5.23,
102.665586685,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.665586685,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.665586685,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
102.665586685,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.60,% Clocks,,,0.00,5.25,
102.665586685,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C5,Frontend_Bound,22.64,% Slots,,,0.00,5.22,
102.665586685,S1-C5,Backend_Bound,49.52,% Slots,,,0.00,5.22,
102.665586685,S1-C5,Retiring,15.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
102.665586685,S1-C5,Frontend_Bound.Frontend_Latency,21.88,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S1-C5,Backend_Bound.Memory_Bound,18.11,% Slots,,,0.00,5.22,
102.665586685,S1-C5,Backend_Bound.Core_Bound,31.41,% Slots,,,0.00,5.22,<==
102.665586685,S1-C5,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.22,
102.665586685,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.22,
102.665586685,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.71,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
102.665586685,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.665586685,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.22,
102.665586685,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
102.665586685,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C6,Frontend_Bound,23.83,% Slots,,,0.00,5.22,
102.665586685,S1-C6,Backend_Bound,50.06,% Slots,,,0.00,5.22,
102.665586685,S1-C6,Retiring,21.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
102.665586685,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.22,
102.665586685,S1-C6,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.22,
102.665586685,S1-C6,Backend_Bound.Core_Bound,31.84,% Slots,,,0.00,5.22,
102.665586685,S1-C6,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.23,
102.665586685,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.79,% Core_Clocks,,,0.00,5.23,
102.665586685,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.19,% Core_Clocks,,,0.00,5.23,
102.665586685,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
102.665586685,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.19,% Clocks,,,0.00,5.24,<==
102.665586685,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C7,Frontend_Bound,32.35,% Slots,,,0.00,5.22,
102.665586685,S1-C7,Backend_Bound,40.65,% Slots,,,0.00,5.22,
102.665586685,S1-C7,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
102.665586685,S1-C7,Frontend_Bound.Frontend_Latency,22.81,% Slots,,rs_events.empty_end,0.00,5.22,
102.665586685,S1-C7,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.22,
102.665586685,S1-C7,Backend_Bound.Core_Bound,24.63,% Slots,,,0.00,5.22,
102.665586685,S1-C7,Retiring.Microcode_Sequencer,4.68,% Slots,,idq.ms_uops,0.00,5.23,
102.665586685,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.66,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
102.665586685,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
102.665586685,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.23,
102.665586685,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
102.665586685,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.11,% Clocks,,,0.00,5.24,<==
102.665586685,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
102.665586685,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
102.665586685,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
104.166201346,S0-C0,Backend_Bound,58.14,% Slots,,,0.00,5.06,<==
104.166201346,S0-C0,Retiring,24.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
104.166201346,S0-C0,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.06,
104.166201346,S0-C0,Backend_Bound.Core_Bound,31.17,% Slots,,,0.00,5.06,
104.166201346,S0-C0,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.33,
104.166201346,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
104.166201346,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C1,Frontend_Bound,21.68,% Slots,,,0.00,5.05,
104.166201346,S0-C1,Backend_Bound,51.14,% Slots,,,0.00,5.05,
104.166201346,S0-C1,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S0-C1,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.05,
104.166201346,S0-C1,Backend_Bound.Memory_Bound,35.53,% Slots,,,0.00,5.05,<==
104.166201346,S0-C1,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.05,
104.166201346,S0-C1,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.33,
104.166201346,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
104.166201346,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.25,% Clocks,,,0.00,5.06,
104.166201346,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C2,Frontend_Bound,38.09,% Slots,,,0.00,5.05,
104.166201346,S0-C2,Backend_Bound,38.42,% Slots,,,0.00,5.05,
104.166201346,S0-C2,Retiring,23.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S0-C2,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.05,
104.166201346,S0-C2,Frontend_Bound.Frontend_Bandwidth,36.69,% Slots,,,0.00,5.05,
104.166201346,S0-C2,Backend_Bound.Memory_Bound,25.87,% Slots,,,0.00,5.05,
104.166201346,S0-C2,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.05,
104.166201346,S0-C2,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.32,
104.166201346,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.166201346,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.42,% Core_Clocks,,,0.00,5.32,
104.166201346,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
104.166201346,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.44,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
104.166201346,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C3,Frontend_Bound,40.43,% Slots,,,0.00,5.05,
104.166201346,S0-C3,Backend_Bound,25.96,% Slots,,,0.00,5.05,
104.166201346,S0-C3,Retiring,21.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S0-C3,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.05,<==
104.166201346,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.73,% Slots,,,0.00,5.05,
104.166201346,S0-C3,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.05,
104.166201346,S0-C3,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.32,
104.166201346,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.03,% Core_Clocks,,,0.00,5.33,
104.166201346,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
104.166201346,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.80,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
104.166201346,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C4,Frontend_Bound,29.13,% Slots,,,0.00,5.05,
104.166201346,S0-C4,Backend_Bound,29.82,% Slots,,,0.00,5.05,<==
104.166201346,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.83,% Slots,,,0.00,5.05,
104.166201346,S0-C4,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.05,
104.166201346,S0-C4,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.05,
104.166201346,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.71,% Core_Clocks,,,0.00,5.32,
104.166201346,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.98,% Clocks,,,0.00,5.06,
104.166201346,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C5,Backend_Bound,62.92,% Slots,,,0.00,5.06,
104.166201346,S0-C5,Backend_Bound.Memory_Bound,41.23,% Slots,,,0.00,5.06,
104.166201346,S0-C5,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.06,
104.166201346,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
104.166201346,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
104.166201346,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,24.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
104.166201346,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C6,Frontend_Bound,36.99,% Slots,,,0.00,5.06,
104.166201346,S0-C6,Backend_Bound,40.76,% Slots,,,0.00,5.06,
104.166201346,S0-C6,Retiring,19.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
104.166201346,S0-C6,Frontend_Bound.Frontend_Latency,31.40,% Slots,,rs_events.empty_end,0.00,5.06,
104.166201346,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.06,
104.166201346,S0-C6,Backend_Bound.Memory_Bound,30.60,% Slots,,,0.00,5.06,
104.166201346,S0-C6,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.06,
104.166201346,S0-C6,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.33,
104.166201346,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.32,
104.166201346,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
104.166201346,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
104.166201346,S0-C7,Backend_Bound,57.29,% Slots,,,0.00,5.05,<==
104.166201346,S0-C7,Backend_Bound.Memory_Bound,29.95,% Slots,,,0.00,5.05,
104.166201346,S0-C7,Backend_Bound.Core_Bound,27.35,% Slots,,,0.00,5.05,
104.166201346,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.166201346,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.22,% Clocks,,,0.00,5.06,
104.166201346,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C0,Frontend_Bound,30.62,% Slots,,,0.00,5.05,
104.166201346,S1-C0,Backend_Bound,41.69,% Slots,,,0.00,5.05,
104.166201346,S1-C0,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C0,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.05,
104.166201346,S1-C0,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.05,
104.166201346,S1-C0,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.05,
104.166201346,S1-C0,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.32,
104.166201346,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
104.166201346,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.96,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
104.166201346,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.49,% Clocks,,,0.00,5.06,
104.166201346,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C1,Backend_Bound,57.47,% Slots,,,0.00,5.05,<==
104.166201346,S1-C1,Backend_Bound.Memory_Bound,29.76,% Slots,,,0.00,5.05,
104.166201346,S1-C1,Backend_Bound.Core_Bound,27.72,% Slots,,,0.00,5.05,
104.166201346,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.166201346,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C2,Frontend_Bound,33.22,% Slots,,,0.00,5.06,
104.166201346,S1-C2,Backend_Bound,29.66,% Slots,,,0.00,5.06,
104.166201346,S1-C2,Retiring,24.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C2,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.06,<==
104.166201346,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.06,
104.166201346,S1-C2,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.06,
104.166201346,S1-C2,Backend_Bound.Core_Bound,18.96,% Slots,,,0.00,5.06,
104.166201346,S1-C2,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.33,
104.166201346,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
104.166201346,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.33,
104.166201346,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.69,% Core_Clocks,,,0.00,5.33,
104.166201346,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.16,% Core_Clocks,,,0.00,5.06,
104.166201346,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.166201346,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C3,Frontend_Bound,30.44,% Slots,,,0.00,5.06,
104.166201346,S1-C3,Backend_Bound,48.43,% Slots,,,0.00,5.06,<==
104.166201346,S1-C3,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C3,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,0.00,5.06,
104.166201346,S1-C3,Backend_Bound.Memory_Bound,25.30,% Slots,,,0.00,5.06,
104.166201346,S1-C3,Backend_Bound.Core_Bound,23.12,% Slots,,,0.00,5.06,
104.166201346,S1-C3,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.32,
104.166201346,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.166201346,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.99,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
104.166201346,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.22,% Clocks,,,0.00,5.06,
104.166201346,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C4,Frontend_Bound,27.62,% Slots,,,0.00,5.05,
104.166201346,S1-C4,Backend_Bound,47.84,% Slots,,,0.00,5.05,<==
104.166201346,S1-C4,Retiring,21.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C4,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.05,
104.166201346,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.05,
104.166201346,S1-C4,Backend_Bound.Memory_Bound,25.14,% Slots,,,0.00,5.05,
104.166201346,S1-C4,Backend_Bound.Core_Bound,22.70,% Slots,,,0.00,5.05,
104.166201346,S1-C4,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.32,
104.166201346,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.166201346,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.39,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.69,% Core_Clocks,,,0.00,5.32,
104.166201346,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.82,% Core_Clocks,,,0.00,5.06,
104.166201346,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.166201346,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.53,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.65,
104.166201346,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.166201346,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C5,Backend_Bound,68.19,% Slots,,,0.00,5.06,
104.166201346,S1-C5,Retiring,24.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C5,Backend_Bound.Memory_Bound,49.53,% Slots,,,0.00,5.06,
104.166201346,S1-C5,Backend_Bound.Core_Bound,18.66,% Slots,,,0.00,5.06,
104.166201346,S1-C5,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.17,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
104.166201346,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C6,Frontend_Bound,22.37,% Slots,,,0.00,5.06,
104.166201346,S1-C6,Backend_Bound,49.33,% Slots,,,0.00,5.06,
104.166201346,S1-C6,Retiring,24.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C6,Backend_Bound.Memory_Bound,33.05,% Slots,,,0.00,5.06,<==
104.166201346,S1-C6,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.06,
104.166201346,S1-C6,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.166201346,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
104.166201346,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.93,% Clocks,,,0.00,5.06,
104.166201346,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C7,Frontend_Bound,21.84,% Slots,,,0.00,5.06,
104.166201346,S1-C7,Backend_Bound,49.58,% Slots,,,0.00,5.06,<==
104.166201346,S1-C7,Retiring,23.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.166201346,S1-C7,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.06,
104.166201346,S1-C7,Backend_Bound.Core_Bound,23.10,% Slots,,,0.00,5.06,
104.166201346,S1-C7,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.32,
104.166201346,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.32,
104.166201346,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.166201346,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.02,% Clocks,,,0.00,5.06,
104.166201346,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
104.166201346,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
104.166201346,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
104.166201346,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
105.597311432,S0-C0,Backend_Bound,55.48,% Slots,,,0.00,5.32,
105.597311432,S0-C0,Backend_Bound.Memory_Bound,33.35,% Slots,,,0.00,5.04,<==
105.597311432,S0-C0,Backend_Bound.Core_Bound,22.13,% Slots,,,0.00,5.04,
105.597311432,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
105.597311432,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
105.597311432,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C1,Backend_Bound,55.25,% Slots,,,0.00,5.32,
105.597311432,S0-C1,Retiring,25.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S0-C1,Backend_Bound.Memory_Bound,46.35,% Slots,,,0.00,5.04,
105.597311432,S0-C1,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.33,
105.597311432,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
105.597311432,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
105.597311432,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,27.70,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C2,Frontend_Bound,20.10,% Slots,,,0.00,5.32,
105.597311432,S0-C2,Backend_Bound,53.61,% Slots,,,0.00,5.32,
105.597311432,S0-C2,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S0-C2,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.04,
105.597311432,S0-C2,Backend_Bound.Memory_Bound,61.50,% Slots,,,0.00,5.04,<==
105.597311432,S0-C2,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
105.597311432,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.33,
105.597311432,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
105.597311432,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
105.597311432,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C3,Backend_Bound,62.30,% Slots,,,0.00,5.32,
105.597311432,S0-C3,Retiring,22.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S0-C3,Backend_Bound.Memory_Bound,51.36,% Slots,,,0.00,5.04,
105.597311432,S0-C3,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.04,
105.597311432,S0-C3,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.80,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
105.597311432,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.30,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C4,Frontend_Bound,28.05,% Slots,,,0.00,5.32,
105.597311432,S0-C4,Backend_Bound,31.90,% Slots,,,0.00,5.32,
105.597311432,S0-C4,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.04,
105.597311432,S0-C4,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.04,
105.597311432,S0-C4,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.04,
105.597311432,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.33,
105.597311432,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
105.597311432,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
105.597311432,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C5,Backend_Bound,63.84,% Slots,,,0.00,5.04,
105.597311432,S0-C5,Retiring,25.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S0-C5,Backend_Bound.Memory_Bound,74.37,% Slots,,,0.00,5.04,<==
105.597311432,S0-C5,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
105.597311432,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
105.597311432,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C6,Frontend_Bound,22.78,% Slots,,,0.00,5.03,
105.597311432,S0-C6,Backend_Bound,54.47,% Slots,,,0.00,5.03,<==
105.597311432,S0-C6,Retiring,20.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S0-C6,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.03,
105.597311432,S0-C6,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.03,
105.597311432,S0-C6,Backend_Bound.Core_Bound,28.29,% Slots,,,0.00,5.03,
105.597311432,S0-C6,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
105.597311432,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C7,Backend_Bound,59.02,% Slots,,,0.00,5.04,
105.597311432,S0-C7,Retiring,24.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.597311432,S0-C7,Backend_Bound.Memory_Bound,43.90,% Slots,,,0.00,5.04,
105.597311432,S0-C7,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.04,
105.597311432,S0-C7,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.33,
105.597311432,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
105.597311432,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,29.57,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.22,% Clocks,,,0.00,5.31,
105.597311432,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C0,Backend_Bound,62.69,% Slots,,,0.00,5.04,
105.597311432,S1-C0,Retiring,23.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.597311432,S1-C0,Backend_Bound.Memory_Bound,37.78,% Slots,,,0.00,5.04,
105.597311432,S1-C0,Backend_Bound.Core_Bound,24.91,% Slots,,,0.00,5.04,
105.597311432,S1-C0,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.33,
105.597311432,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
105.597311432,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.79,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C1,Backend_Bound,60.51,% Slots,,,0.00,5.03,<==
105.597311432,S1-C1,Retiring,24.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S1-C1,Backend_Bound.Memory_Bound,31.78,% Slots,,,0.00,5.03,
105.597311432,S1-C1,Backend_Bound.Core_Bound,28.73,% Slots,,,0.00,5.03,
105.597311432,S1-C1,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
105.597311432,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
105.597311432,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.70,% Clocks,,,0.00,5.31,
105.597311432,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C2,Frontend_Bound,21.46,% Slots,,,0.00,5.04,
105.597311432,S1-C2,Backend_Bound,53.37,% Slots,,,0.00,5.04,
105.597311432,S1-C2,Retiring,25.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.597311432,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.80,% Slots,,,0.00,5.04,
105.597311432,S1-C2,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.04,
105.597311432,S1-C2,Backend_Bound.Core_Bound,32.01,% Slots,,,0.00,5.04,<==
105.597311432,S1-C2,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.33,
105.597311432,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.77,% Core_Clocks,,,0.00,5.23,
105.597311432,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.19,% Core_Clocks,,,0.00,5.32,
105.597311432,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.79,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
105.597311432,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C3,Frontend_Bound,23.24,% Slots,,,0.00,5.04,
105.597311432,S1-C3,Backend_Bound,57.59,% Slots,,,0.00,5.04,
105.597311432,S1-C3,Retiring,20.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.597311432,S1-C3,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.04,
105.597311432,S1-C3,Backend_Bound.Memory_Bound,35.85,% Slots,,,0.00,5.04,
105.597311432,S1-C3,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.04,
105.597311432,S1-C3,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.33,
105.597311432,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.87,% Clocks,,,0.00,5.32,
105.597311432,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
105.597311432,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,7.69,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.63,
105.597311432,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
105.597311432,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C4,Backend_Bound,52.07,% Slots,,,0.00,5.04,
105.597311432,S1-C4,Retiring,24.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.597311432,S1-C4,Backend_Bound.Memory_Bound,45.05,% Slots,,,0.00,5.04,
105.597311432,S1-C4,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.33,
105.597311432,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.63,
105.597311432,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
105.597311432,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,31.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C5,Backend_Bound,54.64,% Slots,,,0.00,5.04,
105.597311432,S1-C5,Retiring,30.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
105.597311432,S1-C5,Backend_Bound.Memory_Bound,32.13,% Slots,,,0.00,5.04,<==
105.597311432,S1-C5,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.04,
105.597311432,S1-C5,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.33,
105.597311432,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.13,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C6,Backend_Bound,58.21,% Slots,,,0.00,5.04,
105.597311432,S1-C6,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S1-C6,Backend_Bound.Memory_Bound,41.25,% Slots,,,0.00,5.04,
105.597311432,S1-C6,Backend_Bound.Core_Bound,16.96,% Slots,,,0.00,5.04,
105.597311432,S1-C6,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.33,
105.597311432,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
105.597311432,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
105.597311432,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,27.64,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
105.597311432,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C7,Backend_Bound,58.17,% Slots,,,0.00,5.04,
105.597311432,S1-C7,Retiring,24.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
105.597311432,S1-C7,Backend_Bound.Memory_Bound,33.83,% Slots,,,0.00,5.04,
105.597311432,S1-C7,Backend_Bound.Core_Bound,24.34,% Slots,,,0.00,5.04,
105.597311432,S1-C7,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.32,
105.597311432,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.32,
105.597311432,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
105.597311432,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
105.597311432,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,24.19,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
105.597311432,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
105.597311432,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
107.011308896,S0-C0,Frontend_Bound,21.65,% Slots,,,0.00,5.38,
107.011308896,S0-C0,Backend_Bound,56.60,% Slots,,,0.00,5.38,<==
107.011308896,S0-C0,Retiring,28.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
107.011308896,S0-C0,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S0-C0,Backend_Bound.Memory_Bound,29.71,% Slots,,,0.00,5.11,
107.011308896,S0-C0,Backend_Bound.Core_Bound,26.90,% Slots,,,0.00,5.11,
107.011308896,S0-C0,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.1,
107.011308896,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
107.011308896,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.32,% Clocks,,idq.ms_switches,0.00,5.18,
107.011308896,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
107.011308896,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C1,Frontend_Bound,25.06,% Slots,,,0.00,5.38,
107.011308896,S0-C1,Backend_Bound,48.47,% Slots,,,0.00,5.38,<==
107.011308896,S0-C1,Retiring,20.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
107.011308896,S0-C1,Frontend_Bound.Frontend_Latency,15.01,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S0-C1,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.1,
107.011308896,S0-C1,Backend_Bound.Core_Bound,21.99,% Slots,,,0.00,5.1,
107.011308896,S0-C1,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.1,
107.011308896,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
107.011308896,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.18,
107.011308896,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
107.011308896,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C2,Frontend_Bound,21.91,% Slots,,,0.00,5.38,
107.011308896,S0-C2,Backend_Bound,52.58,% Slots,,,0.00,5.38,
107.011308896,S0-C2,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
107.011308896,S0-C2,Backend_Bound.Memory_Bound,38.01,% Slots,,,0.00,5.1,
107.011308896,S0-C2,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.1,
107.011308896,S0-C2,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.1,
107.011308896,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.18,
107.011308896,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
107.011308896,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C3,Frontend_Bound,20.08,% Slots,,,0.00,5.38,
107.011308896,S0-C3,Backend_Bound,56.69,% Slots,,,0.00,5.38,
107.011308896,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.38,
107.011308896,S0-C3,Backend_Bound.Memory_Bound,39.93,% Slots,,,0.00,5.1,<==
107.011308896,S0-C3,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.1,
107.011308896,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.54,% Core_Clocks,,,0.00,5.12,
107.011308896,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
107.011308896,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.13,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.09,
107.011308896,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
107.011308896,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,
107.011308896,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C4,Frontend_Bound,33.01,% Slots,,,0.00,5.38,<==
107.011308896,S0-C4,Backend_Bound,17.82,% Slots,,,0.00,5.38,
107.011308896,S0-C4,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.38,
107.011308896,S0-C4,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.1,
107.011308896,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.26,
107.011308896,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
107.011308896,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.74,% Core_Clocks,,,0.00,5.12,
107.011308896,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C5,Backend_Bound,38.49,% Slots,,,0.00,5.38,<==
107.011308896,S0-C5,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.1,
107.011308896,S0-C5,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.1,
107.011308896,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
107.011308896,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
107.011308896,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C6,Backend_Bound,59.75,% Slots,,,0.00,5.38,
107.011308896,S0-C6,Retiring,24.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.011308896,S0-C6,Backend_Bound.Memory_Bound,46.12,% Slots,,,0.00,5.1,
107.011308896,S0-C6,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.1,
107.011308896,S0-C6,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.32,
107.011308896,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.32,% Clocks,,idq.ms_switches,0.00,5.19,
107.011308896,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
107.011308896,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C7,Bad_Speculation,10.72,% Slots,,,0.00,5.38,
107.011308896,S0-C7,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.1,
107.011308896,S0-C7,Backend_Bound,39.90,% Slots,,,0.00,5.38,
107.011308896,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
107.011308896,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,11.46,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.18,
107.011308896,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C0,Backend_Bound,60.05,% Slots,,,0.00,5.38,
107.011308896,S1-C0,Retiring,23.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
107.011308896,S1-C0,Backend_Bound.Memory_Bound,47.80,% Slots,,,0.00,5.1,
107.011308896,S1-C0,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.1,
107.011308896,S1-C0,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.32,
107.011308896,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.22,% Clocks,,idq.ms_switches,0.00,5.19,
107.011308896,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
107.011308896,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C1,Backend_Bound,57.92,% Slots,,,0.00,5.38,
107.011308896,S1-C1,Retiring,24.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
107.011308896,S1-C1,Backend_Bound.Memory_Bound,44.75,% Slots,,,0.00,5.1,
107.011308896,S1-C1,Backend_Bound.Core_Bound,13.17,% Slots,,,0.00,5.1,
107.011308896,S1-C1,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.33,
107.011308896,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.2,
107.011308896,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
107.011308896,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
107.011308896,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.33,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
107.011308896,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C2,Frontend_Bound,23.98,% Slots,,,0.00,5.38,
107.011308896,S1-C2,Backend_Bound,52.88,% Slots,,,0.00,5.38,
107.011308896,S1-C2,Retiring,22.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
107.011308896,S1-C2,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S1-C2,Backend_Bound.Memory_Bound,46.07,% Slots,,,0.00,5.11,
107.011308896,S1-C2,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.33,
107.011308896,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.27,
107.011308896,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
107.011308896,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.12,% Clocks,,idq.ms_switches,0.00,5.2,
107.011308896,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,20.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
107.011308896,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
107.011308896,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,27.19,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
107.011308896,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C3,Frontend_Bound,26.19,% Slots,,,0.00,5.38,
107.011308896,S1-C3,Backend_Bound,51.46,% Slots,,,0.00,5.38,
107.011308896,S1-C3,Retiring,23.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
107.011308896,S1-C3,Frontend_Bound.Frontend_Latency,22.73,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S1-C3,Backend_Bound.Memory_Bound,44.35,% Slots,,,0.00,5.1,
107.011308896,S1-C3,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.33,
107.011308896,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.27,
107.011308896,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
107.011308896,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.2,
107.011308896,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
107.011308896,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
107.011308896,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C4,Frontend_Bound,20.96,% Slots,,,0.00,5.38,
107.011308896,S1-C4,Backend_Bound,66.46,% Slots,,,0.00,5.38,
107.011308896,S1-C4,Retiring,22.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.011308896,S1-C4,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S1-C4,Backend_Bound.Memory_Bound,93.51,% Slots,,,0.00,5.1,
107.011308896,S1-C4,Retiring.Microcode_Sequencer,7.57,% Slots,,idq.ms_uops,0.00,5.34,
107.011308896,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.40,% Clocks,,idq.ms_switches,0.00,5.2,
107.011308896,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
107.011308896,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
107.011308896,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.30,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
107.011308896,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C5,Frontend_Bound,22.24,% Slots,,,0.00,5.38,
107.011308896,S1-C5,Backend_Bound,62.34,% Slots,,,0.00,5.38,<==
107.011308896,S1-C5,Retiring,28.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.011308896,S1-C5,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.38,
107.011308896,S1-C5,Backend_Bound.Memory_Bound,31.50,% Slots,,,0.00,5.1,
107.011308896,S1-C5,Backend_Bound.Core_Bound,30.84,% Slots,,,0.00,5.1,
107.011308896,S1-C5,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.34,
107.011308896,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
107.011308896,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.13,% Clocks,,idq.ms_switches,0.00,5.21,
107.011308896,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
107.011308896,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
107.011308896,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C6,Backend_Bound,47.59,% Slots,,,0.00,5.39,
107.011308896,S1-C6,Backend_Bound.Memory_Bound,40.75,% Slots,,,0.00,5.1,
107.011308896,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
107.011308896,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
107.011308896,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
107.011308896,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C7,Backend_Bound,59.63,% Slots,,,0.00,5.39,
107.011308896,S1-C7,Retiring,24.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.011308896,S1-C7,Backend_Bound.Memory_Bound,57.25,% Slots,,,0.00,5.1,
107.011308896,S1-C7,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.34,
107.011308896,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.58,% Clocks,,idq.ms_switches,0.00,5.21,
107.011308896,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
107.011308896,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
107.011308896,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
107.011308896,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
107.011308896,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
107.011308896,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
108.517535663,S0-C0,Backend_Bound,60.86,% Slots,,,0.00,5.29,
108.517535663,S0-C0,Retiring,20.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S0-C0,Backend_Bound.Memory_Bound,56.39,% Slots,,,0.00,5.29,
108.517535663,S0-C0,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.10,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
108.517535663,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
108.517535663,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
108.517535663,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,31.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
108.517535663,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
108.517535663,S0-C1,Frontend_Bound,21.51,% Slots,,,0.00,5.29,
108.517535663,S0-C1,Backend_Bound,51.56,% Slots,,,0.00,5.29,<==
108.517535663,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
108.517535663,S0-C2,Backend_Bound,60.82,% Slots,,,0.00,5.29,<==
108.517535663,S0-C2,Retiring,20.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S0-C2,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.05,
108.517535663,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
108.517535663,S0-C3,Backend_Bound,58.01,% Slots,,,0.00,5.29,
108.517535663,S0-C3,Retiring,33.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S0-C3,Backend_Bound.Memory_Bound,45.26,% Slots,,,0.00,5.29,<==
108.517535663,S0-C3,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.29,
108.517535663,S0-C3,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.07,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
108.517535663,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
108.517535663,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.40,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
108.517535663,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.90,% Clocks,,,0.00,5.16,
108.517535663,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
108.517535663,S0-C4,Frontend_Bound,29.44,% Slots,,,0.00,5.3,
108.517535663,S0-C4,Backend_Bound,25.19,% Slots,,,0.00,5.3,
108.517535663,S0-C4,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.3,<==
108.517535663,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.29,
108.517535663,S0-C4,Backend_Bound.Memory_Bound,25.80,% Slots,,,0.00,5.3,
108.517535663,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.05,
108.517535663,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
108.517535663,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.27,% Core_Clocks,,,0.00,5.31,
108.517535663,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.17,% Core_Clocks,,,0.00,5.31,
108.517535663,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
108.517535663,S0-C5,Frontend_Bound,20.79,% Slots,,,0.00,5.29,
108.517535663,S0-C5,Backend_Bound,49.65,% Slots,,,0.00,5.29,
108.517535663,S0-C5,Retiring,12.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S0-C5,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.29,
108.517535663,S0-C5,Backend_Bound.Core_Bound,62.26,% Slots,,,0.00,5.29,<==
108.517535663,S0-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
108.517535663,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.66,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
108.517535663,S0-C6,Backend_Bound,68.52,% Slots,,,0.00,5.29,
108.517535663,S0-C6,Retiring,22.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S0-C6,Backend_Bound.Memory_Bound,37.96,% Slots,,,0.00,5.29,
108.517535663,S0-C6,Backend_Bound.Core_Bound,30.56,% Slots,,,0.00,5.29,
108.517535663,S0-C6,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.59,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
108.517535663,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
108.517535663,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.21,% Clocks,,,0.00,5.21,
108.517535663,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C7,Backend_Bound,52.99,% Slots,,,0.00,5.29,
108.517535663,S0-C7,Retiring,20.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S0-C7,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.70,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.15,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.61,
108.517535663,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,20.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
108.517535663,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,32.43,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
108.517535663,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C0,Backend_Bound,56.29,% Slots,,,0.00,5.29,
108.517535663,S1-C0,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C0,Backend_Bound.Memory_Bound,31.81,% Slots,,,0.00,5.29,<==
108.517535663,S1-C0,Backend_Bound.Core_Bound,24.48,% Slots,,,0.00,5.29,
108.517535663,S1-C0,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.57,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
108.517535663,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.55,% Clocks,,,0.00,5.16,
108.517535663,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C1,Backend_Bound,58.89,% Slots,,,0.00,5.3,
108.517535663,S1-C1,Retiring,21.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C1,Backend_Bound.Memory_Bound,38.19,% Slots,,,0.00,5.3,
108.517535663,S1-C1,Backend_Bound.Core_Bound,20.70,% Slots,,,0.00,5.3,
108.517535663,S1-C1,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.13,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
108.517535663,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
108.517535663,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
108.517535663,S1-C2,Backend_Bound,58.90,% Slots,,,0.00,5.29,
108.517535663,S1-C2,Retiring,21.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C2,Backend_Bound.Memory_Bound,52.23,% Slots,,,0.00,5.29,
108.517535663,S1-C2,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
108.517535663,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
108.517535663,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C3,Backend_Bound,55.49,% Slots,,,0.00,5.29,
108.517535663,S1-C3,Retiring,21.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C3,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.29,
108.517535663,S1-C3,Backend_Bound.Core_Bound,32.32,% Slots,,,0.00,5.29,<==
108.517535663,S1-C3,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.12,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
108.517535663,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,30.65,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
108.517535663,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C4,Frontend_Bound,21.09,% Slots,,,0.00,5.29,
108.517535663,S1-C4,Backend_Bound,53.46,% Slots,,,0.00,5.29,
108.517535663,S1-C4,Retiring,22.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C4,Backend_Bound.Memory_Bound,43.82,% Slots,,,0.00,5.29,
108.517535663,S1-C4,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
108.517535663,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
108.517535663,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.42,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
108.517535663,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C5,Backend_Bound,62.94,% Slots,,,0.00,5.3,
108.517535663,S1-C5,Backend_Bound.Memory_Bound,53.26,% Slots,,,0.00,5.29,
108.517535663,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
108.517535663,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,28.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
108.517535663,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C6,Backend_Bound,55.85,% Slots,,,0.00,5.29,
108.517535663,S1-C6,Retiring,22.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C6,Backend_Bound.Memory_Bound,34.15,% Slots,,,0.00,5.29,
108.517535663,S1-C6,Backend_Bound.Core_Bound,21.70,% Slots,,,0.00,5.29,
108.517535663,S1-C6,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.34,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.517535663,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
108.517535663,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
108.517535663,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C7,Frontend_Bound,21.94,% Slots,,,0.00,5.29,
108.517535663,S1-C7,Backend_Bound,52.79,% Slots,,,0.00,5.29,
108.517535663,S1-C7,Retiring,21.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
108.517535663,S1-C7,Backend_Bound.Core_Bound,83.78,% Slots,,,0.00,5.29,<==
108.517535663,S1-C7,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.03,
108.517535663,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.21,% Clocks,,idq.ms_switches,0.00,5.04,
108.517535663,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
108.517535663,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C0,Frontend_Bound,24.70,% Slots,,,0.00,5.05,
110.024581803,S0-C0,Backend_Bound,45.71,% Slots,,,0.00,5.05,
110.024581803,S0-C0,Retiring,13.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S0-C0,Frontend_Bound.Frontend_Latency,38.32,% Slots,,rs_events.empty_end,0.00,5.05,
110.024581803,S0-C0,Backend_Bound.Memory_Bound,48.19,% Slots,,,0.00,5.05,
110.024581803,S0-C0,Retiring.Microcode_Sequencer,4.28,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.31,
110.024581803,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
110.024581803,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
110.024581803,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
110.024581803,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C1,Frontend_Bound,31.09,% Slots,,,0.00,5.04,<==
110.024581803,S0-C1,Backend_Bound,27.77,% Slots,,,0.00,5.04,
110.024581803,S0-C1,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.04,
110.024581803,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.04,
110.024581803,S0-C1,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.04,
110.024581803,S0-C1,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.04,
110.024581803,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.31,
110.024581803,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
110.024581803,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.48,% Core_Clocks,,,0.00,5.31,
110.024581803,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
110.024581803,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C2,Backend_Bound,68.04,% Slots,,,0.00,5.05,
110.024581803,S0-C2,Backend_Bound.Memory_Bound,45.36,% Slots,,,0.00,5.05,
110.024581803,S0-C2,Backend_Bound.Core_Bound,22.68,% Slots,,,0.00,5.05,
110.024581803,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
110.024581803,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
110.024581803,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,25.37,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
110.024581803,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C3,Backend_Bound,63.29,% Slots,,,0.00,5.04,
110.024581803,S0-C3,Retiring,22.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S0-C3,Backend_Bound.Memory_Bound,35.89,% Slots,,,0.00,5.04,
110.024581803,S0-C3,Backend_Bound.Core_Bound,27.40,% Slots,,,0.00,5.04,
110.024581803,S0-C3,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.79,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
110.024581803,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
110.024581803,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.70,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
110.024581803,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C4,Backend_Bound,67.51,% Slots,,,0.00,5.04,<==
110.024581803,S0-C4,Retiring,21.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S0-C4,Backend_Bound.Memory_Bound,34.54,% Slots,,,0.00,5.04,
110.024581803,S0-C4,Backend_Bound.Core_Bound,32.97,% Slots,,,0.00,5.04,
110.024581803,S0-C4,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
110.024581803,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.04,
110.024581803,S0-C5,Backend_Bound.Memory_Bound,30.69,% Slots,,,0.00,5.04,
110.024581803,S0-C5,Backend_Bound.Core_Bound,37.00,% Slots,,,0.00,5.04,<==
110.024581803,S0-C5,Backend_Bound,67.69,% Slots,,,0.00,5.04,
110.024581803,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
110.024581803,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
110.024581803,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
110.024581803,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
110.024581803,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C6,Frontend_Bound,29.75,% Slots,,,0.00,5.04,
110.024581803,S0-C6,Backend_Bound,44.70,% Slots,,,0.00,5.04,
110.024581803,S0-C6,Retiring,21.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.04,
110.024581803,S0-C6,Backend_Bound.Memory_Bound,15.08,% Slots,,,0.00,5.04,
110.024581803,S0-C6,Backend_Bound.Core_Bound,29.62,% Slots,,,0.00,5.04,<==
110.024581803,S0-C6,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.54,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
110.024581803,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C7,Backend_Bound,69.38,% Slots,,,0.00,5.04,
110.024581803,S0-C7,Retiring,20.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S0-C7,Backend_Bound.Memory_Bound,37.83,% Slots,,,0.00,5.04,
110.024581803,S0-C7,Backend_Bound.Core_Bound,31.55,% Slots,,,0.00,5.04,
110.024581803,S0-C7,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
110.024581803,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C0,Frontend_Bound,21.74,% Slots,,,0.00,5.04,
110.024581803,S1-C0,Backend_Bound,62.72,% Slots,,,0.00,5.04,<==
110.024581803,S1-C0,Retiring,20.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C0,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.04,
110.024581803,S1-C0,Backend_Bound.Memory_Bound,33.36,% Slots,,,0.00,5.04,
110.024581803,S1-C0,Backend_Bound.Core_Bound,29.36,% Slots,,,0.00,5.04,
110.024581803,S1-C0,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
110.024581803,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
110.024581803,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.87,% Clocks,,,0.00,5.06,
110.024581803,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C1,Backend_Bound,65.47,% Slots,,,0.00,5.05,
110.024581803,S1-C1,Retiring,24.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C1,Backend_Bound.Memory_Bound,38.83,% Slots,,,0.00,5.05,<==
110.024581803,S1-C1,Backend_Bound.Core_Bound,26.65,% Slots,,,0.00,5.05,
110.024581803,S1-C1,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.11,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
110.024581803,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
110.024581803,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C2,Frontend_Bound,20.26,% Slots,,,0.00,5.04,
110.024581803,S1-C2,Backend_Bound,64.38,% Slots,,,0.00,5.04,
110.024581803,S1-C2,Retiring,15.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C2,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.04,
110.024581803,S1-C2,Backend_Bound.Memory_Bound,36.26,% Slots,,,0.00,5.04,<==
110.024581803,S1-C2,Backend_Bound.Core_Bound,28.12,% Slots,,,0.00,5.04,
110.024581803,S1-C2,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.31,
110.024581803,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
110.024581803,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.68,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
110.024581803,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
110.024581803,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
110.024581803,S1-C3,Backend_Bound,57.13,% Slots,,,0.00,5.05,
110.024581803,S1-C3,Retiring,21.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C3,Backend_Bound.Memory_Bound,40.74,% Slots,,,0.00,5.05,
110.024581803,S1-C3,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.05,
110.024581803,S1-C3,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
110.024581803,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.94,% Clocks,,,0.00,5.06,
110.024581803,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C4,Backend_Bound,60.86,% Slots,,,0.00,5.05,
110.024581803,S1-C4,Retiring,23.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C4,Backend_Bound.Memory_Bound,45.26,% Slots,,,0.00,5.05,
110.024581803,S1-C4,Backend_Bound.Core_Bound,15.59,% Slots,,,0.00,5.05,
110.024581803,S1-C4,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.19,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
110.024581803,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
110.024581803,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.65,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
110.024581803,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.54,% Clocks,,,0.00,5.06,
110.024581803,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C5,Frontend_Bound,22.03,% Slots,,,0.00,5.04,
110.024581803,S1-C5,Backend_Bound,51.20,% Slots,,,0.00,5.04,
110.024581803,S1-C5,Retiring,22.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C5,Backend_Bound.Memory_Bound,34.07,% Slots,,,0.00,5.04,<==
110.024581803,S1-C5,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.04,
110.024581803,S1-C5,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
110.024581803,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
110.024581803,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.87,% Clocks,,,0.00,5.06,
110.024581803,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C6,Backend_Bound,56.85,% Slots,,,0.00,5.04,
110.024581803,S1-C6,Retiring,24.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C6,Backend_Bound.Memory_Bound,38.12,% Slots,,,0.00,5.04,
110.024581803,S1-C6,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.04,
110.024581803,S1-C6,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
110.024581803,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
110.024581803,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
110.024581803,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C7,Frontend_Bound,23.26,% Slots,,,0.00,5.04,
110.024581803,S1-C7,Backend_Bound,56.58,% Slots,,,0.00,5.04,
110.024581803,S1-C7,Retiring,21.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
110.024581803,S1-C7,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.04,
110.024581803,S1-C7,Backend_Bound.Memory_Bound,30.85,% Slots,,,0.00,5.04,
110.024581803,S1-C7,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.04,
110.024581803,S1-C7,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.31,
110.024581803,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
110.024581803,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.31,
110.024581803,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
110.024581803,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
110.024581803,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.14,% Clocks,,,0.00,5.05,
110.024581803,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
110.024581803,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
110.024581803,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
110.713897044,S0-C0,Frontend_Bound,69.54,% Slots,,,0.00,5.22,
110.713897044,S0-C0,Retiring,21.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
110.713897044,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.22,
110.713897044,S0-C0,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.21,
110.713897044,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.82,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.74,% Core_Clocks,,,0.00,5.21,
110.713897044,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.82,% Core_Clocks,,,0.00,5.24,<==
110.713897044,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C1,Frontend_Bound,38.10,% Slots,,,0.00,5.22,<==
110.713897044,S0-C1,Bad_Speculation,10.75,% Slots,,,0.00,5.22,
110.713897044,S0-C1,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.21,
110.713897044,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.59,% Slots,,,0.00,5.21,
110.713897044,S0-C1,Bad_Speculation.Branch_Mispredicts,10.31,% Slots,,br_misp_retired.all_branches,0.00,5.22,
110.713897044,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.22,
110.713897044,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
110.713897044,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.58,% Core_Clocks,,,0.00,5.21,
110.713897044,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C2,Frontend_Bound,23.28,% Slots,,,0.00,5.22,
110.713897044,S0-C2,Backend_Bound,55.46,% Slots,,,0.00,5.22,
110.713897044,S0-C2,Backend_Bound.Memory_Bound,16.97,% Slots,,,0.00,5.21,
110.713897044,S0-C2,Backend_Bound.Core_Bound,38.49,% Slots,,,0.00,5.21,<==
110.713897044,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
110.713897044,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C3,Frontend_Bound,47.81,% Slots,,,0.00,5.22,
110.713897044,S0-C3,Backend_Bound,27.87,% Slots,,,0.00,5.22,
110.713897044,S0-C3,Backend_Bound.Core_Bound,33.33,% Slots,,,0.00,5.21,
110.713897044,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
110.713897044,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C4,Backend_Bound,77.99,% Slots,,,0.00,5.22,
110.713897044,S0-C4,Retiring,20.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
110.713897044,S0-C4,Backend_Bound.Memory_Bound,21.01,% Slots,,,0.00,5.21,
110.713897044,S0-C4,Backend_Bound.Core_Bound,56.99,% Slots,,,0.00,5.21,
110.713897044,S0-C4,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.21,
110.713897044,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.97,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
110.713897044,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
110.713897044,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.89,% Clocks,,,0.00,5.23,<==
110.713897044,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C5,Backend_Bound,90.08,% Slots,,,0.00,5.22,<==
110.713897044,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C6,Backend_Bound,56.80,% Slots,,,0.00,5.22,
110.713897044,S0-C6,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
110.713897044,S0-C6,Backend_Bound.Core_Bound,63.63,% Slots,,,0.00,5.21,<==
110.713897044,S0-C6,Retiring.Microcode_Sequencer,8.29,% Slots,,idq.ms_uops,0.00,5.22,
110.713897044,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C7,Backend_Bound,80.39,% Slots,,,0.00,5.21,
110.713897044,S0-C7,Retiring,19.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
110.713897044,S0-C7,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.22,
110.713897044,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
110.713897044,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
110.713897044,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C0,Frontend_Bound,39.74,% Slots,,,0.00,5.21,
110.713897044,S1-C0,Backend_Bound,35.19,% Slots,,,0.00,5.21,
110.713897044,S1-C0,Retiring,22.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
110.713897044,S1-C0,Frontend_Bound.Frontend_Latency,26.85,% Slots,,rs_events.empty_end,0.00,5.21,<==
110.713897044,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.33,% Slots,,,0.00,5.21,
110.713897044,S1-C0,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.21,
110.713897044,S1-C0,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.22,
110.713897044,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.43,% Clocks,,,0.00,5.21,
110.713897044,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
110.713897044,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.07,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.69,% Core_Clocks,,,0.00,5.23,
110.713897044,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
110.713897044,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,9.30,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.44,
110.713897044,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,24.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
110.713897044,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
110.713897044,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C1,Frontend_Bound,47.84,% Slots,,,0.00,5.22,<==
110.713897044,S1-C1,Backend_Bound,27.01,% Slots,,,0.00,5.22,
110.713897044,S1-C1,Retiring,15.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
110.713897044,S1-C1,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.21,
110.713897044,S1-C1,Frontend_Bound.Frontend_Bandwidth,25.45,% Slots,,,0.00,5.22,
110.713897044,S1-C1,Backend_Bound.Memory_Bound,16.90,% Slots,,,0.00,5.21,
110.713897044,S1-C1,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.21,
110.713897044,S1-C1,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.22,
110.713897044,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,0.00,5.22,
110.713897044,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
110.713897044,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.22,
110.713897044,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.27,% Core_Clocks,,,0.00,5.23,
110.713897044,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
110.713897044,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,17.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
110.713897044,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,29.03,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
110.713897044,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C2,Backend_Bound,77.34,% Slots,,,0.00,5.21,
110.713897044,S1-C2,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
110.713897044,S1-C2,Backend_Bound.Core_Bound,90.61,% Slots,,,0.00,5.21,<==
110.713897044,S1-C2,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.21,
110.713897044,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
110.713897044,S1-C3,Frontend_Bound,29.55,% Slots,,,0.00,5.21,
110.713897044,S1-C3,Backend_Bound,51.70,% Slots,,,0.00,5.21,<==
110.713897044,S1-C3,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
110.713897044,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.01,% Slots,,,0.00,5.21,
110.713897044,S1-C3,Backend_Bound.Memory_Bound,27.08,% Slots,,,0.00,5.21,
110.713897044,S1-C3,Backend_Bound.Core_Bound,24.62,% Slots,,,0.00,5.21,
110.713897044,S1-C3,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.21,
110.713897044,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.22,
110.713897044,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.20,% Core_Clocks,,,0.00,5.22,
110.713897044,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.48,% Core_Clocks,,,0.00,5.23,
110.713897044,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
110.713897044,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
110.713897044,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.80,% Clocks,,,0.00,5.23,
110.713897044,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C4,Backend_Bound,51.06,% Slots,,,0.00,5.21,<==
110.713897044,S1-C4,Retiring,25.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
110.713897044,S1-C4,Backend_Bound.Memory_Bound,27.31,% Slots,,,0.00,5.21,
110.713897044,S1-C4,Backend_Bound.Core_Bound,23.75,% Slots,,,0.00,5.21,
110.713897044,S1-C4,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.21,
110.713897044,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.78,% Clocks,,idq.ms_switches,0.00,5.22,
110.713897044,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
110.713897044,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
110.713897044,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.72,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
110.713897044,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.39,% Clocks,,,0.00,5.23,
110.713897044,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C5,Backend_Bound,90.07,% Slots,,,0.00,5.21,
110.713897044,S1-C5,Retiring,19.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
110.713897044,S1-C5,Backend_Bound.Core_Bound,96.02,% Slots,,,0.00,5.21,<==
110.713897044,S1-C5,Retiring.Microcode_Sequencer,9.01,% Slots,,idq.ms_uops,0.00,5.22,
110.713897044,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.22,
110.713897044,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
110.713897044,S1-C6,Backend_Bound,75.03,% Slots,,,0.00,5.21,
110.713897044,S1-C6,Retiring,21.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
110.713897044,S1-C6,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.21,
110.713897044,S1-C6,Backend_Bound.Core_Bound,60.47,% Slots,,,0.00,5.21,<==
110.713897044,S1-C6,Retiring.Microcode_Sequencer,10.69,% Slots,,idq.ms_uops,0.00,5.21,
110.713897044,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
110.713897044,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C7,Backend_Bound,62.86,% Slots,,,0.00,5.21,
110.713897044,S1-C7,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
110.713897044,S1-C7,Backend_Bound.Core_Bound,95.61,% Slots,,,0.00,5.21,<==
110.713897044,S1-C7,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.22,
110.713897044,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.41,% Clocks,,idq.ms_switches,0.00,5.21,
110.713897044,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
110.713897044,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
