-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_rom is 
    generic(
             DWIDTH     : integer := 30; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 100
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "000000000010011111111011111010", 1 => "000101111110011111101111110101", 
    2 => "111011111110111111100000001010", 3 => "110101000010000000001100001100", 
    4 => "000110000001010000000011110110", 5 => "000001000001001111101000001001", 
    6 => "110101111101110000100111111010", 7 => "111100000001001111110111111111", 
    8 => "111001111111011111110111111011", 9 => "000101111111011111100100000000", 
    10 => "111000000001010000100111111000", 11 => "111110000001100000011000000011", 
    12 => "001110111111000000100100000111", 13 => "000101111101011111110111110110", 
    14 => "110101111110101111010100001001", 15 => "001001111110101111101100000001", 
    16 => "001000111110010000101100000010", 17 => "001100000000001111110011111000", 
    18 => "000011000000011111100000000110", 19 => "110111111110010000001000001000", 
    20 => "001011111110011111100100001111", 21 => "001001000000010000000111111110", 
    22 => "000001111110110000111111110111", 23 => "110111111111001111101100001010", 
    24 => "000101000010111111110011110101", 25 => "000110111111011111011011111011", 
    26 => "001010000000100000011000001110", 27 => "001001000001100000101100000110", 
    28 => "110111000011001111101000000101", 29 => "111000111111000000010011111111", 
    30 => "111100111111111111111000001110", 31 => "111001111101110000100000000000", 
    32 => "111011111101111111110100000000", 33 => "111110000000101111010100001001", 
    34 => "110110000001100000101011111001", 35 => "001001111101110000001100000100", 
    36 => "111011111101011111011011111100", 37 => "111001000001111111100111111011", 
    38 => "010000111111110000110111111111", 39 => "111101000001100000010011111000", 
    40 => "111001111110111111011111110111", 41 => "111100111101010000010111111001", 
    42 => "111010111101111111101100000111", 43 => "110101111110011111111100000111", 
    44 => "000100111100100000101000000101", 45 => "111001000010101111110100001001", 
    46 => "001100000011011111010000001100", 47 => "001000000011010000100000001010", 
    48 => "110110000001100000111100001101", 49 => "000101000011101111101000001000", 
    50 => "001101000010101111011000001111", 51 => "111011000000111111111100000010", 
    52 => "111001000000001111100011110111", 53 => "000010000010110000011111110101", 
    54 => "110011000001011111101111111010", 55 => "001001000010001111101111111000", 
    56 => "000001000001111111101000001010", 57 => "000011111111011111100111111011", 
    58 => "001011111110110000100000001101", 59 => "000011111101100000000000000111", 
    60 => "001000000011100000110100000000", 61 => "000100111111000000000011111001", 
    62 => "111011000010001111101000001011", 63 => "000000000001001111111100000000", 
    64 => "000110000010100000110111111110", 65 => "000001000000100000101011111011", 
    66 => "001010111111100000110111111101", 67 => "001100000001010000010011111011", 
    68 => "111001000010001111111111110111", 69 => "000001000000101111110111110111", 
    70 => "001100111101011111100011111100", 71 => "000101000010000000010000000111", 
    72 => "001101000000100000001100000100", 73 => "000011000001010000010011110110", 
    74 => "000000000010110000111100000110", 75 => "111010000011100000010100000100", 
    76 => "000001000011101111011000001011", 77 => "000011111111000000011100001011", 
    78 => "000110111111000000000111111001", 79 => "001001111110000000011111110111", 
    80 => "000000111101111111011100000111", 81 => "001010000001001111100100000010", 
    82 => "001000111111111111100111110101", 83 => "001111111101011111110100001010", 
    84 => "111011111110010000001111110101", 85 => "111100111111111111100011111101", 
    86 => "000111000010001111010100000000", 87 => "110111000010100000011100001000", 
    88 => "001110000010110000010000001110", 89 => "001010000010101111100100000100", 
    90 => "110101000001111111011011111010", 91 => "111011000000000000011011111010", 
    92 => "001101111110001111110000001010", 93 => "000011000000001111100111111110", 
    94 => "001110000000100000100000000010", 95 => "111110111110100000110100000110", 
    96 => "110101111101110000001100001000", 97 => "000111111111010000010011111010", 
    98 => "111010000011011111100100001101", 99 => "000100000000010000001011111110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V is
    generic (
        DataWidth : INTEGER := 30;
        AddressRange : INTEGER := 100;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V is
    component dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_rom_U :  component dense_resource_ap_fixed_ap_fixed_8_2_5_3_0_config2_s_w2_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


