#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep  6 19:43:08 2022
# Process ID: 13911
# Current directory: /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1
# Command line: vivado -log design_1_v_mix_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_mix_0_0.tcl
# Log file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/design_1_v_mix_0_0.vds
# Journal file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/vivado.jou
# Running On: ubuntu-dev3, OS: Linux, CPU Frequency: 3193.980 MHz, CPU Physical cores: 4, Host memory: 16778 MB
#-----------------------------------------------------------
source design_1_v_mix_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.391 ; gain = 5.961 ; free physical = 3742 ; free virtual = 12099
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/repo/CrowdSupplyWorkShop1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'adiuvo_engineering:hls:hud_gen:1.0'. The one found in IP location '/home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_2' will take precedence over the same IP in locations: 
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_3
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_1
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_8
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_4
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_5
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_6
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_7

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'trevor' on host 'ubuntu-dev3' (Linux_x86_64 version 5.15.0-47-generic) on Tue Sep 06 19:43:41 EDT 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1'
Sourcing Tcl script '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_mix 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix_config.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.cpp 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.cpp 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 20 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 20ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_mix_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 5.2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:926:9)
WARNING: [HLS 207-5529] extra token before variable expression is ignored (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:926:31)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1068:9)
WARNING: [HLS 207-5529] extra token before variable expression is ignored (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1068:31)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-10] Analyzing design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:380:35)
WARNING: [HLS 207-5292] unused parameter 'videoFormat' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp:11:11)
WARNING: [HLS 207-5292] unused parameter 'srcImg2' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp:13:14)
INFO: [HLS 200-10] Analyzing design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.cpp' ... 
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_none' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2310:36)
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_none' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2311:36)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:380:35)
WARNING: [HLS 207-5292] unused parameter 'layerScaleFactor' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:49:29)
WARNING: [HLS 207-5292] unused parameter 'layerScaleFactor' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:145:29)
WARNING: [HLS 207-5292] unused parameter 'srclayerAlpha' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:317:56)
WARNING: [HLS 207-5292] unused parameter 'srclayerAlpha' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:391:56)
WARNING: [HLS 207-5292] unused parameter 'layerVideoFormat' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1952:6)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 132.78 seconds. CPU system time: 4.95 seconds. Elapsed time: 167.98 seconds; current allocated memory: 278.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3032:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3088:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3087:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3086:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_420_to_422<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_422_to_444<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:51:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_yuv2rgb<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:847:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<32, ap_uint<8> >(ap_uint<32>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<32, ap_uint<8> >(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2931:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<32, ap_uint<8> >(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2999:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<32, ap_uint<8> >(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2986:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<32, ap_uint<8> >(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2985:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, unsigned char>::Scalar()' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2932:14)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_upsample<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:53:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, unsigned char>::Scalar()' into 'void v_mix_upsample_alpha<false>(hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char&, hls::stream<hls::Scalar<1, unsigned char>, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:149:14)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:242:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, unsigned char>::operator=(unsigned char)' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:283:6)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, unsigned char>::Scalar()' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:254:14)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:243:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:245:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, unsigned char>::Scalar()' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:244:14)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_rgb2yuv<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_444_to_422<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:666:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_422_to_420<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:456:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3131:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3032:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:22:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:51:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:847:18)
INFO: [HLS 214-210] Disaggregating variable 'alpha' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2932:14)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2931:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:53:18)
INFO: [HLS 214-210] Disaggregating variable 'alpha' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:149:14)
INFO: [HLS 214-210] Disaggregating variable 'a' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:254:14)
INFO: [HLS 214-210] Disaggregating variable 'bkgpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246:18)
INFO: [HLS 214-210] Disaggregating variable 'dstpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:245:18)
INFO: [HLS 214-210] Disaggregating variable 'lyralpha' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:244:14)
INFO: [HLS 214-210] Disaggregating variable 'lyrpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:243:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:242:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:666:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:456:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3131:18)
INFO: [HLS 214-210] Disaggregating variable 'HwReg' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3212_4' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3212:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3214_5' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3214:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_239_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:239:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_298_4' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:298:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_5' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:302:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2978_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2978:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2980_2' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2980:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3078_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3078:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3080_2' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3212_4' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3212:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3214_5' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3214:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:239:20) in function 'v_mix_core_alpha<true, true>' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_298_4' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:298:22) in function 'v_mix_core_alpha<true, true>' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_5' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:302:23) in function 'v_mix_core_alpha<true, true>' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2978_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2978:24) in function 'AXIvideoAlpha2MultiPixStream' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2928:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2980_2' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2980:25) in function 'AXIvideoAlpha2MultiPixStream' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2928:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3078_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3078:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3029:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3080_2' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080:25) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3029:0)
INFO: [HLS 214-248] Applying array_partition to 'bkgpix': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246:18)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerEnableFlag': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerAlpha': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerStartX': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerStartY': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerWidth': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerHeight': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerScaleFactor': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerStride': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2498:22)
INFO: [HLS 214-248] Applying array_partition to 'layerAlpha': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-248] Applying array_partition to 'layerStartX': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-248] Applying array_partition to 'layerStartY': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-248] Applying array_partition to 'layerWidth': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-248] Applying array_partition to 'layerHeight': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-248] Applying array_partition to 'layerScaleFactor': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-248] Applying array_partition to 'layerStride': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1990:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer0' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:574:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer0Yuv422' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:575:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer0Yuv' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:576:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outLayer0' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:577:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outYuv' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:578:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out422' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:579:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out420' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:580:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:606:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1x' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:607:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Alpha' with compact=bit mode in 8-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:608:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Alphax' with compact=bit mode in 8-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:609:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outLayer1' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:610:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Yuv' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:611:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Yuv422' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:612:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Rgb' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:613:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.hls::Scalar<1, unsigned char>s' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideoAlpha2MultiPixStream(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, unsigned short, unsigned short, bool, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'void v_mix_422_to_444<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'void v_mix_422_to_444<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'void v_mix_upsample<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'void v_mix_upsample<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'void v_mix_core_alpha<true, true>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'void v_mix_rgb2yuv<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'void v_mix_rgb2yuv<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.38 seconds. CPU system time: 0.78 seconds. Elapsed time: 10.07 seconds; current allocated memory: 280.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 293.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 312.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2581_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2581) in function 'v_mix' automatically.
WARNING: [HLS 200-805] An internal stream 'srcLayer0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer0Yuv422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer0Yuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outLayer0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outYuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out420' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1x' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outLayer1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1Yuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1Yuv422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1Rgb' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'VMixHlsDataFlowFunction' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:585:1), detected/extracted 16 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'v_mix_420_to_422<false>'
	 'v_mix_422_to_444<false>'
	 'v_mix_yuv2rgb<false>'
	 'AXIvideoAlpha2MultiPixStream'
	 'v_mix_420_to_422<false>.1'
	 'v_mix_422_to_444<false>.2'
	 'v_mix_yuv2rgb<false>.3'
	 'v_mix_upsample<false>'
	 'v_mix_upsample_alpha<false>'
	 'v_mix_core_alpha<true, true>'
	 'v_mix_rgb2yuv<false>'
	 'v_mix_444_to_422<false>'
	 'v_mix_422_to_420<false>'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-11] Balancing expressions in function 'v_mix_core_alpha<true, true>' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:145:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 352.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.43 seconds; current allocated memory: 721.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_mix' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>2' to 'reg_unsigned_short_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_31_2' to 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>' to 'v_mix_420_to_422_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_60_2' to 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>' to 'v_mix_422_to_444_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_856_2' to 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>' to 'v_mix_yuv2rgb_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>.1_Pipeline_VITIS_LOOP_31_2' to 'v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>.1' to 'v_mix_420_to_422_false_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>.2_Pipeline_VITIS_LOOP_60_2' to 'v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>.2' to 'v_mix_422_to_444_false_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>.3_Pipeline_VITIS_LOOP_856_2' to 'v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>.3' to 'v_mix_yuv2rgb_false_3'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample<false>_Pipeline_VITIS_LOOP_62_2' to 'v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample<false>' to 'v_mix_upsample_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample_alpha<false>_Pipeline_VITIS_LOOP_158_2' to 'v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample_alpha<false>' to 'v_mix_upsample_alpha_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3' to 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_core_alpha<true, true>' to 'v_mix_core_alpha_true_true_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1001_2' to 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>' to 'v_mix_rgb2yuv_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2' to 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_444_to_422<false>' to 'v_mix_444_to_422_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_463_2' to 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_420<false>' to 'v_mix_422_to_420_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 723.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 723.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 723.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 725.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 725.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 725.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 725.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 725.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 725.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 726.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 726.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 726.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 726.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 726.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 727.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_856_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_856_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 727.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 727.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 727.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 727.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 728.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 728.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 728.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 728.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 728.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 728.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideoAlpha2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 729.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 729.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 729.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 729.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 729.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 729.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 730.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 730.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 730.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 730.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_856_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_856_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 730.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 730.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 731.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 731.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 731.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 731.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 731.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_alpha_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 732.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 732.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_271_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 732.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 732.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha_true_true_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 733.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 733.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1001_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1001_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 734.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 734.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 734.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 734.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_673_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_673_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 734.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 734.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 734.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 734.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_463_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_463_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 734.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 734.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 735.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_3188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 735.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VMixHlsDataFlowFunction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO outLayer0 (from v_mix_yuv2rgb_false_U0 to v_mix_core_alpha_true_true_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 736.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 737.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2581_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_2581_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 738.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 738.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 739.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 739.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 740.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 740.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 741.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 742.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 744.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 744.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 745.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 746.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2' pipeline 'VITIS_LOOP_856_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 746.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 747.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 748.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 748.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 749.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 750.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideoAlpha2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideoAlpha2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 751.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 752.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 753.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 754.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 754.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2' pipeline 'VITIS_LOOP_856_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 755.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 756.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2' pipeline 'VITIS_LOOP_62_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 757.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 757.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2' pipeline 'VITIS_LOOP_158_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 758.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_alpha_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_alpha_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 759.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3' pipeline 'VITIS_LOOP_271_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_9s_16ns_16_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 760.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha_true_true_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha_true_true_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 762.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2' pipeline 'VITIS_LOOP_1001_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 764.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 765.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2' pipeline 'VITIS_LOOP_673_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 765.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 766.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2' pipeline 'VITIS_LOOP_463_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 767.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 767.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3' pipeline 'VITIS_LOOP_3188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 768.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 769.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VMixHlsDataFlowFunction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VMixHlsDataFlowFunction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 774.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/background_Y_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/background_U_G' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/background_V_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerEnable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerAlpha_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerAlpha_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartX_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartX_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartY_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartY_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerWidth_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerWidth_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerHeight_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerHeight_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerScaleFactor_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerScaleFactor_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerVideoFormat' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStride_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStride_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/reserve' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/ROffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/GOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/BOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K11_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K12_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K13_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K21_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K22_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K23_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K31_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K32_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K33_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/YOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/UOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/VOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_mix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'video_format', 'background_Y_R', 'background_U_G', 'background_V_B', 'layerEnable', 'layerAlpha_1', 'layerStartX_1', 'layerStartY_1', 'layerWidth_1', 'layerStride_1', 'layerHeight_1', 'layerScaleFactor_1', 'reserve' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_address0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_we0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_d0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_address1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_we1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_d1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/layerStride_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K21' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K22' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K23' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K31' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K32' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K33' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/ROffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/GOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/BOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K11_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K12_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K13_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K21_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K22_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K23_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K31_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K32_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K33_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/YOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/UOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/VOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mux_22_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 778.719 MB.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c42_U(design_1_v_mix_0_0_fifo_w10_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c46_U(design_1_v_mix_0_0_fifo_w10_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_background_Y_R_c_U(design_1_v_mix_0_0_fifo_w8_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_background_U_G_c_U(design_1_v_mix_0_0_fifo_w8_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_background_V_B_c_U(design_1_v_mix_0_0_fifo_w8_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_c_U(design_1_v_mix_0_0_fifo_w2_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerAlpha_1_c_U(design_1_v_mix_0_0_fifo_w10_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_1_c_U(design_1_v_mix_0_0_fifo_w16_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_1_c_U(design_1_v_mix_0_0_fifo_w16_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerScaleFactor_1_c_U(design_1_v_mix_0_0_fifo_w8_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c48_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c47_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Alpha_U(design_1_v_mix_0_0_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c52_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_c53_U(design_1_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_c57_U(design_1_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_c58_U(design_1_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_c62_U(design_1_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c51_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_c56_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_c61_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c50_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_c55_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_c60_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c49_U(design_1_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_c54_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_c59_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_c_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_c_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Alphax_U(design_1_v_mix_0_0_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c41_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c45_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c40_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c44_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c39_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c43_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_U(design_1_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(design_1_v_mix_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_core_alpha_true_true_U0_U(design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_420_to_422_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_444_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_yuv2rgb_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_420_to_422_false_1_U0_U(design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_upsample_alpha_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_444_false_2_U0_U(design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_yuv2rgb_false_3_U0_U(design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_upsample_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_rgb2yuv_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_444_to_422_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_420_false_U0_U(design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.75 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.04 seconds; current allocated memory: 783.074 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 15.23 seconds; current allocated memory: 807.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_mix with prefix design_1_v_mix_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_mix with prefix design_1_v_mix_0_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 168.32 seconds. CPU system time: 6.82 seconds. Elapsed time: 215.66 seconds; current allocated memory: -433.574 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.465 ; gain = 2.992 ; free physical = 2658 ; free virtual = 9695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 19:48:05 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 39.38 seconds. CPU system time: 1.34 seconds. Elapsed time: 48.42 seconds; current allocated memory: 12.086 MB.
INFO: [HLS 200-112] Total CPU user time: 209.83 seconds. Total CPU system time: 8.93 seconds. Total elapsed time: 267.69 seconds; peak allocated memory: 1.212 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep  6 19:48:08 2022...
compile_c: Time (s): cpu = 00:03:32 ; elapsed = 00:04:32 . Memory (MB): peak = 2702.391 ; gain = 0.000 ; free physical = 1749 ; free virtual = 8816
Command: synth_design -top design_1_v_mix_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16550
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.391 ; gain = 0.000 ; free physical = 2038 ; free virtual = 9109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_VMixHlsDataFlowFunction' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_VMixHlsDataFlowFunction.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_entry_proc' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_entry_proc' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_reg_unsigned_short_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_reg_unsigned_short_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_reg_unsigned_short_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_reg_unsigned_short_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideo2MultiPixStream' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_reg_unsigned_short_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_reg_unsigned_short_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_420_to_422_false_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_420_to_422_false_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_444_false_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_444_false_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_3' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_yuv2rgb_false_3' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_yuv2rgb_false_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_alpha_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_alpha_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_upsample_alpha_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_upsample_alpha_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_core_alpha_true_true_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_core_alpha_true_true_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_mul_9ns_9ns_17_1_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mul_9ns_9ns_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_mul_9ns_9ns_17_1_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mul_9ns_9ns_17_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_core_alpha_true_true_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_core_alpha_true_true_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_rgb2yuv_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_rgb2yuv_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_rgb2yuv_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_rgb2yuv_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_444_to_422_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_444_to_422_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_444_to_422_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_444_to_422_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_420_false_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_420_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix_422_to_420_false_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix_422_to_420_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_MultiPixStream2AXIvideo' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_MultiPixStream2AXIvideo' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w10_d7_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w10_d7_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w8_d7_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w8_d7_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w2_d7_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w2_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w2_d7_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w2_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w2_d7_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w2_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w2_d7_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w2_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w16_d7_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d7_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w16_d7_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d7_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w24_d2_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w24_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w24_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w24_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w24_d2_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w24_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w1_d2_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w1_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w1_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w1_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w1_d2_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w1_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w8_d16_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w8_d16_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w8_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w16_d2_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w16_d2_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w16_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w10_d2_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_fifo_w10_d2_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_fifo_w10_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_VMixHlsDataFlowFunction' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_VMixHlsDataFlowFunction.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_CTRL_s_axi' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_CTRL_s_axi.v:312]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_CTRL_s_axi' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_mux_22_16_1_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mux_22_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_mux_22_16_1_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mux_22_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_mux_22_8_1_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mux_22_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_mux_22_8_1_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mux_22_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_regslice_both' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_regslice_both' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized3' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_regslice_both__parameterized3' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0_v_mix' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix.v:10]
WARNING: [Synth 8-7071] port 'layerAlpha_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerStartX_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerStartY_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerWidth_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerHeight_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerScaleFactor_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_address0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_ce0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_we0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_d0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_q0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_address1' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_ce1' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_we1' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_d1' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerVideoFormat_q1' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'layerStride_0' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K11' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K12' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K13' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K21' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K22' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K23' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K31' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K32' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K33' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'ROffset' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'GOffset' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'BOffset' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K11_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K12_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K13_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K21_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K22_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K23_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K31_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K32_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'K33_2' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'YOffset' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'UOffset' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7071] port 'VOffset' of module 'design_1_v_mix_0_0_v_mix' is unconnected for instance 'inst' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_v_mix_0_0_v_mix' has 88 connections declared, but only 47 given [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:226]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_mix_0_0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/synth/design_1_v_mix_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_CTRL_s_axi.v:429]
WARNING: [Synth 8-7129] Port din2[1] in module design_1_v_mix_0_0_mux_22_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din2[1] in module design_1_v_mix_0_0_mux_22_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[12] in module design_1_v_mix_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[12] in module design_1_v_mix_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_mix_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_num_data_valid[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_num_data_valid[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_fifo_cap[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_fifo_cap[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_num_data_valid[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_num_data_valid[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_fifo_cap[1] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_fifo_cap[0] in module design_1_v_mix_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out420_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_422_to_420_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out422_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c39_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c39_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c39_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c39_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c43_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c43_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c43_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c43_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_444_to_422_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYuv_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outLayer1_fifo_cap[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_num_data_valid[0] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_fifo_cap[1] in module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.391 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.391 ; gain = 0.000 ; free physical = 2858 ; free virtual = 9937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.391 ; gain = 0.000 ; free physical = 2858 ; free virtual = 9937
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2702.391 ; gain = 0.000 ; free physical = 2831 ; free virtual = 9910
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/design_1_v_mix_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/design_1_v_mix_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/design_1_v_mix_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/design_1_v_mix_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2734.406 ; gain = 0.000 ; free physical = 1877 ; free virtual = 8957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2734.406 ; gain = 0.000 ; free physical = 1750 ; free virtual = 8830
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 2657 ; free virtual = 9733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 2657 ; free virtual = 9733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 2657 ; free virtual = 9733
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_mix_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_mix_0_0_CTRL_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'HwReg_layerAlpha_fu_242_reg' and it is trimmed from '16' to '10' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix.v:978]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_mix_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_mix_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 3347 ; free virtual = 10425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 30    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 95    
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 33    
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 36    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 102   
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 77    
	                1 Bit    Registers := 445   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 19    
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   10 Bit        Muxes := 18    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 13    
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 18    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 37    
	   4 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 528   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_215/d_read_reg_22_reg' and it is trimmed from '10' to '9' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_reg_unsigned_short_s.v:31]
DSP Report: Generating DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout, operation Mode is: A''*B.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mul_9ns_9ns_17_1_1_U201/dout.
DSP Report: Generating DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U203/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U202/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/mac_muladd_9ns_9s_16ns_16_4_1_U204/design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'layerAlpha_1_read_reg_787_reg' and it is trimmed from '16' to '10' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/hdl/verilog/design_1_v_mix_0_0_v_mix.v:527]
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_mix_0_0_v_mix.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_mix_0_0_v_mix.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 2932 ; free virtual = 10018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | A''*B          | 10     | 10     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | (C'+(A2*B2)')' | 16     | 10     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | (C'+(A2*B2)')' | 16     | 10     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | (C'+(A2*B2)')' | 16     | 10     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 2041 ; free virtual = 9137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1843 ; free virtual = 8938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 550 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1514 ; free virtual = 8615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1511 ; free virtual = 8613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1547 ; free virtual = 8649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1547 ; free virtual = 8649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1544 ; free virtual = 8645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1543 ; free virtual = 8644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_mix_0_0_v_mix | grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/ap_loop_exit_ready_pp0_iter4_reg_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[6]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[6]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[6]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | (C'+(A'*B')')' | 9      | 18     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | (C'+(A'*B')')' | 9      | 18     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | (C'+(A'*B')')' | 9      | 18     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_mix_0_0_v_mix_core_alpha_true_true_s | A''*B          | 9      | 9      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    60|
|2     |DSP48E1 |     4|
|4     |LUT1    |    34|
|5     |LUT2    |   265|
|6     |LUT3    |   448|
|7     |LUT4    |   892|
|8     |LUT5    |   480|
|9     |LUT6    |   930|
|10    |MUXF7   |    11|
|11    |MUXF8   |     1|
|12    |SRL16E  |   112|
|13    |FDRE    |  3152|
|14    |FDSE    |   176|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2734.406 ; gain = 32.016 ; free physical = 1541 ; free virtual = 8642
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1411 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 2734.406 ; gain = 0.000 ; free physical = 1581 ; free virtual = 8682
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2734.414 ; gain = 32.016 ; free physical = 1580 ; free virtual = 8682
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2734.414 ; gain = 0.000 ; free physical = 1596 ; free virtual = 8698
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.414 ; gain = 0.000 ; free physical = 1517 ; free virtual = 8618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b7ea429a
INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2734.414 ; gain = 32.023 ; free physical = 1730 ; free virtual = 8831
INFO: [Common 17-1381] The checkpoint '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/design_1_v_mix_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_mix_0_0, cache-ID = ba2cbe9f9ec7cb77
INFO: [Common 17-1381] The checkpoint '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/design_1_v_mix_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_mix_0_0_utilization_synth.rpt -pb design_1_v_mix_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 19:49:32 2022...
