
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters62_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1098.13-1098.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1099.13-1099.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1100.16-1100.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096.1-1102.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1218.13-1218.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1219.13-1219.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1220.16-1220.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216.1-1222.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1343.13-1343.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1344.13-1344.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1345.13-1345.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1346.13-1346.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1347.13-1347.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1348.13-1348.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1349.13-1349.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1350.16-1350.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1341.1-1352.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1473.13-1473.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1474.13-1474.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1475.13-1475.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1476.13-1476.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1477.13-1477.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1478.13-1478.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1479.13-1479.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1480.16-1480.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1471.1-1482.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1603.13-1603.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1604.13-1604.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1605.13-1605.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1606.13-1606.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1607.13-1607.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1608.13-1608.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1609.13-1609.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1610.16-1610.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1601.1-1612.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1728.13-1728.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1729.13-1729.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1730.16-1730.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726.1-1732.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf9_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc429'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf9_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readFilters62'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf9_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0
root of   0 design levels: td_fused_top_tdf9_get_next_ijk
root of   0 design levels: td_fused_top_tdf9_readInputs
root of   0 design levels: td_fused_top_tdf9_readFilters62
root of   4 design levels: td_fused_top_tdf9_dot_product
root of   4 design levels: td_fused_top_tdf9_accum_1
root of   4 design levels: td_fused_top_tdf9_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc429
root of   4 design levels: td_fused_top_tdf9_adjust
root of   0 design levels: td_fused_top_tdf9_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w6_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d2_S
root of   0 design levels: td_fused_top_fifo_w6_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d7_S_x
root of   0 design levels: td_fused_top_fifo_w4_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d7_S_x
root of   0 design levels: td_fused_top_fifo_w8_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S_x
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x6_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x6
root of   0 design levels: td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf9_readFilters62_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37360
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP37360 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37360
Used module:     \td_fused_top_start_for_tdf9_readFilters62_U0
Used module:         \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x6
Used module:         \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S_x
Used module:         \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w4_d7_S_x
Used module:         \td_fused_top_fifo_w4_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w6_d7_S_x
Used module:         \td_fused_top_fifo_w6_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w6_d2_S
Used module:         \td_fused_top_fifo_w6_d2_S_shiftReg
Used module:     \td_fused_top_tdf9_writeOutputs_unaligned
Used module:     \td_fused_top_tdf9_adjust
Used module:         \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc429
Used module:     \td_fused_top_tdf9_accum_2
Used module:     \td_fused_top_tdf9_accum_1
Used module:     \td_fused_top_tdf9_dot_product
Used module:     \td_fused_top_tdf9_readFilters62
Used module:     \td_fused_top_tdf9_readInputs
Used module:     \td_fused_top_tdf9_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.

2.10. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37360
Used module:     \td_fused_top_start_for_tdf9_readFilters62_U0
Used module:         \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x6
Used module:         \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S_x
Used module:         \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w4_d7_S_x
Used module:         \td_fused_top_fifo_w4_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w6_d7_S_x
Used module:         \td_fused_top_fifo_w6_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w6_d2_S
Used module:         \td_fused_top_fifo_w6_d2_S_shiftReg
Used module:     \td_fused_top_tdf9_writeOutputs_unaligned
Used module:     \td_fused_top_tdf9_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc429
Used module:     \td_fused_top_tdf9_accum_2
Used module:     \td_fused_top_tdf9_accum_1
Used module:     \td_fused_top_tdf9_dot_product
Used module:     \td_fused_top_tdf9_readFilters62
Used module:     \td_fused_top_tdf9_readInputs
Used module:     \td_fused_top_tdf9_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37360
Used module:     \td_fused_top_start_for_tdf9_readFilters62_U0
Used module:         \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x6
Used module:         \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:     \td_fused_top_fifo_w8_d7_S_x
Used module:         \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w4_d7_S_x
Used module:         \td_fused_top_fifo_w4_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w6_d7_S_x
Used module:         \td_fused_top_fifo_w6_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w6_d2_S
Used module:         \td_fused_top_fifo_w6_d2_S_shiftReg
Used module:     \td_fused_top_tdf9_writeOutputs_unaligned
Used module:     \td_fused_top_tdf9_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc429
Used module:     \td_fused_top_tdf9_accum_2
Used module:     \td_fused_top_tdf9_accum_1
Used module:     \td_fused_top_tdf9_dot_product
Used module:     \td_fused_top_tdf9_readFilters62
Used module:     \td_fused_top_tdf9_readInputs
Used module:     \td_fused_top_tdf9_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Removed 7 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4134$1189'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3733$1015'.
Cleaned up 2 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7063$2585 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7063$2585 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7044$2584 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7044$2584 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6384$3095 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6374$3087 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6364$3079 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6351$3072 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6342$3070 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6333$3068 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6321$3064 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6309$3060 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6070$2970 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6060$2962 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6050$2954 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6038$2950 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6026$2946 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5858$2919 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5848$2911 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5838$2903 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5825$2896 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5812$2889 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5803$2887 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5794$2885 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5782$2881 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5770$2877 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5545$2792 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5535$2784 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5525$2776 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5512$2769 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5503$2767 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5494$2765 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5482$2761 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5470$2757 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5288$1989 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5280$1985 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5272$1981 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5264$1966 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5256$1951 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5248$1944 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5240$1929 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5232$1922 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5224$1907 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5216$1900 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5208$1885 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5200$1878 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5190$1863 in module td_fused_top_tdf9_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5176$1857 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5166$1842 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5158$1838 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5150$1823 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5120$1766 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5108$1749 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5100$1747 in module td_fused_top_tdf9_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4842$1658 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4834$1643 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4826$1628 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4818$1621 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4810$1614 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4802$1599 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4794$1584 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4786$1577 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4778$1570 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4770$1546 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4762$1530 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4754$1514 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4744$1503 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4734$1492 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4726$1480 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4718$1468 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4708$1457 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4698$1446 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4690$1444 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4682$1436 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4674$1430 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4666$1426 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4658$1424 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4650$1422 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4606$1391 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4594$1379 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4584$1374 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4572$1366 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4560$1362 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4552$1360 in module td_fused_top_tdf9_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4293$1310 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4285$1304 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4277$1300 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4269$1291 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4261$1284 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4253$1264 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4245$1262 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4237$1254 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4229$1246 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4221$1242 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4213$1240 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4205$1238 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4170$1208 in module td_fused_top_tdf9_readFilters62.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4158$1197 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4148$1194 in module td_fused_top_tdf9_readFilters62.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4134$1189 in module td_fused_top_tdf9_readFilters62.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4122$1174 in module td_fused_top_tdf9_readFilters62.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4110$1170 in module td_fused_top_tdf9_readFilters62.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4102$1168 in module td_fused_top_tdf9_readFilters62.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3919$1123 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3911$1117 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3903$1111 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3895$1107 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3887$1101 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3879$1099 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3871$1085 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3863$1081 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3855$1079 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3847$1077 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3799$1041 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3787$1032 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3777$1029 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3767$1026 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3757$1023 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3747$1020 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3733$1015 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3721$1002 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3709$998 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3701$996 in module td_fused_top_tdf9_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3365$913 in module td_fused_top_tdf9_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3351$892 in module td_fused_top_tdf9_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3337$871 in module td_fused_top_tdf9_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3323$850 in module td_fused_top_tdf9_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3309$829 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3301$827 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3293$819 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3275$811 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3267$805 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3259$801 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3251$799 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3243$797 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3235$793 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3227$789 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3219$787 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3211$785 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3203$761 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3195$737 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3177$723 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3159$709 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3080$621 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3072$616 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3060$599 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3050$594 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3038$581 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3026$577 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3018$575 in module td_fused_top_tdf9_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2745$557 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2737$553 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2729$549 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2721$545 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2713$543 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2705$539 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2697$535 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2683$525 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2675$517 in module td_fused_top_tdf9_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2663$511 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2655$509 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2645$504 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2544$498 in module td_fused_top_Block_entry_proc_proc429.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2536$491 in module td_fused_top_Block_entry_proc_proc429.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2528$484 in module td_fused_top_Block_entry_proc_proc429.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2520$480 in module td_fused_top_Block_entry_proc_proc429.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2512$473 in module td_fused_top_Block_entry_proc_proc429.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2502$465 in module td_fused_top_Block_entry_proc_proc429.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2490$456 in module td_fused_top_Block_entry_proc_proc429.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2482$454 in module td_fused_top_Block_entry_proc_proc429.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2334$436 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2326$427 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2318$420 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2310$418 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2302$414 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2294$412 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2286$397 in module td_fused_top_tdf9_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2255$387 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2247$385 in module td_fused_top_tdf9_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2032$354 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2024$350 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2016$346 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2008$335 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2000$328 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1992$317 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1984$310 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1976$306 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1968$302 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1960$298 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1952$294 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1944$292 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1936$288 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1928$284 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1920$282 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1864$249 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1852$245 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1844$243 in module td_fused_top_tdf9_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726$242 in module td_fused_top_fifo_w6_d2_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726$242 in module td_fused_top_fifo_w6_d2_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210 in module td_fused_top_fifo_w6_d2_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1601$209 in module td_fused_top_fifo_w6_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177 in module td_fused_top_fifo_w6_d7_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1471$176 in module td_fused_top_fifo_w4_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144 in module td_fused_top_fifo_w4_d7_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1341$143 in module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111 in module td_fused_top_fifo_w8_d7_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216$110 in module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216$110 in module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78 in module td_fused_top_fifo_w16_d2_S_x6.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096$77 in module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096$77 in module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45 in module td_fused_top_start_for_tdf9_readFilters62_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:784$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:772$6 in module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Removed a total of 7 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 289 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6224$3116'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6223$3115'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6222$3114'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6219$3111'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6218$3110'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6217$3109'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6216$3108'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6215$3107'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6214$3106'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5987$2985'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5986$2984'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5985$2983'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5984$2982'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5983$2981'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5692$2940'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5691$2939'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5690$2938'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5689$2937'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5688$2936'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5687$2935'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5686$2934'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5685$2933'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5684$2932'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5683$2931'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5682$2930'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5385$2813'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5384$2812'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5383$2811'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5380$2808'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5379$2807'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5378$2806'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5377$2805'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5376$2804'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5375$2803'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$2013'.
  Set init value: \i = 16'0000000000000000
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \j = 16'0000000000000000
  Set init value: \k = 16'0000000000000000
Found init rule in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1746'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1359'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
Found init rule in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1167'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
Found init rule in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$995'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$574'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_2_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$503'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$453'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$384'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \outputCount = 16'0000000000000000
  Set init value: \outputChanIdx = 16'0000000000000000
  Set init value: \outputRow_0 = 16'0000000000000000
  Set init value: \outputRow_1 = 16'0000000000000000
  Set init value: \outputRow_2 = 16'0000000000000000
  Set init value: \outputRow_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1648$240'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1647$239'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1646$238'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1518$207'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1517$206'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1516$205'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1388$174'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1387$173'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1386$172'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1258$141'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1257$140'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1256$139'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1138$108'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1137$107'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1136$106'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1018$75'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1017$74'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1016$73'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$44'.
  Set init value: \ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf9_readInputs_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7826$3127'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7822$3126'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7815$3125'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7439$2647'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6543$3123'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6539$3122'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6532$3121'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7228$2610'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7129$2599'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7063$2585'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7044$2584'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6565$2536'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7418$3119'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7414$3118'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7407$3117'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_EN[15:0]$2531
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_DATA[15:0]$2530
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_ADDR[7:0]$2529
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_EN[15:0]$2528
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_DATA[15:0]$2527
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_ADDR[7:0]$2526
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_EN[15:0]$2520
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_DATA[15:0]$2519
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_ADDR[7:0]$2518
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_EN[15:0]$2517
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_DATA[15:0]$2516
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_ADDR[7:0]$2515
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6224$3116'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6223$3115'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6222$3114'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6221$3113'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6220$3112'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6219$3111'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6218$3110'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6217$3109'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6216$3108'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6215$3107'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6214$3106'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6384$3095'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6374$3087'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6364$3079'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6351$3072'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6342$3070'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6333$3068'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6321$3064'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6309$3060'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_EN[15:0]$2376
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_DATA[15:0]$2375
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_ADDR[8:0]$2374
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_EN[15:0]$2373
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_DATA[15:0]$2372
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_ADDR[8:0]$2371
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_EN[15:0]$2365
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_DATA[15:0]$2364
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_ADDR[8:0]$2363
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_EN[15:0]$2362
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_DATA[15:0]$2361
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_ADDR[8:0]$2360
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5987$2985'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5986$2984'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5985$2983'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5984$2982'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5983$2981'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6070$2970'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6060$2962'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6050$2954'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6038$2950'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6026$2946'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5942$2307'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_EN[15:0]$2305
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_DATA[15:0]$2304
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_ADDR[7:0]$2303
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_EN[15:0]$2302
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_DATA[15:0]$2301
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_ADDR[7:0]$2300
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5692$2940'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5691$2939'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5690$2938'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5689$2937'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5688$2936'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5687$2935'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5686$2934'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5685$2933'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5684$2932'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5683$2931'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5682$2930'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5858$2919'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5848$2911'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5838$2903'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5825$2896'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5812$2889'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5803$2887'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5794$2885'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5782$2881'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5770$2877'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_EN[15:0]$2167
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_DATA[15:0]$2166
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_ADDR[2:0]$2165
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_EN[15:0]$2164
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_DATA[15:0]$2163
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_ADDR[2:0]$2162
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_EN[15:0]$2156
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_DATA[15:0]$2155
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_ADDR[2:0]$2154
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_EN[15:0]$2153
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_DATA[15:0]$2152
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_ADDR[2:0]$2151
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5385$2813'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5384$2812'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5383$2811'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5382$2810'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5381$2809'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5380$2808'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5379$2807'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5378$2806'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5377$2805'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5376$2804'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5375$2803'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5545$2792'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5535$2784'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5525$2776'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5512$2769'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5503$2767'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5494$2765'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5482$2761'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5470$2757'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$2013'.
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5307$1993'.
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5288$1989'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5280$1985'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5272$1981'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5264$1966'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5256$1951'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5248$1944'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5240$1929'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5232$1922'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5224$1907'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5216$1900'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5208$1885'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5200$1878'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5190$1863'.
     1/2: $2\ap_phi_mux_k_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5176$1857'.
     1/3: $3\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5166$1842'.
     1/2: $2\ap_phi_mux_j_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5158$1838'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5150$1823'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5144$1808'.
     1/1: $0\k[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5138$1791'.
     1/1: $0\j[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5132$1772'.
     1/1: $0\i[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5120$1766'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5108$1749'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5100$1747'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1746'.
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4905$1710'.
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4842$1658'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4834$1643'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4826$1628'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4818$1621'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4810$1614'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4802$1599'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4794$1584'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4786$1577'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4778$1570'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4770$1546'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4762$1530'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4754$1514'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4744$1503'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4734$1492'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4726$1480'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4718$1468'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4708$1457'.
     1/2: $2\ifmap_vec_0_0_address1[7:0]
     2/2: $1\ifmap_vec_0_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4698$1446'.
     1/2: $2\ifmap_vec_0_0_address0[7:0]
     2/2: $1\ifmap_vec_0_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4690$1444'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4682$1436'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4674$1430'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4666$1426'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4658$1424'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4650$1422'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4642$1418'.
     1/3: $0\icmp_ln25_reg_459_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln25_reg_459[0:0]
     3/3: $0\kk_0_i_i_reg_180_pp0_iter1_reg[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4634$1412'.
     1/3: $0\select_ln33_3_reg_484[15:0]
     2/3: $0\select_ln33_2_reg_479[15:0]
     3/3: $0\empty_56_reg_473[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4626$1410'.
     1/3: $0\is_padding_reg_444[0:0]
     2/3: $0\col_coord_reg_439[15:0]
     3/3: $0\trunc_ln135_reg_434[3:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4620$1408'.
     1/1: $0\add_ln32_reg_454[9:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4614$1400'.
     1/1: $0\add_ln25_reg_468[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4606$1391'.
     1/1: $0\kk_0_i_i_reg_180[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4594$1379'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4584$1374'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4572$1366'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4560$1362'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4552$1360'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1359'.
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4366$1358'.
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4336$1349'.
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4293$1310'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4285$1304'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4277$1300'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4269$1291'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4261$1284'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4253$1264'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4245$1262'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4237$1254'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4229$1246'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4221$1242'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4213$1240'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4205$1238'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4199$1236'.
     1/1: $0\tmp_reg_144[13:8]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4192$1234'.
     1/2: $0\icmp_ln49_reg_154_pp0_iter2_reg[0:0]
     2/2: $0\kk_0_0_i_i_reg_93_pp0_iter2_reg[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4184$1230'.
     1/3: $0\icmp_ln49_reg_154_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln49_reg_154[0:0]
     3/3: $0\kk_0_0_i_i_reg_93_pp0_iter1_reg[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4178$1224'.
     1/1: $0\add_ln49_reg_149[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4170$1208'.
     1/1: $0\kk_0_0_i_i_reg_93[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4158$1197'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4148$1194'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4134$1189'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4122$1174'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4110$1170'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4102$1168'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1167'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3960$1159'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3919$1123'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3911$1117'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3903$1111'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3895$1107'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3887$1101'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3879$1099'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3871$1085'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3863$1081'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3855$1079'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3847$1077'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3841$1073'.
     1/1: $0\mul_reg_136[15:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3834$1067'.
     1/2: $0\weight_vecs_0_0_0_load_reg_131[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_126[15:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3828$1061'.
     1/1: $0\idxprom17_0_0_reg_111[8:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
     1/8: $0\idxprom17_0_0_reg_111_pp0_iter5_reg[8:0]
     2/8: $0\idxprom17_0_0_reg_111_pp0_iter4_reg[8:0]
     3/8: $0\idxprom17_0_0_reg_111_pp0_iter3_reg[8:0]
     4/8: $0\idxprom17_0_0_reg_111_pp0_iter2_reg[8:0]
     5/8: $0\icmp_ln149_reg_107_pp0_iter5_reg[0:0]
     6/8: $0\icmp_ln149_reg_107_pp0_iter4_reg[0:0]
     7/8: $0\icmp_ln149_reg_107_pp0_iter3_reg[0:0]
     8/8: $0\icmp_ln149_reg_107_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3807$1055'.
     1/3: $0\idxprom17_0_0_reg_111_pp0_iter1_reg[8:0]
     2/3: $0\icmp_ln149_reg_107_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_107[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3799$1041'.
     1/1: $0\ic_0_0_reg_69[8:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3787$1032'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3777$1029'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3767$1026'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3757$1023'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3747$1020'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3733$1015'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3721$1002'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3709$998'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3701$996'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$995'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3501$967'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3477$963'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3365$913'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3351$892'.
     1/4: $4\grp_fu_312_p1[15:0]
     2/4: $3\grp_fu_312_p1[15:0]
     3/4: $2\grp_fu_312_p1[15:0]
     4/4: $1\grp_fu_312_p1[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3337$871'.
     1/4: $4\grp_fu_312_p0[15:0]
     2/4: $3\grp_fu_312_p0[15:0]
     3/4: $2\grp_fu_312_p0[15:0]
     4/4: $1\grp_fu_312_p0[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3323$850'.
     1/4: $4\grp_fu_307_p1[15:0]
     2/4: $3\grp_fu_307_p1[15:0]
     3/4: $2\grp_fu_307_p1[15:0]
     4/4: $1\grp_fu_307_p1[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3309$829'.
     1/4: $4\grp_fu_307_p0[15:0]
     2/4: $3\grp_fu_307_p0[15:0]
     3/4: $2\grp_fu_307_p0[15:0]
     4/4: $1\grp_fu_307_p0[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3301$827'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3293$819'.
     1/1: $1\ap_phi_mux_x_phi_fu_174_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3275$811'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3267$805'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3259$801'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3251$799'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3243$797'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3235$793'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3227$789'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3219$787'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3211$785'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3203$761'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3195$737'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3177$723'.
     1/5: $5\accum_in_0_address1[7:0]
     2/5: $4\accum_in_0_address1[7:0]
     3/5: $3\accum_in_0_address1[7:0]
     4/5: $2\accum_in_0_address1[7:0]
     5/5: $1\accum_in_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3159$709'.
     1/5: $5\accum_in_0_address0[7:0]
     2/5: $4\accum_in_0_address0[7:0]
     3/5: $3\accum_in_0_address0[7:0]
     4/5: $2\accum_in_0_address0[7:0]
     5/5: $1\accum_in_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3153$703'.
     1/1: $0\trunc_ln25_reg_498[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3145$699'.
     1/3: $0\tmp_reg_494_pp0_iter2_reg[0:0]
     2/3: $0\tmp_reg_494_pp0_iter1_reg[0:0]
     3/3: $0\tmp_reg_494[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3138$691'.
     1/2: $0\psum_6_07_reg_194[15:0]
     2/2: $0\psum_7_08_reg_182[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3131$683'.
     1/2: $0\psum_4_05_reg_218[15:0]
     2/2: $0\psum_5_06_reg_206[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3124$675'.
     1/2: $0\psum_2_03_reg_242[15:0]
     2/2: $0\psum_3_04_reg_230[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3117$667'.
     1/2: $0\psum_0_01_reg_266[15:0]
     2/2: $0\psum_1_02_reg_254[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3110$659'.
     1/2: $0\accum_in_0_load_7_reg_588[15:0]
     2/2: $0\accum_in_0_load_6_reg_583[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3102$651'.
     1/3: $0\accum_in_0_load_5_reg_568[15:0]
     2/3: $0\accum_in_0_load_4_reg_563[15:0]
     3/3: $0\add_ln25_reg_558[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3095$643'.
     1/2: $0\accum_in_0_load_3_reg_543[15:0]
     2/2: $0\accum_in_0_load_2_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3088$635'.
     1/2: $0\accum_in_0_load_1_reg_523[15:0]
     2/2: $0\accum_in_0_load_reg_518[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3080$621'.
     1/1: $0\x_reg_170[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3072$616'.
     1/1: $0\q_reg_278[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3060$599'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3050$594'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3038$581'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3026$577'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3018$575'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$574'.
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2794$568'.
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2745$557'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2737$553'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2729$549'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2721$545'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2713$543'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2705$539'.
     1/1: $1\accum_in_2_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2697$535'.
     1/1: $1\accum_in_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2691$533'.
     1/1: $0\add_ln57_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2683$525'.
     1/1: $0\sum_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2675$517'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2663$511'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2655$509'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2645$504'.
     1/1: $0\accum_in_2_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$503'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2557$499'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2544$498'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2536$491'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2528$484'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2520$480'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2512$473'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2502$465'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2490$456'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2482$454'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$453'.
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2417$445'.
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2334$436'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2326$427'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2318$420'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2310$418'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2302$414'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2294$412'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2286$397'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2279$395'.
     1/2: $0\tmp_8_i_i_reg_172[15:0]
     2/2: $0\tmp_7_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2273$393'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2267$391'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2255$387'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2247$385'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$384'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2067$369'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2032$354'.
     1/2: $2\ap_NS_fsm[2:0]
     2/2: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2024$350'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2016$346'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2008$335'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2000$328'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1992$317'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1984$310'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1976$306'.
     1/1: $1\ap_sig_allocacmp_outputRow_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1968$302'.
     1/1: $1\ap_sig_allocacmp_outputRow_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1960$298'.
     1/1: $1\ap_sig_allocacmp_outputRow_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1952$294'.
     1/1: $1\ap_sig_allocacmp_outputRow_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1944$292'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1936$288'.
     1/1: $1\ap_phi_mux_empty_phi_fu_114_p4[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1928$284'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1920$282'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1914$278'.
     1/1: $0\outputRow_3[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1908$274'.
     1/1: $0\outputRow_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1902$270'.
     1/1: $0\outputRow_1[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1896$266'.
     1/1: $0\outputRow_0[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1890$264'.
     1/1: $0\outputCount[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1884$260'.
     1/1: $0\outputChanIdx[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1878$258'.
     1/1: $0\icmp_ln88_reg_317[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1872$256'.
     1/1: $0\add_ln94_reg_304[7:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1864$249'.
     1/1: $0\empty_reg_111[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1852$245'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1844$243'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726$242'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1715$241'.
     1/2: $0\sr_1[5:0]
     2/2: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1648$240'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1647$239'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1646$238'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1601$209'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
     1/7: $0\sr_6[5:0]
     2/7: $0\sr_5[5:0]
     3/7: $0\sr_4[5:0]
     4/7: $0\sr_3[5:0]
     5/7: $0\sr_2[5:0]
     6/7: $0\sr_1[5:0]
     7/7: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1518$207'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1517$206'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1516$205'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1471$176'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
     1/7: $0\sr_6[3:0]
     2/7: $0\sr_5[3:0]
     3/7: $0\sr_4[3:0]
     4/7: $0\sr_3[3:0]
     5/7: $0\sr_2[3:0]
     6/7: $0\sr_1[3:0]
     7/7: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1388$174'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1387$173'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1386$172'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1341$143'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
     1/7: $0\sr_6[7:0]
     2/7: $0\sr_5[7:0]
     3/7: $0\sr_4[7:0]
     4/7: $0\sr_3[7:0]
     5/7: $0\sr_2[7:0]
     6/7: $0\sr_1[7:0]
     7/7: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1258$141'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1257$140'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1256$139'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216$110'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1205$109'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1138$108'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1137$107'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1136$106'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096$77'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1085$76'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1018$75'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1017$74'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1016$73'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$44'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:784$10'.
     1/1: $0\ap_sync_reg_tdf9_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:772$6'.
     1/1: $0\ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612': $auto$proc_dlatch.cc:427:proc_dlatch$5398
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7228$2610'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609': $auto$proc_dlatch.cc:427:proc_dlatch$5407
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7129$2599'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7063$2585'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7044$2584'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
No latch inferred for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\reg_valid1' from process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6221$3113'.
No latch inferred for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\reg_q1' from process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6220$3112'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5382$2810'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5381$2809'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5307$1993'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5288$1989'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\start_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5280$1985'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\real_start' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5272$1981'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5264$1966'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5256$1951'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5248$1944'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5240$1929'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5232$1922'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5224$1907'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5216$1900'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5208$1885'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5200$1878'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_k_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5190$1863'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_j_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5176$1857'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_j_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5166$1842'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5158$1838'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_done' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5150$1823'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_block_state1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4905$1710'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4842$1658'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_read' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4834$1643'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4826$1628'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4818$1621'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4810$1614'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_read' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4802$1599'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4794$1584'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4786$1577'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4778$1570'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\in_data_ce0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4770$1546'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4762$1530'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4754$1514'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4744$1503'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4734$1492'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4726$1480'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4718$1468'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4708$1457'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4698$1446'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_ready' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4690$1444'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4682$1436'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4674$1430'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_idle' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4666$1426'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_done' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4658$1424'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4650$1422'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_block_state1' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4336$1349'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_NS_fsm' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4293$1310'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4285$1304'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4277$1300'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\indices_23_read' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4269$1291'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\indices_23_blk_n' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4261$1284'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\filter_data_ce0' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4253$1264'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_ready' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4245$1262'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4237$1254'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_idle_pp0' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4229$1246'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_idle' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4221$1242'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_done' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4213$1240'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters62.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4205$1238'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_block_state1' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3960$1159'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3919$1123'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3911$1117'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\products_0_we0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3903$1111'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\products_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3895$1107'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3887$1101'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_ready' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3879$1099'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3871$1085'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_idle' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3863$1081'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_done' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3855$1079'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3847$1077'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_condition_518' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3501$967'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_block_state1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3477$963'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3365$913'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_312_p1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3351$892'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_312_p0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3337$871'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_307_p1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3323$850'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_307_p0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3309$829'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_ready' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3301$827'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_phi_mux_x_phi_fu_174_p4' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3293$819'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_phi_mux_phi_ln45_phi_fu_292_p8' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3275$811'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3267$805'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_idle' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3259$801'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_done' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3251$799'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3243$797'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_we1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3235$793'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_we0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3227$789'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3219$787'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3211$785'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3203$761'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3195$737'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3177$723'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3159$709'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_block_state1' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2794$568'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2745$557'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_ready' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2737$553'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_idle' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2729$549'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_done' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2721$545'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2713$543'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_2_ap_vld' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2705$539'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_2' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2697$535'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc429.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2557$499'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc429.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2544$498'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc429.\ap_return' from process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2536$491'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc429.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2528$484'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc429.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2520$480'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc429.\ap_done' from process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2512$473'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_block_state1' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2417$445'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2334$436'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\indices_23_read' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2326$427'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2318$420'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_ready' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2310$418'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_idle' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2302$414'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_done' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2294$412'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\adjustments_ce0' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2286$397'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2067$369'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2032$354'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2024$350'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2016$346'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2008$335'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2000$328'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1992$317'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1984$310'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_3_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1976$306'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_2_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1968$302'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_1_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1960$298'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_0_load' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1952$294'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1944$292'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_114_p4' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1936$288'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1928$284'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1920$282'.
No latch inferred for signal `\td_fused_top_fifo_w6_d2_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726$242'.
No latch inferred for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1601$209'.
No latch inferred for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1471$176'.
No latch inferred for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1341$143'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216$110'.
No latch inferred for signal `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096$77'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7826$3127'.
  created $dff cell `$procdff$5408' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7822$3126'.
  created $dff cell `$procdff$5409' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7815$3125'.
  created $dff cell `$procdff$5410' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7815$3125'.
  created $dff cell `$procdff$5411' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7439$2647'.
  created $dff cell `$procdff$5412' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7439$2647'.
  created $dff cell `$procdff$5413' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7439$2647'.
  created $dff cell `$procdff$5414' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6543$3123'.
  created $dff cell `$procdff$5415' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6539$3122'.
  created $dff cell `$procdff$5416' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6532$3121'.
  created $dff cell `$procdff$5417' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6532$3121'.
  created $dff cell `$procdff$5418' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6565$2536'.
  created $dff cell `$procdff$5419' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6565$2536'.
  created $dff cell `$procdff$5420' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6565$2536'.
  created $dff cell `$procdff$5421' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7418$3119'.
  created $dff cell `$procdff$5422' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7414$3118'.
  created $dff cell `$procdff$5423' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7407$3117'.
  created $dff cell `$procdff$5424' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7407$3117'.
  created $dff cell `$procdff$5425' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522'.
  created $dff cell `$procdff$5426' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522'.
  created $dff cell `$procdff$5427' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6476$2510_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522'.
  created $dff cell `$procdff$5428' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
  created $dff cell `$procdff$5429' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
  created $dff cell `$procdff$5430' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
  created $dff cell `$procdff$5431' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6466$2509_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
  created $dff cell `$procdff$5432' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6384$3095'.
  created $dff cell `$procdff$5433' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6374$3087'.
  created $dff cell `$procdff$5434' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6364$3079'.
  created $dff cell `$procdff$5435' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\reg_q0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6351$3072'.
  created $dff cell `$procdff$5436' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\reg_valid0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6351$3072'.
  created $dff cell `$procdff$5437' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\prev_tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6342$3070'.
  created $dff cell `$procdff$5438' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\prev_iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6333$3068'.
  created $dff cell `$procdff$5439' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6321$3064'.
  created $dff cell `$procdff$5440' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6309$3060'.
  created $dff cell `$procdff$5441' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
  created $dff cell `$procdff$5442' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
  created $dff cell `$procdff$5443' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
  created $dff cell `$procdff$5444' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6166$2355_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
  created $dff cell `$procdff$5445' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
  created $dff cell `$procdff$5446' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
  created $dff cell `$procdff$5447' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
  created $dff cell `$procdff$5448' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6156$2354_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
  created $dff cell `$procdff$5449' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6070$2970'.
  created $dff cell `$procdff$5450' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6060$2962'.
  created $dff cell `$procdff$5451' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6050$2954'.
  created $dff cell `$procdff$5452' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6038$2950'.
  created $dff cell `$procdff$5453' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6026$2946'.
  created $dff cell `$procdff$5454' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5942$2307'.
  created $dff cell `$procdff$5455' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
  created $dff cell `$procdff$5456' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
  created $dff cell `$procdff$5457' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
  created $dff cell `$procdff$5458' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5936$2295_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
  created $dff cell `$procdff$5459' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5858$2919'.
  created $dff cell `$procdff$5460' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5848$2911'.
  created $dff cell `$procdff$5461' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5838$2903'.
  created $dff cell `$procdff$5462' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\reg_q1' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5825$2896'.
  created $dff cell `$procdff$5463' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\reg_valid1' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5825$2896'.
  created $dff cell `$procdff$5464' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\reg_q0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5812$2889'.
  created $dff cell `$procdff$5465' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\reg_valid0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5812$2889'.
  created $dff cell `$procdff$5466' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\prev_tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5803$2887'.
  created $dff cell `$procdff$5467' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\prev_iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5794$2885'.
  created $dff cell `$procdff$5468' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5782$2881'.
  created $dff cell `$procdff$5469' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5770$2877'.
  created $dff cell `$procdff$5470' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158'.
  created $dff cell `$procdff$5471' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158'.
  created $dff cell `$procdff$5472' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5637$2146_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158'.
  created $dff cell `$procdff$5473' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
  created $dff cell `$procdff$5474' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
  created $dff cell `$procdff$5475' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
  created $dff cell `$procdff$5476' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5627$2145_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
  created $dff cell `$procdff$5477' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5545$2792'.
  created $dff cell `$procdff$5478' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5535$2784'.
  created $dff cell `$procdff$5479' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5525$2776'.
  created $dff cell `$procdff$5480' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5512$2769'.
  created $dff cell `$procdff$5481' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5512$2769'.
  created $dff cell `$procdff$5482' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5503$2767'.
  created $dff cell `$procdff$5483' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5494$2765'.
  created $dff cell `$procdff$5484' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5482$2761'.
  created $dff cell `$procdff$5485' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5470$2757'.
  created $dff cell `$procdff$5486' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\k' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5144$1808'.
  created $dff cell `$procdff$5487' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\j' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5138$1791'.
  created $dff cell `$procdff$5488' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\i' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5132$1772'.
  created $dff cell `$procdff$5489' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5120$1766'.
  created $dff cell `$procdff$5490' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5108$1749'.
  created $dff cell `$procdff$5491' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5100$1747'.
  created $dff cell `$procdff$5492' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\kk_0_i_i_reg_180_pp0_iter1_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4642$1418'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\icmp_ln25_reg_459' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4642$1418'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\icmp_ln25_reg_459_pp0_iter1_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4642$1418'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\empty_56_reg_473' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4634$1412'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_2_reg_479' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4634$1412'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_3_reg_484' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4634$1412'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\trunc_ln135_reg_434' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4626$1410'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\col_coord_reg_439' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4626$1410'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\is_padding_reg_444' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4626$1410'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\add_ln32_reg_454' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4620$1408'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\add_ln25_reg_468' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4614$1400'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4606$1391'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4594$1379'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4584$1374'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4572$1366'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_done_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4560$1362'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4552$1360'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\tmp_reg_144 [7:0]' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4366$1358'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\tmp_reg_144 [13:8]' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4199$1236'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\kk_0_0_i_i_reg_93_pp0_iter2_reg' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4192$1234'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\icmp_ln49_reg_154_pp0_iter2_reg' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4192$1234'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\kk_0_0_i_i_reg_93_pp0_iter1_reg' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4184$1230'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\icmp_ln49_reg_154' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4184$1230'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\icmp_ln49_reg_154_pp0_iter1_reg' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4184$1230'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\add_ln49_reg_149' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4178$1224'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4170$1208'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4158$1197'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4148$1194'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4134$1189'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4122$1174'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\ap_done_reg' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4110$1170'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters62.\ap_CS_fsm' using process `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4102$1168'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111 [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
  created $dff cell `$procdff$5529' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
  created $dff cell `$procdff$5530' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\mul_reg_136' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3841$1073'.
  created $dff cell `$procdff$5531' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ifmap_vec_0_0_load_reg_126' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3834$1067'.
  created $dff cell `$procdff$5532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\weight_vecs_0_0_0_load_reg_131' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3834$1067'.
  created $dff cell `$procdff$5533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111 [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3828$1061'.
  created $dff cell `$procdff$5534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter2_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter3_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter4_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter5_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5541' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
  created $dff cell `$procdff$5542' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3807$1055'.
  created $dff cell `$procdff$5543' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter1_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3807$1055'.
  created $dff cell `$procdff$5544' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3807$1055'.
  created $dff cell `$procdff$5545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3799$1041'.
  created $dff cell `$procdff$5546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3787$1032'.
  created $dff cell `$procdff$5547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3777$1029'.
  created $dff cell `$procdff$5548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3767$1026'.
  created $dff cell `$procdff$5549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3757$1023'.
  created $dff cell `$procdff$5550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3747$1020'.
  created $dff cell `$procdff$5551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3733$1015'.
  created $dff cell `$procdff$5552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3721$1002'.
  created $dff cell `$procdff$5553' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_done_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3709$998'.
  created $dff cell `$procdff$5554' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3701$996'.
  created $dff cell `$procdff$5555' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\trunc_ln25_reg_498' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3153$703'.
  created $dff cell `$procdff$5556' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3145$699'.
  created $dff cell `$procdff$5557' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494_pp0_iter1_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3145$699'.
  created $dff cell `$procdff$5558' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494_pp0_iter2_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3145$699'.
  created $dff cell `$procdff$5559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_7_08_reg_182' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3138$691'.
  created $dff cell `$procdff$5560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_6_07_reg_194' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3138$691'.
  created $dff cell `$procdff$5561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_5_06_reg_206' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3131$683'.
  created $dff cell `$procdff$5562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_4_05_reg_218' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3131$683'.
  created $dff cell `$procdff$5563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_3_04_reg_230' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3124$675'.
  created $dff cell `$procdff$5564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_2_03_reg_242' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3124$675'.
  created $dff cell `$procdff$5565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_1_02_reg_254' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3117$667'.
  created $dff cell `$procdff$5566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_0_01_reg_266' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3117$667'.
  created $dff cell `$procdff$5567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_6_reg_583' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3110$659'.
  created $dff cell `$procdff$5568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_7_reg_588' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3110$659'.
  created $dff cell `$procdff$5569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\add_ln25_reg_558' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3102$651'.
  created $dff cell `$procdff$5570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_4_reg_563' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3102$651'.
  created $dff cell `$procdff$5571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_5_reg_568' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3102$651'.
  created $dff cell `$procdff$5572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_2_reg_538' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3095$643'.
  created $dff cell `$procdff$5573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_3_reg_543' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3095$643'.
  created $dff cell `$procdff$5574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_reg_518' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3088$635'.
  created $dff cell `$procdff$5575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_1_reg_523' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3088$635'.
  created $dff cell `$procdff$5576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\x_reg_170' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3080$621'.
  created $dff cell `$procdff$5577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\q_reg_278' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3072$616'.
  created $dff cell `$procdff$5578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3060$599'.
  created $dff cell `$procdff$5579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3050$594'.
  created $dff cell `$procdff$5580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3038$581'.
  created $dff cell `$procdff$5581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_done_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3026$577'.
  created $dff cell `$procdff$5582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3018$575'.
  created $dff cell `$procdff$5583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\add_ln57_reg_91' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2691$533'.
  created $dff cell `$procdff$5584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\sum_reg_55' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2683$525'.
  created $dff cell `$procdff$5585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2675$517'.
  created $dff cell `$procdff$5586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\ap_done_reg' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2663$511'.
  created $dff cell `$procdff$5587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2655$509'.
  created $dff cell `$procdff$5588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\accum_in_2_preg' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2645$504'.
  created $dff cell `$procdff$5589' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc429.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2502$465'.
  created $dff cell `$procdff$5590' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc429.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2490$456'.
  created $dff cell `$procdff$5591' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc429.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2482$454'.
  created $dff cell `$procdff$5592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\tmp_7_i_i_reg_167' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2279$395'.
  created $dff cell `$procdff$5593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\tmp_8_i_i_reg_172' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2279$395'.
  created $dff cell `$procdff$5594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2273$393'.
  created $dff cell `$procdff$5595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2267$391'.
  created $dff cell `$procdff$5596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\ap_done_reg' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2255$387'.
  created $dff cell `$procdff$5597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2247$385'.
  created $dff cell `$procdff$5598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_3' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1914$278'.
  created $dff cell `$procdff$5599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_2' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1908$274'.
  created $dff cell `$procdff$5600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_1' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1902$270'.
  created $dff cell `$procdff$5601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_0' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1896$266'.
  created $dff cell `$procdff$5602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputCount' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1890$264'.
  created $dff cell `$procdff$5603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputChanIdx' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1884$260'.
  created $dff cell `$procdff$5604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\icmp_ln88_reg_317' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1878$258'.
  created $dff cell `$procdff$5605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\add_ln94_reg_304' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1872$256'.
  created $dff cell `$procdff$5606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\empty_reg_111' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1864$249'.
  created $dff cell `$procdff$5607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1852$245'.
  created $dff cell `$procdff$5608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1844$243'.
  created $dff cell `$procdff$5609' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1715$241'.
  created $dff cell `$procdff$5610' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1715$241'.
  created $dff cell `$procdff$5611' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210'.
  created $dff cell `$procdff$5612' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210'.
  created $dff cell `$procdff$5613' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210'.
  created $dff cell `$procdff$5614' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5615' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5616' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5617' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5618' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5619' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5620' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
  created $dff cell `$procdff$5621' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177'.
  created $dff cell `$procdff$5622' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177'.
  created $dff cell `$procdff$5623' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177'.
  created $dff cell `$procdff$5624' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5625' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5626' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5627' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5628' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5629' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5630' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
  created $dff cell `$procdff$5631' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144'.
  created $dff cell `$procdff$5632' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144'.
  created $dff cell `$procdff$5633' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144'.
  created $dff cell `$procdff$5634' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5635' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5636' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5637' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5638' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5639' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5640' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
  created $dff cell `$procdff$5641' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111'.
  created $dff cell `$procdff$5642' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111'.
  created $dff cell `$procdff$5643' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111'.
  created $dff cell `$procdff$5644' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1205$109'.
  created $dff cell `$procdff$5645' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1205$109'.
  created $dff cell `$procdff$5646' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78'.
  created $dff cell `$procdff$5647' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78'.
  created $dff cell `$procdff$5648' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78'.
  created $dff cell `$procdff$5649' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1085$76'.
  created $dff cell `$procdff$5650' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1085$76'.
  created $dff cell `$procdff$5651' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters62_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45'.
  created $dff cell `$procdff$5652' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters62_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45'.
  created $dff cell `$procdff$5653' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters62_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45'.
  created $dff cell `$procdff$5654' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.\ap_sync_reg_tdf9_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:784$10'.
  created $dff cell `$procdff$5655' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.\ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:772$6'.
  created $dff cell `$procdff$5656' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7826$3127'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7826$3127'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7822$3126'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7815$3125'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7815$3125'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7528$2648'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7439$2647'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7439$2647'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6543$3123'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6543$3123'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6539$3122'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6532$3121'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6532$3121'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7237$2612'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7228$2610'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7192$2609'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7129$2599'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7063$2585'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7063$2585'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7044$2584'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7044$2584'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6741$2537'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6565$2536'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6565$2536'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7418$3119'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7418$3119'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7414$3118'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7407$3117'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7407$3117'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6472$2522'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6462$2511'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6224$3116'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6223$3115'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6222$3114'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6221$3113'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6220$3112'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6219$3111'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6218$3110'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6217$3109'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6216$3108'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6215$3107'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6214$3106'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6384$3095'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6384$3095'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6374$3087'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6374$3087'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6364$3079'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6364$3079'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6351$3072'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6351$3072'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6342$3070'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6342$3070'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6333$3068'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6333$3068'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6321$3064'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6321$3064'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6309$3060'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6309$3060'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6162$2367'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6152$2356'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5987$2985'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5986$2984'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5985$2983'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5984$2982'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5983$2981'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6070$2970'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6070$2970'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6060$2962'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6060$2962'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6050$2954'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6050$2954'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6038$2950'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6038$2950'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6026$2946'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6026$2946'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5942$2307'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5942$2307'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5932$2296'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5692$2940'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5691$2939'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5690$2938'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5689$2937'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5688$2936'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5687$2935'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5686$2934'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5685$2933'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5684$2932'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5683$2931'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5682$2930'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5858$2919'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5858$2919'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5848$2911'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5848$2911'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5838$2903'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5838$2903'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5825$2896'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5825$2896'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5812$2889'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5812$2889'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5803$2887'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5803$2887'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5794$2885'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5794$2885'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5782$2881'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5782$2881'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5770$2877'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5770$2877'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5633$2158'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5623$2147'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5385$2813'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5384$2812'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5383$2811'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5382$2810'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5381$2809'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5380$2808'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5379$2807'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5378$2806'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5377$2805'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5376$2804'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5375$2803'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5545$2792'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5545$2792'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5535$2784'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5535$2784'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5525$2776'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5525$2776'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5512$2769'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5512$2769'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5503$2767'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5503$2767'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5494$2765'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5494$2765'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5482$2761'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5482$2761'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5470$2757'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5470$2757'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$2013'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5307$1993'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5288$1989'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5288$1989'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5280$1985'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5280$1985'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5272$1981'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5272$1981'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5264$1966'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5264$1966'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5256$1951'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5256$1951'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5248$1944'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5248$1944'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5240$1929'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5240$1929'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5232$1922'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5232$1922'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5224$1907'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5224$1907'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5216$1900'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5216$1900'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5208$1885'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5208$1885'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5200$1878'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5200$1878'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5190$1863'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5190$1863'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5176$1857'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5176$1857'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5166$1842'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5166$1842'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5158$1838'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5158$1838'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5150$1823'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5150$1823'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5144$1808'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5144$1808'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5138$1791'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5138$1791'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5132$1772'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5132$1772'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5120$1766'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5120$1766'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5108$1749'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5108$1749'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5100$1747'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5100$1747'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1746'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4905$1710'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4842$1658'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4842$1658'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4834$1643'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4834$1643'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4826$1628'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4826$1628'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4818$1621'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4818$1621'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4810$1614'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4810$1614'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4802$1599'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4802$1599'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4794$1584'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4794$1584'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4786$1577'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4786$1577'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4778$1570'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4778$1570'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4770$1546'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4770$1546'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4762$1530'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4762$1530'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4754$1514'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4754$1514'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4744$1503'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4744$1503'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4734$1492'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4734$1492'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4726$1480'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4726$1480'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4718$1468'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4718$1468'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4708$1457'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4708$1457'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4698$1446'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4698$1446'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4690$1444'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4690$1444'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4682$1436'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4682$1436'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4674$1430'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4674$1430'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4666$1426'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4666$1426'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4658$1424'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4658$1424'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4650$1422'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4650$1422'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4642$1418'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4642$1418'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4634$1412'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4634$1412'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4626$1410'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4626$1410'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4620$1408'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4620$1408'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4614$1400'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4614$1400'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4606$1391'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4606$1391'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4594$1379'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4594$1379'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4584$1374'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4584$1374'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4572$1366'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4572$1366'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4560$1362'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4560$1362'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4552$1360'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4552$1360'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1359'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4366$1358'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4336$1349'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4293$1310'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4293$1310'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4285$1304'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4285$1304'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4277$1300'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4277$1300'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4269$1291'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4269$1291'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4261$1284'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4261$1284'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4253$1264'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4253$1264'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4245$1262'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4245$1262'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4237$1254'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4237$1254'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4229$1246'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4229$1246'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4221$1242'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4221$1242'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4213$1240'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4213$1240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4205$1238'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4205$1238'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4199$1236'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4199$1236'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4192$1234'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4192$1234'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4184$1230'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4184$1230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4178$1224'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4178$1224'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4170$1208'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4170$1208'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4158$1197'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4158$1197'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4148$1194'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4148$1194'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4134$1189'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4134$1189'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4122$1174'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4122$1174'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4110$1170'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4110$1170'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4102$1168'.
Removing empty process `td_fused_top_tdf9_readFilters62.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4102$1168'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$1167'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3992$1166'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3960$1159'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3919$1123'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3919$1123'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3911$1117'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3911$1117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3903$1111'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3903$1111'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3895$1107'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3895$1107'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3887$1101'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3887$1101'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3879$1099'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3879$1099'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3871$1085'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3871$1085'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3863$1081'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3863$1081'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3855$1079'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3855$1079'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3847$1077'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3847$1077'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3841$1073'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3841$1073'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3834$1067'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3834$1067'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3828$1061'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3828$1061'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3815$1059'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3807$1055'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3807$1055'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3799$1041'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3799$1041'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3787$1032'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3787$1032'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3777$1029'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3777$1029'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3767$1026'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3767$1026'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3757$1023'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3757$1023'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3747$1020'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3747$1020'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3733$1015'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3733$1015'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3721$1002'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3721$1002'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3709$998'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3709$998'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3701$996'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3701$996'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$995'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3501$967'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3477$963'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3365$913'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3365$913'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3351$892'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3351$892'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3337$871'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3337$871'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3323$850'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3323$850'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3309$829'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3309$829'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3301$827'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3301$827'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3293$819'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3293$819'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3275$811'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3275$811'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3267$805'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3267$805'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3259$801'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3259$801'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3251$799'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3251$799'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3243$797'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3243$797'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3235$793'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3235$793'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3227$789'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3227$789'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3219$787'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3219$787'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3211$785'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3211$785'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3203$761'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3203$761'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3195$737'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3195$737'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3177$723'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3177$723'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3159$709'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3159$709'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3153$703'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3153$703'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3145$699'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3145$699'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3138$691'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3138$691'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3131$683'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3131$683'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3124$675'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3124$675'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3117$667'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3117$667'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3110$659'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3110$659'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3102$651'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3102$651'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3095$643'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3095$643'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3088$635'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3088$635'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3080$621'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3080$621'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3072$616'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3072$616'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3060$599'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3060$599'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3050$594'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3050$594'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3038$581'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3038$581'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3026$577'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3026$577'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3018$575'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3018$575'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$574'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2794$568'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2745$557'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2745$557'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2737$553'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2737$553'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2729$549'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2729$549'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2721$545'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2721$545'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2713$543'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2713$543'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2705$539'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2705$539'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2697$535'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2697$535'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2691$533'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2691$533'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2683$525'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2683$525'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2675$517'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2675$517'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2663$511'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2663$511'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2655$509'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2655$509'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2645$504'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2645$504'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$503'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2557$499'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2544$498'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2544$498'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2536$491'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2536$491'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2528$484'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2528$484'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2520$480'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2520$480'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2512$473'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2512$473'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2502$465'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2502$465'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2490$456'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2490$456'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2482$454'.
Removing empty process `td_fused_top_Block_entry_proc_proc429.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2482$454'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$453'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2417$445'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2334$436'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2334$436'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2326$427'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2326$427'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2318$420'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2318$420'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2310$418'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2310$418'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2302$414'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2302$414'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2294$412'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2294$412'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2286$397'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2286$397'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2279$395'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2279$395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2273$393'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2273$393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2267$391'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2267$391'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2255$387'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2255$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2247$385'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2247$385'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$384'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2067$369'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2032$354'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2032$354'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2024$350'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2024$350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2016$346'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2016$346'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2008$335'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2008$335'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2000$328'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2000$328'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1992$317'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1992$317'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1984$310'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1984$310'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1976$306'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1976$306'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1968$302'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1968$302'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1960$298'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1960$298'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1952$294'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1952$294'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1944$292'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1944$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1936$288'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1936$288'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1928$284'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1928$284'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1920$282'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1920$282'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1914$278'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1914$278'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1908$274'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1908$274'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1902$270'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1902$270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1896$266'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1896$266'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1890$264'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1890$264'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1884$260'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1884$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1878$258'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1878$258'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1872$256'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1872$256'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1864$249'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1864$249'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1852$245'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1852$245'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1844$243'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1844$243'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726$242'.
Removing empty process `td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1726$242'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1715$241'.
Removing empty process `td_fused_top_fifo_w6_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1715$241'.
Removing empty process `td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1648$240'.
Removing empty process `td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1647$239'.
Removing empty process `td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1646$238'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210'.
Removing empty process `td_fused_top_fifo_w6_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1655$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1601$209'.
Removing empty process `td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1601$209'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
Removing empty process `td_fused_top_fifo_w6_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1585$208'.
Removing empty process `td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1518$207'.
Removing empty process `td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1517$206'.
Removing empty process `td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1516$205'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177'.
Removing empty process `td_fused_top_fifo_w6_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1525$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1471$176'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1471$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1455$175'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1388$174'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1387$173'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1386$172'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1395$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1341$143'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1341$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1325$142'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1258$141'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1257$140'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1256$139'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1265$111'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216$110'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1216$110'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1205$109'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1205$109'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1138$108'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1137$107'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1136$106'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1145$78'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096$77'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1096$77'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1085$76'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1085$76'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1018$75'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1017$74'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1016$73'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters62_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:1025$45'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:0$44'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:784$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:784$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:772$6'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37360.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:772$6'.
Cleaned up 466 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf9_readInputs.
<suppressed ~259 debug messages>
Optimizing module td_fused_top_tdf9_readFilters62.
<suppressed ~135 debug messages>
Optimizing module td_fused_top_tdf9_dot_product.
<suppressed ~139 debug messages>
Optimizing module td_fused_top_tdf9_accum_1.
<suppressed ~330 debug messages>
Optimizing module td_fused_top_tdf9_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc429.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf9_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
<suppressed ~59 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
<suppressed ~13 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_readFilters62.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc429.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w6_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S.
Optimizing module td_fused_top_fifo_w6_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S_x.
Optimizing module td_fused_top_fifo_w4_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
<suppressed ~339 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readFilters62'.
<suppressed ~132 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
<suppressed ~96 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc429'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~117 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360'.
<suppressed ~3 debug messages>
Removed a total of 732 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7613$2650: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:7613$2650: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3404.
    dead port 2/2 on $mux $procmux$3398.
    dead port 2/2 on $mux $procmux$3392.
    dead port 2/2 on $mux $procmux$3377.
    dead port 2/2 on $mux $procmux$3371.
    dead port 2/2 on $mux $procmux$3365.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3524.
    dead port 2/2 on $mux $procmux$3518.
    dead port 2/2 on $mux $procmux$3512.
    dead port 2/2 on $mux $procmux$3494.
    dead port 2/2 on $mux $procmux$3488.
    dead port 2/2 on $mux $procmux$3482.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3596.
    dead port 2/2 on $mux $procmux$3590.
    dead port 2/2 on $mux $procmux$3584.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3727.
    dead port 2/2 on $mux $procmux$3721.
    dead port 2/2 on $mux $procmux$3715.
    dead port 2/2 on $mux $procmux$3700.
    dead port 2/2 on $mux $procmux$3694.
    dead port 2/2 on $mux $procmux$3688.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3848.
    dead port 1/2 on $mux $procmux$3841.
    dead port 1/2 on $mux $procmux$3829.
    dead port 2/2 on $mux $procmux$3829.
    dead port 2/2 on $mux $procmux$3851.
    dead port 2/2 on $mux $procmux$3853.
    dead port 2/2 on $mux $procmux$3859.
    dead port 1/2 on $mux $procmux$3817.
    dead port 2/2 on $mux $procmux$3817.
    dead port 1/2 on $mux $procmux$3835.
    dead port 2/2 on $mux $procmux$3835.
    dead port 1/2 on $mux $procmux$3823.
    dead port 2/2 on $mux $procmux$3823.
    dead port 1/2 on $mux $procmux$3868.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3984.
    dead port 1/2 on $mux $procmux$3954.
    dead port 2/2 on $mux $procmux$3954.
    dead port 1/2 on $mux $procmux$3993.
    dead port 1/2 on $mux $procmux$3918.
    dead port 2/2 on $mux $procmux$3928.
    dead port 1/2 on $mux $procmux$4008.
    dead port 1/2 on $mux $procmux$4017.
    dead port 2/2 on $mux $procmux$3909.
    dead port 2/2 on $mux $procmux$3938.
    dead port 2/2 on $mux $procmux$3920.
    dead port 1/2 on $mux $procmux$3966.
    dead port 2/2 on $mux $procmux$3966.
    dead port 1/2 on $mux $procmux$3957.
    dead port 2/2 on $mux $procmux$3957.
    dead port 1/2 on $mux $procmux$3969.
    dead port 2/2 on $mux $procmux$3969.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters62..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4181.
    dead port 2/2 on $mux $procmux$4181.
    dead port 1/2 on $mux $procmux$4139.
    dead port 2/2 on $mux $procmux$4139.
    dead port 1/2 on $mux $procmux$4105.
    dead port 2/2 on $mux $procmux$4107.
    dead port 2/2 on $mux $procmux$4114.
    dead port 2/2 on $mux $procmux$4122.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4244.
    dead port 2/2 on $mux $procmux$4236.
    dead port 1/2 on $mux $procmux$4313.
    dead port 2/2 on $mux $procmux$4313.
    dead port 2/2 on $mux $procmux$4229.
    dead port 1/2 on $mux $procmux$4227.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4601.
    dead port 1/2 on $mux $procmux$4673.
    dead port 1/2 on $mux $procmux$4676.
    dead port 1/2 on $mux $procmux$4679.
    dead port 2/2 on $mux $procmux$4681.
    dead port 1/2 on $mux $procmux$4688.
    dead port 1/2 on $mux $procmux$4691.
    dead port 1/2 on $mux $procmux$4582.
    dead port 2/2 on $mux $procmux$4693.
    dead port 1/2 on $mux $procmux$4604.
    dead port 1/2 on $mux $procmux$4700.
    dead port 2/2 on $mux $procmux$4702.
    dead port 2/2 on $mux $procmux$4373.
    dead port 2/2 on $mux $procmux$4708.
    dead port 2/2 on $mux $procmux$4382.
    dead port 2/2 on $mux $procmux$4390.
    dead port 1/2 on $mux $procmux$4718.
    dead port 2/2 on $mux $procmux$4393.
    dead port 1/2 on $mux $procmux$4721.
    dead port 1/2 on $mux $procmux$4486.
    dead port 2/2 on $mux $procmux$4606.
    dead port 1/2 on $mux $procmux$4724.
    dead port 2/2 on $mux $procmux$4726.
    dead port 1/2 on $mux $procmux$4733.
    dead port 1/2 on $mux $procmux$4736.
    dead port 2/2 on $mux $procmux$4738.
    dead port 1/2 on $mux $procmux$4745.
    dead port 2/2 on $mux $procmux$4747.
    dead port 2/2 on $mux $procmux$4395.
    dead port 2/2 on $mux $procmux$4753.
    dead port 1/2 on $mux $procmux$4598.
    dead port 2/2 on $mux $procmux$4405.
    dead port 2/2 on $mux $procmux$4414.
    dead port 2/2 on $mux $procmux$4417.
    dead port 1/2 on $mux $procmux$4613.
    dead port 2/2 on $mux $procmux$4419.
    dead port 1/2 on $mux $procmux$4616.
    dead port 2/2 on $mux $procmux$4430.
    dead port 2/2 on $mux $procmux$4442.
    dead port 2/2 on $mux $procmux$4455.
    dead port 2/2 on $mux $procmux$4618.
    dead port 1/2 on $mux $procmux$4471.
    dead port 1/2 on $mux $procmux$4474.
    dead port 1/2 on $mux $procmux$4477.
    dead port 1/2 on $mux $procmux$4483.
    dead port 1/2 on $mux $procmux$4492.
    dead port 1/2 on $mux $procmux$4501.
    dead port 1/2 on $mux $procmux$4504.
    dead port 1/2 on $mux $procmux$4507.
    dead port 1/2 on $mux $procmux$4513.
    dead port 1/2 on $mux $procmux$4516.
    dead port 1/2 on $mux $procmux$4522.
    dead port 1/2 on $mux $procmux$4625.
    dead port 1/2 on $mux $procmux$4531.
    dead port 2/2 on $mux $procmux$4627.
    dead port 1/2 on $mux $procmux$4534.
    dead port 1/2 on $mux $procmux$4537.
    dead port 1/2 on $mux $procmux$4543.
    dead port 1/2 on $mux $procmux$4546.
    dead port 1/2 on $mux $procmux$4552.
    dead port 2/2 on $mux $procmux$4633.
    dead port 1/2 on $mux $procmux$4561.
    dead port 1/2 on $mux $procmux$4564.
    dead port 1/2 on $mux $procmux$4567.
    dead port 1/2 on $mux $procmux$4573.
    dead port 1/2 on $mux $procmux$4576.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4863.
    dead port 2/2 on $mux $procmux$4851.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc429..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2421$452: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4996.
    dead port 2/2 on $mux $procmux$4996.
    dead port 2/2 on $mux $procmux$4971.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5052.
    dead port 2/2 on $mux $procmux$5052.
    dead port 2/2 on $mux $procmux$5035.
    dead port 1/2 on $mux $procmux$5058.
    dead port 2/2 on $mux $procmux$5058.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 142 multiplexer ports.
<suppressed ~469 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3177: { $procmux$3221_CMP $procmux$3220_CMP $auto$opt_reduce.cc:134:opt_mux$5695 }
    New ctrl vector for $pmux cell $procmux$3192: { $procmux$3221_CMP $procmux$3220_CMP $auto$opt_reduce.cc:134:opt_mux$5697 }
    New ctrl vector for $pmux cell $procmux$3172: { $procmux$3221_CMP $auto$opt_reduce.cc:134:opt_mux$5699 }
    New ctrl vector for $pmux cell $procmux$3212: { $procmux$3221_CMP $auto$opt_reduce.cc:134:opt_mux$5701 }
    New ctrl vector for $pmux cell $procmux$3187: { $procmux$3221_CMP $procmux$3220_CMP $auto$opt_reduce.cc:134:opt_mux$5703 }
    New ctrl vector for $pmux cell $procmux$3167: { $procmux$3221_CMP $auto$opt_reduce.cc:134:opt_mux$5705 }
    New ctrl vector for $pmux cell $procmux$3182: { $procmux$3221_CMP $procmux$3220_CMP $auto$opt_reduce.cc:134:opt_mux$5707 }
    New ctrl vector for $pmux cell $procmux$3217: { }
    New ctrl vector for $pmux cell $procmux$3162: { $procmux$3221_CMP $auto$opt_reduce.cc:134:opt_mux$5709 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3277: { }
    New ctrl vector for $pmux cell $procmux$3227: { $procmux$3281_CMP $procmux$3280_CMP $auto$opt_reduce.cc:134:opt_mux$5711 }
    New ctrl vector for $pmux cell $procmux$3222: { $procmux$3281_CMP $auto$opt_reduce.cc:134:opt_mux$5713 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3312: { $procmux$3321_CMP $procmux$3319_CMP $auto$opt_reduce.cc:134:opt_mux$5715 }
    New ctrl vector for $pmux cell $procmux$3317: { $procmux$3321_CMP $auto$opt_reduce.cc:134:opt_mux$5717 $procmux$3318_CMP }
    New ctrl vector for $pmux cell $procmux$3302: { $procmux$3321_CMP $procmux$3320_CMP $auto$opt_reduce.cc:134:opt_mux$5719 }
    New ctrl vector for $pmux cell $procmux$3297: { $procmux$3301_CMP $auto$opt_reduce.cc:134:opt_mux$5721 $procmux$3298_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3390:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3390_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3390_Y [0]
      New connections: $procmux$3390_Y [15:1] = { $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] $procmux$3390_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3363:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3363_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3363_Y [0]
      New connections: $procmux$3363_Y [15:1] = { $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] $procmux$3363_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3407:
      Old ports: A=16'0000000000000000, B=$procmux$3390_Y, Y=$procmux$3407_Y
      New ports: A=1'0, B=$procmux$3390_Y [0], Y=$procmux$3407_Y [0]
      New connections: $procmux$3407_Y [15:1] = { $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] $procmux$3407_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3380:
      Old ports: A=16'0000000000000000, B=$procmux$3363_Y, Y=$procmux$3380_Y
      New ports: A=1'0, B=$procmux$3363_Y [0], Y=$procmux$3380_Y [0]
      New connections: $procmux$3380_Y [15:1] = { $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3510:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3510_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3510_Y [0]
      New connections: $procmux$3510_Y [15:1] = { $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] $procmux$3510_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3480:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3480_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3480_Y [0]
      New connections: $procmux$3480_Y [15:1] = { $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] $procmux$3480_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3527:
      Old ports: A=16'0000000000000000, B=$procmux$3510_Y, Y=$procmux$3527_Y
      New ports: A=1'0, B=$procmux$3510_Y [0], Y=$procmux$3527_Y [0]
      New connections: $procmux$3527_Y [15:1] = { $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] $procmux$3527_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3497:
      Old ports: A=16'0000000000000000, B=$procmux$3480_Y, Y=$procmux$3497_Y
      New ports: A=1'0, B=$procmux$3480_Y [0], Y=$procmux$3497_Y [0]
      New connections: $procmux$3497_Y [15:1] = { $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] $procmux$3497_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3582:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3582_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3582_Y [0]
      New connections: $procmux$3582_Y [15:1] = { $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] $procmux$3582_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3599:
      Old ports: A=16'0000000000000000, B=$procmux$3582_Y, Y=$procmux$3599_Y
      New ports: A=1'0, B=$procmux$3582_Y [0], Y=$procmux$3599_Y [0]
      New connections: $procmux$3599_Y [15:1] = { $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] $procmux$3599_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3713:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3713_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3713_Y [0]
      New connections: $procmux$3713_Y [15:1] = { $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] $procmux$3713_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3686:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3686_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3686_Y [0]
      New connections: $procmux$3686_Y [15:1] = { $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3730:
      Old ports: A=16'0000000000000000, B=$procmux$3713_Y, Y=$procmux$3730_Y
      New ports: A=1'0, B=$procmux$3713_Y [0], Y=$procmux$3730_Y [0]
      New connections: $procmux$3730_Y [15:1] = { $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] $procmux$3730_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3703:
      Old ports: A=16'0000000000000000, B=$procmux$3686_Y, Y=$procmux$3703_Y
      New ports: A=1'0, B=$procmux$3686_Y [0], Y=$procmux$3703_Y [0]
      New connections: $procmux$3703_Y [15:1] = { $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
    New ctrl vector for $pmux cell $procmux$3941: { $procmux$3939_CMP $procmux$3929_CMP $auto$opt_reduce.cc:134:opt_mux$5723 $procmux$3942_CMP }
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_readFilters62.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc429.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Performed a total of 31 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readFilters62'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc429'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360'.
Removed a total of 43 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5411 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5410 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5412 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5413 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5414 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5418 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5417 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5419 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5420 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5421 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5425 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5424 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5429 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6467$2521_DATA, Q = \q0).
Adding SRST signal on $procdff$5433 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3418_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5737 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5441 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3473_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5741 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3471_Y, Q = \iptr).
Adding SRST signal on $procdff$5439 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5440 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3465_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5744 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3463_Y, Q = \tptr).
Adding SRST signal on $procdff$5438 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5436 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3451_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5747 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6356$3078_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5437 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3445_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5749 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3445_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5435 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3437_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5753 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3437_Y, Q = \count).
Adding SRST signal on $procdff$5434 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3429_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5757 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 (D = $procmux$3429_Y, Q = \full_n).
Adding EN signal on $procdff$5446 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6157$2366_DATA, Q = \q0).
Adding EN signal on $procdff$5442 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:6167$2377_DATA, Q = \q1).
Adding SRST signal on $procdff$5453 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3565_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5763 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3563_Y, Q = \tptr).
Adding SRST signal on $procdff$5454 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3573_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5765 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3571_Y, Q = \iptr).
Adding SRST signal on $procdff$5451 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3549_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5767 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3549_Y, Q = \full_n).
Adding SRST signal on $procdff$5452 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3557_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5771 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3557_Y, Q = \count).
Adding SRST signal on $procdff$5450 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = $procmux$3538_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5775 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5455 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5945$2308_DATA, Q = \q1).
Adding EN signal on $procdff$5456 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5937$2306_DATA, Q = \q0).
Adding SRST signal on $procdff$5470 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3679_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5781 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3677_Y, Q = \iptr).
Adding SRST signal on $procdff$5468 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5469 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3671_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5784 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3669_Y, Q = \tptr).
Adding SRST signal on $procdff$5466 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3651_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5786 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3651_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5467 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5465 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3657_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5791 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5817$2895_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5464 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3637_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5793 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3637_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$5462 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3629_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5797 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3629_Y, Q = \count).
Adding SRST signal on $procdff$5463 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3643_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5801 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5830$2902_Y, Q = \reg_q1).
Adding SRST signal on $procdff$5460 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3610_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5803 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5461 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3621_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5807 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 (D = $procmux$3621_Y, Q = \full_n).
Adding EN signal on $procdff$5474 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5628$2157_DATA, Q = \q0).
Adding SRST signal on $procdff$5484 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5486 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3796_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5813 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3794_Y, Q = \iptr).
Adding SRST signal on $procdff$5485 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3788_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5815 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3786_Y, Q = \tptr).
Adding SRST signal on $procdff$5483 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5482 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3768_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5818 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3768_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5481 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3774_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5822 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5517$2775_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5480 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3760_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5824 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3760_Y, Q = \count).
Adding SRST signal on $procdff$5479 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3752_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5828 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3752_Y, Q = \full_n).
Adding SRST signal on $procdff$5478 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = $procmux$3741_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5832 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5492 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5491 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3893_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5490 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3888_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5840 ($sdff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3888_Y, Q = \start_once_reg).
Adding EN signal on $procdff$5489 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:5327$2012_Y, Q = \i).
Adding SRST signal on $auto$ff.cc:262:slice$5844 ($dffe) from module td_fused_top_tdf9_get_next_ijk (D = \add_ln83_fu_160_p2, Q = \i, rval = 16'0000000000000000).
Adding EN signal on $procdff$5488 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3862_Y, Q = \j).
Adding EN signal on $procdff$5487 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3844_Y, Q = \k).
Adding SRST signal on $procdff$5509 ($dff) from module td_fused_top_tdf9_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$5508 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4088_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5507 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4080_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5852 ($sdff) from module td_fused_top_tdf9_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5506 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4075_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5856 ($sdff) from module td_fused_top_tdf9_readInputs (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5505 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4070_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5858 ($sdff) from module td_fused_top_tdf9_readInputs (D = $procmux$4070_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$5504 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4065_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$5500 ($dff) from module td_fused_top_tdf9_readInputs (D = \indices_12_dout, Q = \col_coord_reg_439).
Adding EN signal on $procdff$5499 ($dff) from module td_fused_top_tdf9_readInputs (D = \indices_01_dout [3:0], Q = \trunc_ln135_reg_434).
Adding EN signal on $procdff$5498 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4963$1742_Y, Q = \select_ln33_3_reg_484).
Adding SRST signal on $auto$ff.cc:262:slice$5867 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_3_fu_403_p1, Q = \select_ln33_3_reg_484, rval = 16'0000000000000000).
Adding EN signal on $procdff$5497 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4961$1740_Y, Q = \select_ln33_2_reg_479).
Adding SRST signal on $auto$ff.cc:262:slice$5869 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_2_fu_382_p1, Q = \select_ln33_2_reg_479, rval = 16'0000000000000000).
Adding EN signal on $procdff$5496 ($dff) from module td_fused_top_tdf9_readInputs (D = \kk_0_i_i_reg_180_pp0_iter1_reg [7:0], Q = \empty_56_reg_473).
Adding EN signal on $procdff$5495 ($dff) from module td_fused_top_tdf9_readInputs (D = \icmp_ln25_reg_459, Q = \icmp_ln25_reg_459_pp0_iter1_reg).
Adding EN signal on $procdff$5494 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4939$1730_Y, Q = \icmp_ln25_reg_459).
Adding EN signal on $procdff$5493 ($dff) from module td_fused_top_tdf9_readInputs (D = \kk_0_i_i_reg_180, Q = \kk_0_i_i_reg_180_pp0_iter1_reg).
Adding EN signal on $procdff$5501 ($dff) from module td_fused_top_tdf9_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4947$1731_Y, Q = \is_padding_reg_444).
Adding EN signal on $procdff$5503 ($dff) from module td_fused_top_tdf9_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4879$1708_Y, Q = \add_ln25_reg_468).
Adding EN signal on $procdff$5502 ($dff) from module td_fused_top_tdf9_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4881$1709_Y, Q = \add_ln32_reg_454).
Adding SRST signal on $procdff$5524 ($dff) from module td_fused_top_tdf9_readFilters62 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5523 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $procmux$4210_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5522 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $procmux$4202_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5882 ($sdff) from module td_fused_top_tdf9_readFilters62 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5521 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $procmux$4197_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5520 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $procmux$4189_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$5516 ($dff) from module td_fused_top_tdf9_readFilters62 (D = \icmp_ln49_reg_154, Q = \icmp_ln49_reg_154_pp0_iter1_reg).
Adding EN signal on $procdff$5515 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4352$1357_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$5514 ($dff) from module td_fused_top_tdf9_readFilters62 (D = \kk_0_0_i_i_reg_93, Q = \kk_0_0_i_i_reg_93_pp0_iter1_reg).
Adding EN signal on $procdff$5511 ($dff) from module td_fused_top_tdf9_readFilters62 (D = \indices_23_dout, Q = \tmp_reg_144 [13:8]).
Setting constant 0-bit at position 0 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 1 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 2 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 3 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 4 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 5 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 6 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Setting constant 0-bit at position 7 on $procdff$5510 ($dff) from module td_fused_top_tdf9_readFilters62.
Adding EN signal on $procdff$5517 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:4320$1347_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$5519 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $procmux$4184_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$5518 ($dff) from module td_fused_top_tdf9_readFilters62 (D = $procmux$4179_Y, Q = \kk_0_0_i_i_reg_93).
Adding SRST signal on $procdff$5555 ($dff) from module td_fused_top_tdf9_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5554 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4357_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5553 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4349_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5901 ($sdff) from module td_fused_top_tdf9_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5552 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4344_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5551 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4336_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5550 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4331_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5548 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4321_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$5547 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4316_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding EN signal on $procdff$5546 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4311_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$5545 ($dff) from module td_fused_top_tdf9_dot_product (D = \idxprom17_0_0_reg_111 [8:0], Q = \idxprom17_0_0_reg_111_pp0_iter1_reg [8:0]).
Adding EN signal on $procdff$5544 ($dff) from module td_fused_top_tdf9_dot_product (D = \icmp_ln149_reg_107, Q = \icmp_ln149_reg_107_pp0_iter1_reg).
Adding EN signal on $procdff$5543 ($dff) from module td_fused_top_tdf9_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3980$1165_Y, Q = \icmp_ln149_reg_107).
Adding EN signal on $procdff$5534 ($dff) from module td_fused_top_tdf9_dot_product (D = \ic_0_0_reg_69, Q = \idxprom17_0_0_reg_111 [8:0]).
Adding EN signal on $procdff$5533 ($dff) from module td_fused_top_tdf9_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_131).
Adding EN signal on $procdff$5532 ($dff) from module td_fused_top_tdf9_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_126).
Adding EN signal on $procdff$5531 ($dff) from module td_fused_top_tdf9_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_136).
Adding SRST signal on $procdff$5549 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4326_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Setting constant 0-bit at position 0 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 1 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 2 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 3 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 4 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 5 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 6 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 7 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 8 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 9 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 10 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 11 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 12 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 13 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 14 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 15 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 16 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 17 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 18 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 19 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 20 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 21 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 22 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 23 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 24 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 25 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 26 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 27 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 28 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 29 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 30 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 31 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 32 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 33 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 34 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 35 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 36 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 37 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 38 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 39 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 40 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 41 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 42 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 43 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 44 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 45 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 46 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 47 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 48 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 49 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 50 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 51 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 52 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 53 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 54 on $procdff$5525 ($dff) from module td_fused_top_tdf9_dot_product.
Adding SRST signal on $procdff$5583 ($dff) from module td_fused_top_tdf9_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$5582 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4831_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5581 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4823_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5925 ($sdff) from module td_fused_top_tdf9_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5580 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4818_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5929 ($sdff) from module td_fused_top_tdf9_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5579 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4813_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5931 ($sdff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4813_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$5577 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4803_Y, Q = \x_reg_170).
Adding EN signal on $procdff$5576 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_1_reg_523).
Adding EN signal on $procdff$5575 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_518).
Adding EN signal on $procdff$5574 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_3_reg_543).
Adding EN signal on $procdff$5573 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_2_reg_538).
Adding EN signal on $procdff$5572 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_5_reg_568).
Adding EN signal on $procdff$5571 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_4_reg_563).
Adding EN signal on $procdff$5570 ($dff) from module td_fused_top_tdf9_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3433$961_Y, Q = \add_ln25_reg_558).
Adding EN signal on $procdff$5569 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_7_reg_588).
Adding EN signal on $procdff$5568 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_6_reg_583).
Adding EN signal on $procdff$5567 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_0_01_reg_266).
Adding EN signal on $procdff$5566 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_1_02_reg_254).
Adding EN signal on $procdff$5565 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_2_03_reg_242).
Adding SRST signal on $procdff$5578 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4805_Y, Q = \q_reg_278, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5950 ($sdff) from module td_fused_top_tdf9_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:3435$962_Y, Q = \q_reg_278).
Adding EN signal on $procdff$5564 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_3_04_reg_230).
Adding EN signal on $procdff$5563 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_4_05_reg_218).
Adding EN signal on $procdff$5562 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_5_06_reg_206).
Adding EN signal on $procdff$5561 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_6_07_reg_194).
Adding EN signal on $procdff$5560 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_7_08_reg_182).
Adding EN signal on $procdff$5559 ($dff) from module td_fused_top_tdf9_accum_1 (D = \tmp_reg_494_pp0_iter1_reg, Q = \tmp_reg_494_pp0_iter2_reg).
Adding EN signal on $procdff$5558 ($dff) from module td_fused_top_tdf9_accum_1 (D = \tmp_reg_494, Q = \tmp_reg_494_pp0_iter1_reg).
Adding EN signal on $procdff$5557 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4591_Y [8], Q = \tmp_reg_494).
Adding EN signal on $procdff$5556 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4591_Y [7:0], Q = \trunc_ln25_reg_498).
Adding SRST signal on $procdff$5589 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4915_Y, Q = \accum_in_2_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5588 ($dff) from module td_fused_top_tdf9_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$5587 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4904_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5586 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4899_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5966 ($sdff) from module td_fused_top_tdf9_accum_2 (D = \add_ln57_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$5585 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$4894_Y, Q = \sum_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5968 ($sdff) from module td_fused_top_tdf9_accum_2 (D = \grp_fu_68_p2, Q = \sum_reg_55).
Adding EN signal on $procdff$5584 ($dff) from module td_fused_top_tdf9_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2784$567_Y, Q = \add_ln57_reg_91).
Adding SRST signal on $procdff$5592 ($dff) from module td_fused_top_Block_entry_proc_proc429 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5591 ($dff) from module td_fused_top_Block_entry_proc_proc429 (D = $procmux$4940_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5590 ($dff) from module td_fused_top_Block_entry_proc_proc429 (D = $procmux$4935_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5598 ($dff) from module td_fused_top_tdf9_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$5597 ($dff) from module td_fused_top_tdf9_adjust (D = $procmux$5018_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$5596 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$5595 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$5594 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [47:32], Q = \tmp_8_i_i_reg_172).
Adding EN signal on $procdff$5593 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [31:16], Q = \tmp_7_i_i_reg_167).
Adding SRST signal on $procdff$5609 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5608 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5105_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5607 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5100_Y, Q = \empty_reg_111, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5988 ($sdff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2053$365_Y, Q = \empty_reg_111).
Adding EN signal on $procdff$5606 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2057$367_Y, Q = \add_ln94_reg_304).
Adding EN signal on $procdff$5605 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2079$378_Y, Q = \icmp_ln88_reg_317).
Adding EN signal on $procdff$5604 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:2087$382_Y, Q = \outputChanIdx).
Adding SRST signal on $auto$ff.cc:262:slice$5992 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \add_ln96_fu_272_p2, Q = \outputChanIdx, rval = 16'0000000000000000).
Adding EN signal on $procdff$5603 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5076_Y, Q = \outputCount).
Adding SRST signal on $auto$ff.cc:262:slice$5994 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \empty_reg_111, Q = \outputCount, rval = 16'0000000000000000).
Adding EN signal on $procdff$5610 ($dff) from module td_fused_top_fifo_w6_d2_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5611 ($dff) from module td_fused_top_fifo_w6_d2_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5614 ($dff) from module td_fused_top_fifo_w6_d2_S (D = $procmux$5125_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5998 ($sdff) from module td_fused_top_fifo_w6_d2_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5613 ($dff) from module td_fused_top_fifo_w6_d2_S (D = $procmux$5138_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6004 ($sdff) from module td_fused_top_fifo_w6_d2_S (D = $procmux$5138_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5612 ($dff) from module td_fused_top_fifo_w6_d2_S (D = $procmux$5146_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6012 ($sdff) from module td_fused_top_fifo_w6_d2_S (D = $procmux$5146_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5615 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5616 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5617 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5618 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5619 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5620 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5621 ($dff) from module td_fused_top_fifo_w6_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5624 ($dff) from module td_fused_top_fifo_w6_d7_S_x (D = $procmux$5176_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6023 ($sdff) from module td_fused_top_fifo_w6_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5623 ($dff) from module td_fused_top_fifo_w6_d7_S_x (D = $procmux$5189_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6029 ($sdff) from module td_fused_top_fifo_w6_d7_S_x (D = $procmux$5189_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5622 ($dff) from module td_fused_top_fifo_w6_d7_S_x (D = $procmux$5197_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6037 ($sdff) from module td_fused_top_fifo_w6_d7_S_x (D = $procmux$5197_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5625 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5626 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5627 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5628 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5629 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5630 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5631 ($dff) from module td_fused_top_fifo_w4_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5634 ($dff) from module td_fused_top_fifo_w4_d7_S_x (D = $procmux$5227_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6048 ($sdff) from module td_fused_top_fifo_w4_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5633 ($dff) from module td_fused_top_fifo_w4_d7_S_x (D = $procmux$5240_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6054 ($sdff) from module td_fused_top_fifo_w4_d7_S_x (D = $procmux$5240_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5632 ($dff) from module td_fused_top_fifo_w4_d7_S_x (D = $procmux$5248_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6062 ($sdff) from module td_fused_top_fifo_w4_d7_S_x (D = $procmux$5248_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5635 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5636 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5637 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5638 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5639 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5640 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5641 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5644 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5278_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6073 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5643 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5291_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6079 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5291_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5642 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5299_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6087 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5299_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5645 ($dff) from module td_fused_top_fifo_w16_d2_S_x6_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5646 ($dff) from module td_fused_top_fifo_w16_d2_S_x6_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5649 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5313_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6093 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5648 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5326_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6099 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5326_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5647 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5334_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6107 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5334_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5650 ($dff) from module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5651 ($dff) from module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5654 ($dff) from module td_fused_top_start_for_tdf9_readFilters62_U0 (D = $procmux$5348_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6113 ($sdff) from module td_fused_top_start_for_tdf9_readFilters62_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5653 ($dff) from module td_fused_top_start_for_tdf9_readFilters62_U0 (D = $procmux$5361_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6119 ($sdff) from module td_fused_top_start_for_tdf9_readFilters62_U0 (D = $procmux$5361_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5652 ($dff) from module td_fused_top_start_for_tdf9_readFilters62_U0 (D = $procmux$5369_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6127 ($sdff) from module td_fused_top_start_for_tdf9_readFilters62_U0 (D = $procmux$5369_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$5656 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:846$37_Y, Q = \ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5655 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37360 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v:848$38_Y, Q = \ap_sync_reg_tdf9_readInputs_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters62..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc429..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
Removed 350 unused cells and 3944 unused wires.
<suppressed ~449 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc429.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_readFilters62.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc429..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters62..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc429.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters62.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc429'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters62'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$5971 ($sdff) from module td_fused_top_Block_entry_proc_proc429 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6137 ($sdff) from module td_fused_top_Block_entry_proc_proc429.
Adding SRST signal on $auto$ff.cc:262:slice$5836 ($sdff) from module td_fused_top_tdf9_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6140 ($sdff) from module td_fused_top_tdf9_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc429..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters62..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 4 unused cells and 11 unused wires.
<suppressed ~15 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc429.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x.
Optimizing module td_fused_top_fifo_w4_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S.
Optimizing module td_fused_top_fifo_w6_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S_x.
Optimizing module td_fused_top_fifo_w6_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf9_readFilters62.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc429..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters62..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc429.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters62.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc429'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters62'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc429..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters62..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 2 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc429.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x.
Optimizing module td_fused_top_fifo_w4_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S.
Optimizing module td_fused_top_fifo_w6_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S_x.
Optimizing module td_fused_top_fifo_w6_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readFilters62.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc429..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters62..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc429.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters62.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc429'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters62'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc429..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters62..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc429.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x.
Optimizing module td_fused_top_fifo_w4_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S.
Optimizing module td_fused_top_fifo_w6_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S_x.
Optimizing module td_fused_top_fifo_w6_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readFilters62.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            389
   Number of public wires:          54
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          170
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0 ===

   Number of wires:                101
   Number of wire bits:            405
   Number of public wires:          51
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          184
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            150
   Number of public wires:          28
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc429 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360 ===

   Number of wires:                278
   Number of wire bits:           1726
   Number of public wires:         253
   Number of public wire bits:    1701
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             70
   Number of public wires:          11
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            245
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          100

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             69
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            180
   Number of public wires:           9
   Number of public wire bits:      68
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           50

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             88
   Number of public wires:          12
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          104

=== td_fused_top_fifo_w16_d2_S_x6 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x6_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             47
   Number of public wires:          12
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          28
     $eq                            15
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w6_d2_S ===

   Number of wires:                 45
   Number of wire bits:            132
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w6_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             28
   Number of public wires:           7
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          12
     $not                            1
     $pmux                           6

=== td_fused_top_fifo_w6_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             65
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          42
     $eq                            15
     $logic_not                      3
     $pmux                           6

=== td_fused_top_fifo_w8_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          56
     $eq                            15
     $logic_not                      3
     $pmux                           8

=== td_fused_top_start_for_tdf9_readFilters62_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf9_accum_1 ===

   Number of wires:                224
   Number of wire bits:           1856
   Number of public wires:         126
   Number of public wire bits:    1418
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                162
     $add                           13
     $and                           34
     $dffe                         285
     $eq                            79
     $logic_not                      3
     $mux                          535
     $not                           11
     $or                            64
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf9_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf9_adjust ===

   Number of wires:                 70
   Number of wire bits:            448
   Number of public wires:          42
   Number of public wire bits:     404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf9_dot_product ===

   Number of wires:                 99
   Number of wire bits:            708
   Number of public wires:          62
   Number of public wire bits:     649
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            9
     $and                           13
     $dff                           40
     $dffe                          77
     $eq                            18
     $mux                           36
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          10
     $sdffe                          1

=== td_fused_top_tdf9_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            269
   Number of public wires:          42
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf9_readFilters62 ===

   Number of wires:                 92
   Number of wire bits:            399
   Number of public wires:          52
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $add                           23
     $and                           12
     $dff                           10
     $dffe                          35
     $eq                            18
     $mux                           46
     $not                           10
     $or                             6
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1

=== td_fused_top_tdf9_readInputs ===

   Number of wires:                171
   Number of wire bits:           1102
   Number of public wires:         105
   Number of public wire bits:     964
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                           19
     $and                           20
     $dffe                          68
     $eq                            34
     $gt                            32
     $mux                          191
     $not                           11
     $or                            37
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          3
     $sub                            9

=== td_fused_top_tdf9_writeOutputs_unaligned ===

   Number of wires:                 85
   Number of wire bits:            586
   Number of public wires:          57
   Number of public wire bits:     556
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           52
     $and                            9
     $dff                           64
     $dffe                           9
     $eq                            47
     $logic_not                      2
     $mux                           75
     $not                            5
     $or                             4
     $pmux                           3
     $reduce_or                      2
     $sdff                           4
     $sdffce                        32
     $sdffe                         16
     $sub                            8

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP37360      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram      0
     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram      0
     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram      0
     $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc429      0
     td_fused_top_fifo_w16_d2_S_x6      0
       td_fused_top_fifo_w16_d2_S_x6_shiftReg      0
     td_fused_top_fifo_w4_d7_S_x      0
       td_fused_top_fifo_w4_d7_S_x_shiftReg      0
     td_fused_top_fifo_w6_d2_S       0
       td_fused_top_fifo_w6_d2_S_shiftReg      0
     td_fused_top_fifo_w6_d7_S_x      0
       td_fused_top_fifo_w6_d7_S_x_shiftReg      0
     td_fused_top_fifo_w8_d7_S_x      0
       td_fused_top_fifo_w8_d7_S_x_shiftReg      0
     td_fused_top_start_for_tdf9_readFilters62_U0      0
       td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg      0
     td_fused_top_tdf9_accum_1       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf9_accum_2       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf9_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf9_dot_product      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf9_get_next_ijk      0
     td_fused_top_tdf9_readFilters62      0
     td_fused_top_tdf9_readInputs      0
     td_fused_top_tdf9_writeOutputs_unaligned      0

   Number of wires:                278
   Number of wire bits:           1726
   Number of public wires:         253
   Number of public wire bits:    1701
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

Warnings: 33 unique messages, 33 total
End of script. Logfile hash: cf1ea2822d, CPU: user 2.04s system 0.01s, MEM: 53.56 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
