VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob025_reduction_test.sv:14: $finish called at 500 (1ps)
Hint: Output 'parity' has no mismatches.
Hint: Total mismatched samples is 0 out of 100 samples

Simulation finished at 500 ps
Mismatches: 0 in 100 samples
