#comment; Mali-400MP2
#type; GPU
#base; GPU 0x01C40000
#irq; GPU-GP 129
#irq; GPU-GPMMU 130
#irq; GPU-PP0 131
#irq; GPU-PP0MMU 132
#irq; GPU-PMU 133
#irq; GPU-PP1 134
#irq; GPU-PPMMU1 135
#regdef; MALIGP2_REG_ADDR_MGMT_VSCL_START_ADDR           ; 0x00;
#regdef; MALIGP2_REG_ADDR_MGMT_VSCL_END_ADDR             ; 0x04;
#regdef; MALIGP2_REG_ADDR_MGMT_PLBUCL_START_ADDR         ; 0x08;
#regdef; MALIGP2_REG_ADDR_MGMT_PLBUCL_END_ADDR           ; 0x0c;
#regdef; MALIGP2_REG_ADDR_MGMT_PLBU_ALLOC_START_ADDR     ; 0x10;
#regdef; MALIGP2_REG_ADDR_MGMT_PLBU_ALLOC_END_ADDR       ; 0x14;
#regdef; MALIGP2_REG_ADDR_MGMT_CMD                       ; 0x20;
#regdef; MALIGP2_REG_ADDR_MGMT_INT_RAWSTAT               ; 0x24;
#regdef; MALIGP2_REG_ADDR_MGMT_INT_CLEAR                 ; 0x28;
#regdef; MALIGP2_REG_ADDR_MGMT_INT_MASK                  ; 0x2C;
#regdef; MALIGP2_REG_ADDR_MGMT_INT_STAT                  ; 0x30;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_ENABLE         ; 0x3C;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_ENABLE         ; 0x40;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_SRC            ; 0x44;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_SRC            ; 0x48;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_VALUE          ; 0x4C;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_VALUE          ; 0x50;
#regdef; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_LIMIT          ; 0x54;
#regdef; MALIGP2_REG_ADDR_MGMT_STATUS                    ; 0x68;
#regdef; MALIGP2_REG_ADDR_MGMT_VERSION                   ; 0x6C;
#regdef; MALIGP2_REG_ADDR_MGMT_VSCL_START_ADDR_READ      ; 0x80;
#regdef; MALIGP2_REG_ADDR_MGMT_PLBCL_START_ADDR_READ     ; 0x84;
#regdef; MALIGP2_CONTR_AXI_BUS_ERROR_STAT                ; 0x94;
#regdef; MALIGP2_REGISTER_ADDRESS_SPACE_SIZE             ; 0x98;
#regdef; MALI200_REG_ADDR_MGMT_VERSION                   ; 0x1000;
#regdef; MALI200_REG_ADDR_MGMT_CURRENT_REND_LIST_ADDR    ; 0x1004;
#regdef; MALI200_REG_ADDR_MGMT_STATUS                    ; 0x1008;
#regdef; MALI200_REG_ADDR_MGMT_CTRL_MGMT                 ; 0x100c;
#regdef; MALI200_REG_ADDR_MGMT_INT_RAWSTAT               ; 0x1020;
#regdef; MALI200_REG_ADDR_MGMT_INT_CLEAR                 ; 0x1024;
#regdef; MALI200_REG_ADDR_MGMT_INT_MASK                  ; 0x1028;
#regdef; MALI200_REG_ADDR_MGMT_INT_STATUS                ; 0x102c;
#regdef; MALI200_REG_ADDR_MGMT_BUS_ERROR_STATUS          ; 0x1050;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_0_ENABLE         ; 0x1080;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_0_SRC            ; 0x1084;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_0_LIMIT          ; 0x1088;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_0_VALUE          ; 0x108c;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_1_ENABLE         ; 0x10a0;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_1_SRC            ; 0x10a4;
#regdef; MALI200_REG_ADDR_MGMT_PERF_CNT_1_VALUE          ; 0x10ac;
#regdef; MALI200_REG_ADDR_MGMT_PERFMON_CONTR             ; 0x10b0;
#regdef; MALI200_REG_ADDR_MGMT_PERFMON_BASE              ; 0x10b4;
#regdef; MALI200_REG_SIZEOF_REGISTER_BANK                ; 0x10f0;
