
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b9c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08008d30  08008d30  00009d30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090c8  080090c8  0000b1e0  2**0
                  CONTENTS
  4 .ARM          00000008  080090c8  080090c8  0000a0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090d0  080090d0  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090d0  080090d0  0000a0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090d4  080090d4  0000a0d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080090d8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1e0  2**0
                  CONTENTS
 10 .bss          000002fc  200001e0  200001e0  0000b1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004dc  200004dc  0000b1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f44e  00000000  00000000  0000b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002678  00000000  00000000  0001a65e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001028  00000000  00000000  0001ccd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c91  00000000  00000000  0001dd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e1e  00000000  00000000  0001e991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012fdc  00000000  00000000  000427af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da877  00000000  00000000  0005578b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00130002  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000555c  00000000  00000000  00130048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000044  00000000  00000000  001355a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008d14 	.word	0x08008d14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008d14 	.word	0x08008d14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <HCSR04_Trigger>:
#include "hcsr04.h"

void HCSR04_Trigger(GPIO_TypeDef* Port, uint16_t Pin) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_SET);
 8000ea4:	887b      	ldrh	r3, [r7, #2]
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f002 f952 	bl	8003154 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000eb0:	200a      	movs	r0, #10
 8000eb2:	f001 fa0f 	bl	80022d4 <HAL_Delay>
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8000eb6:	887b      	ldrh	r3, [r7, #2]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	4619      	mov	r1, r3
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f002 f949 	bl	8003154 <HAL_GPIO_WritePin>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <lcd10usDelay>:
}
#endif /* USE_BUSY_FLAG */

/*!	\brief	Creates delay multiples of 10us. */
static void lcd10usDelay(volatile uint32_t us)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	/* Ñonversion to us */
	us *= MCU_FREQ_VALUE;
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f04 <lcd10usDelay+0x38>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f08 <lcd10usDelay+0x3c>)
 8000eda:	fba2 2303 	umull	r2, r3, r2, r3
 8000ede:	0c9b      	lsrs	r3, r3, #18
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	fb02 f303 	mul.w	r3, r2, r3
 8000ee6:	607b      	str	r3, [r7, #4]
	/* Wait */
	while (us > 0u)
 8000ee8:	e002      	b.n	8000ef0 <lcd10usDelay+0x24>
	{
		us--;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	3b01      	subs	r3, #1
 8000eee:	607b      	str	r3, [r7, #4]
	while (us > 0u)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d1f9      	bne.n	8000eea <lcd10usDelay+0x1e>
	}
}
 8000ef6:	bf00      	nop
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	2000000c 	.word	0x2000000c
 8000f08:	431bde83 	.word	0x431bde83

08000f0c <lcdStrobe>:

/*!	\brief	Initiate the transfer of data/commands to LCD. */
static void lcdStrobe(void)
{/* Low level function. */
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	SET(LCD_E_OUT, LCD_E);
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <lcdStrobe+0x28>)
 8000f12:	695b      	ldr	r3, [r3, #20]
 8000f14:	4a07      	ldr	r2, [pc, #28]	@ (8000f34 <lcdStrobe+0x28>)
 8000f16:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f1a:	6153      	str	r3, [r2, #20]
	lcd10usDelay(ENABLE_CYCLE_TIME);
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f7ff ffd5 	bl	8000ecc <lcd10usDelay>
	CLR(LCD_E_OUT, LCD_E);	/* Enable strobe */
 8000f22:	4b04      	ldr	r3, [pc, #16]	@ (8000f34 <lcdStrobe+0x28>)
 8000f24:	695b      	ldr	r3, [r3, #20]
 8000f26:	4a03      	ldr	r2, [pc, #12]	@ (8000f34 <lcdStrobe+0x28>)
 8000f28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000f2c:	6153      	str	r3, [r2, #20]
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000

08000f38 <lcdHigh>:

/*!	\brief	Send the msb nibble of the data / command to LCD. */
static void lcdHigh(uint8_t data)
{/* Low level function. */
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D7_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	da06      	bge.n	8000f58 <lcdHigh+0x20>
 8000f4a:	4b24      	ldr	r3, [pc, #144]	@ (8000fdc <lcdHigh+0xa4>)
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	4a23      	ldr	r2, [pc, #140]	@ (8000fdc <lcdHigh+0xa4>)
 8000f50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f54:	6153      	str	r3, [r2, #20]
 8000f56:	e005      	b.n	8000f64 <lcdHigh+0x2c>
 8000f58:	4b20      	ldr	r3, [pc, #128]	@ (8000fdc <lcdHigh+0xa4>)
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8000fdc <lcdHigh+0xa4>)
 8000f5e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000f62:	6153      	str	r3, [r2, #20]
	if(data & LCD_D6_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d006      	beq.n	8000f7c <lcdHigh+0x44>
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <lcdHigh+0xa4>)
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	4a1a      	ldr	r2, [pc, #104]	@ (8000fdc <lcdHigh+0xa4>)
 8000f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f78:	6153      	str	r3, [r2, #20]
 8000f7a:	e005      	b.n	8000f88 <lcdHigh+0x50>
 8000f7c:	4b17      	ldr	r3, [pc, #92]	@ (8000fdc <lcdHigh+0xa4>)
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	4a16      	ldr	r2, [pc, #88]	@ (8000fdc <lcdHigh+0xa4>)
 8000f82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f86:	6153      	str	r3, [r2, #20]
	if(data & LCD_D5_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f003 0320 	and.w	r3, r3, #32
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d006      	beq.n	8000fa0 <lcdHigh+0x68>
 8000f92:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <lcdHigh+0xa4>)
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	4a11      	ldr	r2, [pc, #68]	@ (8000fdc <lcdHigh+0xa4>)
 8000f98:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f9c:	6153      	str	r3, [r2, #20]
 8000f9e:	e005      	b.n	8000fac <lcdHigh+0x74>
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <lcdHigh+0xa4>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fdc <lcdHigh+0xa4>)
 8000fa6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000faa:	6153      	str	r3, [r2, #20]
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d006      	beq.n	8000fc4 <lcdHigh+0x8c>
 8000fb6:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <lcdHigh+0xa4>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	4a08      	ldr	r2, [pc, #32]	@ (8000fdc <lcdHigh+0xa4>)
 8000fbc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fc0:	6153      	str	r3, [r2, #20]
}
 8000fc2:	e005      	b.n	8000fd0 <lcdHigh+0x98>
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8000fc4:	4b05      	ldr	r3, [pc, #20]	@ (8000fdc <lcdHigh+0xa4>)
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	4a04      	ldr	r2, [pc, #16]	@ (8000fdc <lcdHigh+0xa4>)
 8000fca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000fce:	6153      	str	r3, [r2, #20]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	40021000 	.word	0x40021000

08000fe0 <lcdLow>:

/*!	\brief	Send the lsb nibble of the data / command to LCD. */
static void lcdLow(uint8_t data)
{/* Low level function. */
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D3_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	f003 0308 	and.w	r3, r3, #8
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d006      	beq.n	8001002 <lcdLow+0x22>
 8000ff4:	4b24      	ldr	r3, [pc, #144]	@ (8001088 <lcdLow+0xa8>)
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	4a23      	ldr	r2, [pc, #140]	@ (8001088 <lcdLow+0xa8>)
 8000ffa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ffe:	6153      	str	r3, [r2, #20]
 8001000:	e005      	b.n	800100e <lcdLow+0x2e>
 8001002:	4b21      	ldr	r3, [pc, #132]	@ (8001088 <lcdLow+0xa8>)
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	4a20      	ldr	r2, [pc, #128]	@ (8001088 <lcdLow+0xa8>)
 8001008:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800100c:	6153      	str	r3, [r2, #20]
	if(data & LCD_D2_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	f003 0304 	and.w	r3, r3, #4
 8001014:	2b00      	cmp	r3, #0
 8001016:	d006      	beq.n	8001026 <lcdLow+0x46>
 8001018:	4b1b      	ldr	r3, [pc, #108]	@ (8001088 <lcdLow+0xa8>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a1a      	ldr	r2, [pc, #104]	@ (8001088 <lcdLow+0xa8>)
 800101e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001022:	6153      	str	r3, [r2, #20]
 8001024:	e005      	b.n	8001032 <lcdLow+0x52>
 8001026:	4b18      	ldr	r3, [pc, #96]	@ (8001088 <lcdLow+0xa8>)
 8001028:	695b      	ldr	r3, [r3, #20]
 800102a:	4a17      	ldr	r2, [pc, #92]	@ (8001088 <lcdLow+0xa8>)
 800102c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001030:	6153      	str	r3, [r2, #20]
	if(data & LCD_D1_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	f003 0302 	and.w	r3, r3, #2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d006      	beq.n	800104a <lcdLow+0x6a>
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <lcdLow+0xa8>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a11      	ldr	r2, [pc, #68]	@ (8001088 <lcdLow+0xa8>)
 8001042:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001046:	6153      	str	r3, [r2, #20]
 8001048:	e005      	b.n	8001056 <lcdLow+0x76>
 800104a:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <lcdLow+0xa8>)
 800104c:	695b      	ldr	r3, [r3, #20]
 800104e:	4a0e      	ldr	r2, [pc, #56]	@ (8001088 <lcdLow+0xa8>)
 8001050:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001054:	6153      	str	r3, [r2, #20]
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	2b00      	cmp	r3, #0
 800105e:	d006      	beq.n	800106e <lcdLow+0x8e>
 8001060:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <lcdLow+0xa8>)
 8001062:	695b      	ldr	r3, [r3, #20]
 8001064:	4a08      	ldr	r2, [pc, #32]	@ (8001088 <lcdLow+0xa8>)
 8001066:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800106a:	6153      	str	r3, [r2, #20]
}
 800106c:	e005      	b.n	800107a <lcdLow+0x9a>
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <lcdLow+0xa8>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	4a05      	ldr	r2, [pc, #20]	@ (8001088 <lcdLow+0xa8>)
 8001074:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001078:	6153      	str	r3, [r2, #20]
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000

0800108c <lcdWrite>:

/*!	\brief	Send data/commands to the display. */
static void lcdWrite(uint8_t data)
{/* Low level function. */
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(data);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff4d 	bl	8000f38 <lcdHigh>
	lcdStrobe();
 800109e:	f7ff ff35 	bl	8000f0c <lcdStrobe>
	lcdLow(data);
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff9b 	bl	8000fe0 <lcdLow>
	lcdStrobe();
 80010aa:	f7ff ff2f 	bl	8000f0c <lcdStrobe>

	/* The busy flag must be checked after the 4-bit data has been transferred twice. */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(BUSY_CYCLE_TIME);
 80010ae:	2005      	movs	r0, #5
 80010b0:	f7ff ff0c 	bl	8000ecc <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <lcdConfig>:

/*!	\brief	Initializing by instruction. 4-bit interface initialization. */
static void lcdConfig(uint8_t param)
{/* Low level function. */
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	/* Send commands to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80010c6:	4b10      	ldr	r3, [pc, #64]	@ (8001108 <lcdConfig+0x4c>)
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001108 <lcdConfig+0x4c>)
 80010cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80010d0:	6153      	str	r3, [r2, #20]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(param);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ff2f 	bl	8000f38 <lcdHigh>
	lcdStrobe();		// Change 8-bit interface to 4-bit interface
 80010da:	f7ff ff17 	bl	8000f0c <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 80010de:	2005      	movs	r0, #5
 80010e0:	f7ff fef4 	bl	8000ecc <lcd10usDelay>
	lcdStrobe();		/* DB7 to DB4 of the "Function set" instruction is written twice. */
 80010e4:	f7ff ff12 	bl	8000f0c <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 80010e8:	2005      	movs	r0, #5
 80010ea:	f7ff feef 	bl	8000ecc <lcd10usDelay>
	lcdLow(param);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff75 	bl	8000fe0 <lcdLow>
	lcdStrobe();		// 4-bit, two lines, 5x8 pixel
 80010f6:	f7ff ff09 	bl	8000f0c <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 80010fa:	2005      	movs	r0, #5
 80010fc:	f7ff fee6 	bl	8000ecc <lcd10usDelay>
	/* Note: The number of display lines and character font cannot be changed after this point. */
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40021000 	.word	0x40021000

0800110c <lcdClrScr>:
 * 				and returns the display to its original status if it was shifted.
 * 				In other words, the display disappears and the cursor
 * 				or blinking goes to the left edge of the display (in the first line if 2 lines are displayed).
 * 				It also sets I/D to 1 (increment mode) in entry mode (S of entry mode does not change). */
void lcdClrScr(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <lcdClrScr+0x20>)
 8001112:	695b      	ldr	r3, [r3, #20]
 8001114:	4a05      	ldr	r2, [pc, #20]	@ (800112c <lcdClrScr+0x20>)
 8001116:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800111a:	6153      	str	r3, [r2, #20]
	/* Clear screen */
	lcdWrite(0x01u);
 800111c:	2001      	movs	r0, #1
 800111e:	f7ff ffb5 	bl	800108c <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(CLRSCR_CYCLE_TIME);
 8001122:	20c8      	movs	r0, #200	@ 0xc8
 8001124:	f7ff fed2 	bl	8000ecc <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40021000 	.word	0x40021000

08001130 <lcdReturn>:
 * 				and returns the display to its original status if it was shifted.
 * 				The DDRAM contents do not change.
 * 				The cursor or blinking go to the left edge of the display
 * 				(in the first line if 2 lines are displayed). */
void lcdReturn(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <lcdReturn+0x20>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <lcdReturn+0x20>)
 800113a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800113e:	6153      	str	r3, [r2, #20]
	/* Return home */
	lcdWrite(0x02u);
 8001140:	2002      	movs	r0, #2
 8001142:	f7ff ffa3 	bl	800108c <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(RETHOME_CYCLE_TIME);
 8001146:	20c8      	movs	r0, #200	@ 0xc8
 8001148:	f7ff fec0 	bl	8000ecc <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40021000 	.word	0x40021000

08001154 <cursorShift>:
 * 				without writing or reading display data.
 * 				This function is used to correct or search the display.
 * 				In a 2-line display, the cursor moves to the second line
 * 				when it passes the 40th digit of the first line. */
void cursorShift(uint8_t direction)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 800115e:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <cursorShift+0x3c>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <cursorShift+0x3c>)
 8001164:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001168:	6153      	str	r3, [r2, #20]
	/* Shift cursor */
	switch (direction)
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b3c      	cmp	r3, #60	@ 0x3c
 800116e:	d002      	beq.n	8001176 <cursorShift+0x22>
 8001170:	2b3e      	cmp	r3, #62	@ 0x3e
 8001172:	d004      	beq.n	800117e <cursorShift+0x2a>
			lcdWrite(0x14u);
			break;

		default:
			/* Ignore this command */
			break;
 8001174:	e007      	b.n	8001186 <cursorShift+0x32>
			lcdWrite(0x10u);
 8001176:	2010      	movs	r0, #16
 8001178:	f7ff ff88 	bl	800108c <lcdWrite>
			break;
 800117c:	e003      	b.n	8001186 <cursorShift+0x32>
			lcdWrite(0x14u);
 800117e:	2014      	movs	r0, #20
 8001180:	f7ff ff84 	bl	800108c <lcdWrite>
			break;
 8001184:	bf00      	nop
	}
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40021000 	.word	0x40021000

08001194 <lcdGoto>:

/*!	\details	Go to the specified (DDRAM/CGRAM) memory address.*/
void lcdGoto(uint8_t line, uint8_t address)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	460a      	mov	r2, r1
 800119e:	71fb      	strb	r3, [r7, #7]
 80011a0:	4613      	mov	r3, r2
 80011a2:	71bb      	strb	r3, [r7, #6]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80011a4:	4b22      	ldr	r3, [pc, #136]	@ (8001230 <lcdGoto+0x9c>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	4a21      	ldr	r2, [pc, #132]	@ (8001230 <lcdGoto+0x9c>)
 80011aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011ae:	6153      	str	r3, [r2, #20]
	/* Set DDRAM/CGRAM address. */
	switch (line)
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	d835      	bhi.n	8001224 <lcdGoto+0x90>
 80011b8:	a201      	add	r2, pc, #4	@ (adr r2, 80011c0 <lcdGoto+0x2c>)
 80011ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011be:	bf00      	nop
 80011c0:	080011d5 	.word	0x080011d5
 80011c4:	080011e5 	.word	0x080011e5
 80011c8:	080011f5 	.word	0x080011f5
 80011cc:	08001205 	.word	0x08001205
 80011d0:	08001215 	.word	0x08001215
	{
		/* Set DDRAM address. */
		case LCD_1st_LINE: lcdWrite(0x80u | START_ADDRESS_1st_LINE | address); break;
 80011d4:	79bb      	ldrb	r3, [r7, #6]
 80011d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff55 	bl	800108c <lcdWrite>
 80011e2:	e020      	b.n	8001226 <lcdGoto+0x92>
		case LCD_2nd_LINE: lcdWrite(0x80u | START_ADDRESS_2nd_LINE | address); break;
 80011e4:	79bb      	ldrb	r3, [r7, #6]
 80011e6:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff4d 	bl	800108c <lcdWrite>
 80011f2:	e018      	b.n	8001226 <lcdGoto+0x92>
		case LCD_3rd_LINE: lcdWrite(0x80u | START_ADDRESS_3rd_LINE | address); break;
 80011f4:	79bb      	ldrb	r3, [r7, #6]
 80011f6:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff45 	bl	800108c <lcdWrite>
 8001202:	e010      	b.n	8001226 <lcdGoto+0x92>
		case LCD_4th_LINE: lcdWrite(0x80u | START_ADDRESS_4th_LINE | address); break;
 8001204:	79bb      	ldrb	r3, [r7, #6]
 8001206:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 800120a:	b2db      	uxtb	r3, r3
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff3d 	bl	800108c <lcdWrite>
 8001212:	e008      	b.n	8001226 <lcdGoto+0x92>
		/* Set CGRAM address. */
		case CGRAM : lcdWrite(0x40u | address); break;
 8001214:	79bb      	ldrb	r3, [r7, #6]
 8001216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800121a:	b2db      	uxtb	r3, r3
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff35 	bl	800108c <lcdWrite>
 8001222:	e000      	b.n	8001226 <lcdGoto+0x92>

		default:
			/* Ignore this command */
			break;
 8001224:	bf00      	nop
	}
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000

08001234 <lcdSetMode>:

/*!	\details	Change LCD settings. */
void lcdSetMode(uint8_t param)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <lcdSetMode+0x28>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	4a06      	ldr	r2, [pc, #24]	@ (800125c <lcdSetMode+0x28>)
 8001244:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001248:	6153      	str	r3, [r2, #20]
	lcdWrite(param);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff1d 	bl	800108c <lcdWrite>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000

08001260 <lcdPutc>:

/*!	\details	Write a single char to the current memory space (DDRAM/CGRAM). */
void lcdPutc(uint8_t data)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
	/* Send data to LCD. */
	SET(LCD_RS_OUT, LCD_RS);
 800126a:	4b08      	ldr	r3, [pc, #32]	@ (800128c <lcdPutc+0x2c>)
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	4a07      	ldr	r2, [pc, #28]	@ (800128c <lcdPutc+0x2c>)
 8001270:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001274:	6153      	str	r3, [r2, #20]
	lcdWrite(data);
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff07 	bl	800108c <lcdWrite>
	/* Note:
	 * After execution of the CGRAM/DDRAM data write/read instruction, the RAM address counter is incremented
	 * or decremented by 1. The RAM address counter is updated after the busy flag turns off.
	 * tADD is the time elapsed after the busy flag turns off until the address counter is updated. */
	lcd10usDelay(AC_UPDATE_TIME);	/* Update RAM address counter delay. */
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff fe24 	bl	8000ecc <lcd10usDelay>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40021000 	.word	0x40021000

08001290 <lcdPuts>:

/*!	\details	Writes ANSI-C string to LCD (DDRAM memory space). */
//void lcdPuts(const uint8_t *str)
void lcdPuts(const char *str)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	/* Send a ANSI-C string to LCD. */
	while ('\0' != *str)
 8001298:	e028      	b.n	80012ec <lcdPuts+0x5c>
	{
#if ( USE_FORMATTED_OUTPUT )
		if(('\n' == *str))
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b0a      	cmp	r3, #10
 80012a0:	d104      	bne.n	80012ac <lcdPuts+0x1c>
		{/*New line */
			lcdGoto(LCD_2nd_LINE, 0u);
 80012a2:	2100      	movs	r1, #0
 80012a4:	2002      	movs	r0, #2
 80012a6:	f7ff ff75 	bl	8001194 <lcdGoto>
 80012aa:	e01c      	b.n	80012e6 <lcdPuts+0x56>
		}
		else if(('\r' == *str))
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b0d      	cmp	r3, #13
 80012b2:	d102      	bne.n	80012ba <lcdPuts+0x2a>
		{/* Return home */
			lcdReturn();
 80012b4:	f7ff ff3c 	bl	8001130 <lcdReturn>
 80012b8:	e015      	b.n	80012e6 <lcdPuts+0x56>
		}
		else if(('\t' == *str))
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b09      	cmp	r3, #9
 80012c0:	d10c      	bne.n	80012dc <lcdPuts+0x4c>
		{/* Tab space */
			uint8_t i;

			for(i=0u; i<TAB_SPACE; i++)
 80012c2:	2300      	movs	r3, #0
 80012c4:	73fb      	strb	r3, [r7, #15]
 80012c6:	e005      	b.n	80012d4 <lcdPuts+0x44>
			{/* Shift cursor to the right. */
				cursorShift(RIGHT);
 80012c8:	203e      	movs	r0, #62	@ 0x3e
 80012ca:	f7ff ff43 	bl	8001154 <cursorShift>
			for(i=0u; i<TAB_SPACE; i++)
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	3301      	adds	r3, #1
 80012d2:	73fb      	strb	r3, [r7, #15]
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	d9f6      	bls.n	80012c8 <lcdPuts+0x38>
 80012da:	e004      	b.n	80012e6 <lcdPuts+0x56>
		}
		else
#endif
		{
			/* Display a symbol. */
			lcdPutc(*str);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff ffbd 	bl	8001260 <lcdPutc>
		}
		/* Get the next symbol. */
		str++;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	3301      	adds	r3, #1
 80012ea:	607b      	str	r3, [r7, #4]
	while ('\0' != *str)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d1d2      	bne.n	800129a <lcdPuts+0xa>
	}
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <lcdLoadChar>:

/*!	\details	Load the user-defined symbol into the CGRAM memory. */
void lcdLoadChar(uint8_t* vector, uint8_t position)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	/* Go to the CGRAM memory space: 0 to 7 */
	lcdGoto(CGRAM, (position * FONT_HEIGHT));
 800130a:	78fb      	ldrb	r3, [r7, #3]
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	b2db      	uxtb	r3, r3
 8001310:	4619      	mov	r1, r3
 8001312:	2005      	movs	r0, #5
 8001314:	f7ff ff3e 	bl	8001194 <lcdGoto>

	for(i = 0u; i < FONT_HEIGHT; i++)
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
 800131c:	e009      	b.n	8001332 <lcdLoadChar+0x34>
	{/* Load one row of pixels into the CGRAM register. */
		lcdPutc(vector[i]);
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ff9a 	bl	8001260 <lcdPutc>
	for(i = 0u; i < FONT_HEIGHT; i++)
 800132c:	7bfb      	ldrb	r3, [r7, #15]
 800132e:	3301      	adds	r3, #1
 8001330:	73fb      	strb	r3, [r7, #15]
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	2b07      	cmp	r3, #7
 8001336:	d9f2      	bls.n	800131e <lcdLoadChar+0x20>
	}

	/* Return to the DDRAM memory space. */
	lcdGoto(LCD_1st_LINE, 0u);
 8001338:	2100      	movs	r1, #0
 800133a:	2001      	movs	r0, #1
 800133c:	f7ff ff2a 	bl	8001194 <lcdGoto>
}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <lcdInit>:
#endif

/*!	\brief	Initialize the LCD.
 * 	\note	This library use the 4-bit interface. */
void lcdInit(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	/* GPIO initialization. */
	setAllPinsAsOutputs();
 800134c:	f000 f81d 	bl	800138a <lcdGpioInit>
	/* LCD initialization. */
	lcdWrite(0x30);
 8001350:	2030      	movs	r0, #48	@ 0x30
 8001352:	f7ff fe9b 	bl	800108c <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 8001356:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800135a:	f7ff fdb7 	bl	8000ecc <lcd10usDelay>
	lcdWrite(0x30);
 800135e:	2030      	movs	r0, #48	@ 0x30
 8001360:	f7ff fe94 	bl	800108c <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 8001364:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001368:	f7ff fdb0 	bl	8000ecc <lcd10usDelay>
	lcdConfig(DEFAULT_DISPLAY_CONFIG);
 800136c:	2028      	movs	r0, #40	@ 0x28
 800136e:	f7ff fea5 	bl	80010bc <lcdConfig>
	lcdSetMode(DEFAULT_VIEW_MODE);
 8001372:	200c      	movs	r0, #12
 8001374:	f7ff ff5e 	bl	8001234 <lcdSetMode>
	lcdSetMode(DEFAULT_ENTRY_MODE);
 8001378:	2006      	movs	r0, #6
 800137a:	f7ff ff5b 	bl	8001234 <lcdSetMode>
	lcdClrScr();
 800137e:	f7ff fec5 	bl	800110c <lcdClrScr>
	lcdReturn();
 8001382:	f7ff fed5 	bl	8001130 <lcdReturn>
	#if (USE_PROGRESS_BAR)
		lcdInitBar();
	#endif
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}

0800138a <lcdGpioInit>:

void lcdGpioInit(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  	 HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
	 */
}
 800138e:	bf00      	nop
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800139e:	f000 ff27 	bl	80021f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a2:	f000 f84b 	bl	800143c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a6:	f000 fa5b 	bl	8001860 <MX_GPIO_Init>
  MX_I2C1_Init();
 80013aa:	f000 f949 	bl	8001640 <MX_I2C1_Init>
  MX_ADC1_Init();
 80013ae:	f000 f8a3 	bl	80014f8 <MX_ADC1_Init>
  MX_TIM4_Init();
 80013b2:	f000 f9c9 	bl	8001748 <MX_TIM4_Init>
  MX_ADC2_Init();
 80013b6:	f000 f8f1 	bl	800159c <MX_ADC2_Init>
  MX_TIM1_Init();
 80013ba:	f000 f96f 	bl	800169c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  // temperature-humidity sensor
  SHT2x_Init(&hi2c1);
 80013be:	4818      	ldr	r0, [pc, #96]	@ (8001420 <main+0x88>)
 80013c0:	f000 fb22 	bl	8001a08 <SHT2x_Init>
  SHT2x_SetResolution(RES_14_12);
 80013c4:	2000      	movs	r0, #0
 80013c6:	f000 fb65 	bl	8001a94 <SHT2x_SetResolution>
  SHT2x_SoftReset();
 80013ca:	f000 fb2d 	bl	8001a28 <SHT2x_SoftReset>
  // LCD display
  lcdInit();
 80013ce:	f7ff ffbb 	bl	8001348 <lcdInit>
  // load degree symbol
  lcdLoadChar(deg_sym,6);
 80013d2:	2106      	movs	r1, #6
 80013d4:	4813      	ldr	r0, [pc, #76]	@ (8001424 <main+0x8c>)
 80013d6:	f7ff ff92 	bl	80012fe <lcdLoadChar>
  //PWM timer
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80013da:	2100      	movs	r1, #0
 80013dc:	4812      	ldr	r0, [pc, #72]	@ (8001428 <main+0x90>)
 80013de:	f003 fbb9 	bl	8004b54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80013e2:	2108      	movs	r1, #8
 80013e4:	4810      	ldr	r0, [pc, #64]	@ (8001428 <main+0x90>)
 80013e6:	f003 fbb5 	bl	8004b54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80013ea:	210c      	movs	r1, #12
 80013ec:	480e      	ldr	r0, [pc, #56]	@ (8001428 <main+0x90>)
 80013ee:	f003 fbb1 	bl	8004b54 <HAL_TIM_PWM_Start>


  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80013f2:	2104      	movs	r1, #4
 80013f4:	480d      	ldr	r0, [pc, #52]	@ (800142c <main+0x94>)
 80013f6:	f003 fcc5 	bl	8004d84 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_ADC_Start_IT(&hadc1);
 80013fa:	480d      	ldr	r0, [pc, #52]	@ (8001430 <main+0x98>)
 80013fc:	f000 ffd2 	bl	80023a4 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 8001400:	480c      	ldr	r0, [pc, #48]	@ (8001434 <main+0x9c>)
 8001402:	f000 ffcf 	bl	80023a4 <HAL_ADC_Start_IT>
  uint32_t adcValue = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
  volatile HAL_StatusTypeDef adcPoolResult;

  while (1)
  {
    HCSR04_Trigger(GPIOA, GPIO_PIN_1);
 800140a:	2102      	movs	r1, #2
 800140c:	480a      	ldr	r0, [pc, #40]	@ (8001438 <main+0xa0>)
 800140e:	f7ff fd43 	bl	8000e98 <HCSR04_Trigger>
		HAL_Delay(1000);
 8001412:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001416:	f000 ff5d 	bl	80022d4 <HAL_Delay>
    HCSR04_Trigger(GPIOA, GPIO_PIN_1);
 800141a:	bf00      	nop
 800141c:	e7f5      	b.n	800140a <main+0x72>
 800141e:	bf00      	nop
 8001420:	2000028c 	.word	0x2000028c
 8001424:	20000000 	.word	0x20000000
 8001428:	20000328 	.word	0x20000328
 800142c:	200002e0 	.word	0x200002e0
 8001430:	200001fc 	.word	0x200001fc
 8001434:	20000244 	.word	0x20000244
 8001438:	40020000 	.word	0x40020000

0800143c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b094      	sub	sp, #80	@ 0x50
 8001440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001442:	f107 0320 	add.w	r3, r7, #32
 8001446:	2230      	movs	r2, #48	@ 0x30
 8001448:	2100      	movs	r1, #0
 800144a:	4618      	mov	r0, r3
 800144c:	f005 fb54 	bl	8006af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001460:	2300      	movs	r3, #0
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	4b22      	ldr	r3, [pc, #136]	@ (80014f0 <SystemClock_Config+0xb4>)
 8001466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001468:	4a21      	ldr	r2, [pc, #132]	@ (80014f0 <SystemClock_Config+0xb4>)
 800146a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800146e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <SystemClock_Config+0xb4>)
 8001472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800147c:	2300      	movs	r3, #0
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <SystemClock_Config+0xb8>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a1b      	ldr	r2, [pc, #108]	@ (80014f4 <SystemClock_Config+0xb8>)
 8001486:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <SystemClock_Config+0xb8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001498:	2302      	movs	r3, #2
 800149a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149c:	2301      	movs	r3, #1
 800149e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a0:	2310      	movs	r3, #16
 80014a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a8:	f107 0320 	add.w	r3, r7, #32
 80014ac:	4618      	mov	r0, r3
 80014ae:	f002 fe65 	bl	800417c <HAL_RCC_OscConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80014b8:	f000 faa0 	bl	80019fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014bc:	230f      	movs	r3, #15
 80014be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014c0:	2300      	movs	r3, #0
 80014c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 f8c8 	bl	800466c <HAL_RCC_ClockConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80014e2:	f000 fa8b 	bl	80019fc <Error_Handler>
  }
}
 80014e6:	bf00      	nop
 80014e8:	3750      	adds	r7, #80	@ 0x50
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40007000 	.word	0x40007000

080014f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014fe:	463b      	mov	r3, r7
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800150a:	4b21      	ldr	r3, [pc, #132]	@ (8001590 <MX_ADC1_Init+0x98>)
 800150c:	4a21      	ldr	r2, [pc, #132]	@ (8001594 <MX_ADC1_Init+0x9c>)
 800150e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001510:	4b1f      	ldr	r3, [pc, #124]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001512:	2200      	movs	r2, #0
 8001514:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001516:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <MX_ADC1_Init+0x98>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001522:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001524:	2200      	movs	r2, #0
 8001526:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001528:	4b19      	ldr	r3, [pc, #100]	@ (8001590 <MX_ADC1_Init+0x98>)
 800152a:	2200      	movs	r2, #0
 800152c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001530:	4b17      	ldr	r3, [pc, #92]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001532:	2200      	movs	r2, #0
 8001534:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001536:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001538:	4a17      	ldr	r2, [pc, #92]	@ (8001598 <MX_ADC1_Init+0xa0>)
 800153a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800153c:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <MX_ADC1_Init+0x98>)
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001542:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001544:	2201      	movs	r2, #1
 8001546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001548:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <MX_ADC1_Init+0x98>)
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001552:	2201      	movs	r2, #1
 8001554:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001556:	480e      	ldr	r0, [pc, #56]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001558:	f000 fee0 	bl	800231c <HAL_ADC_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001562:	f000 fa4b 	bl	80019fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001566:	2303      	movs	r3, #3
 8001568:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800156a:	2301      	movs	r3, #1
 800156c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800156e:	2307      	movs	r3, #7
 8001570:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	4619      	mov	r1, r3
 8001576:	4806      	ldr	r0, [pc, #24]	@ (8001590 <MX_ADC1_Init+0x98>)
 8001578:	f001 f916 	bl	80027a8 <HAL_ADC_ConfigChannel>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001582:	f000 fa3b 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200001fc 	.word	0x200001fc
 8001594:	40012000 	.word	0x40012000
 8001598:	0f000001 	.word	0x0f000001

0800159c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015a2:	463b      	mov	r3, r7
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80015ae:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015b0:	4a21      	ldr	r2, [pc, #132]	@ (8001638 <MX_ADC2_Init+0x9c>)
 80015b2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80015ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80015c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80015c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80015cc:	4b19      	ldr	r3, [pc, #100]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015d4:	4b17      	ldr	r3, [pc, #92]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015da:	4b16      	ldr	r3, [pc, #88]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015dc:	4a17      	ldr	r2, [pc, #92]	@ (800163c <MX_ADC2_Init+0xa0>)
 80015de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015e0:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80015e6:	4b13      	ldr	r3, [pc, #76]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80015ec:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80015fa:	480e      	ldr	r0, [pc, #56]	@ (8001634 <MX_ADC2_Init+0x98>)
 80015fc:	f000 fe8e 	bl	800231c <HAL_ADC_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001606:	f000 f9f9 	bl	80019fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800160a:	2300      	movs	r3, #0
 800160c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800160e:	2301      	movs	r3, #1
 8001610:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001612:	2307      	movs	r3, #7
 8001614:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001616:	463b      	mov	r3, r7
 8001618:	4619      	mov	r1, r3
 800161a:	4806      	ldr	r0, [pc, #24]	@ (8001634 <MX_ADC2_Init+0x98>)
 800161c:	f001 f8c4 	bl	80027a8 <HAL_ADC_ConfigChannel>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001626:	f000 f9e9 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000244 	.word	0x20000244
 8001638:	40012100 	.word	0x40012100
 800163c:	0f000001 	.word	0x0f000001

08001640 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001644:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <MX_I2C1_Init+0x50>)
 8001646:	4a13      	ldr	r2, [pc, #76]	@ (8001694 <MX_I2C1_Init+0x54>)
 8001648:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800164a:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <MX_I2C1_Init+0x50>)
 800164c:	4a12      	ldr	r2, [pc, #72]	@ (8001698 <MX_I2C1_Init+0x58>)
 800164e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001650:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <MX_I2C1_Init+0x50>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001656:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <MX_I2C1_Init+0x50>)
 8001658:	2200      	movs	r2, #0
 800165a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800165c:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <MX_I2C1_Init+0x50>)
 800165e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001662:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001664:	4b0a      	ldr	r3, [pc, #40]	@ (8001690 <MX_I2C1_Init+0x50>)
 8001666:	2200      	movs	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <MX_I2C1_Init+0x50>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001670:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <MX_I2C1_Init+0x50>)
 8001672:	2200      	movs	r2, #0
 8001674:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001676:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <MX_I2C1_Init+0x50>)
 8001678:	2200      	movs	r2, #0
 800167a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800167c:	4804      	ldr	r0, [pc, #16]	@ (8001690 <MX_I2C1_Init+0x50>)
 800167e:	f001 fd83 	bl	8003188 <HAL_I2C_Init>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001688:	f000 f9b8 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}
 8001690:	2000028c 	.word	0x2000028c
 8001694:	40005400 	.word	0x40005400
 8001698:	000186a0 	.word	0x000186a0

0800169c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80016ac:	463b      	mov	r3, r7
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016b8:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016ba:	4a22      	ldr	r2, [pc, #136]	@ (8001744 <MX_TIM1_Init+0xa8>)
 80016bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 80016be:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016c0:	220f      	movs	r2, #15
 80016c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016d8:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016da:	2200      	movs	r2, #0
 80016dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016de:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80016e4:	4816      	ldr	r0, [pc, #88]	@ (8001740 <MX_TIM1_Init+0xa4>)
 80016e6:	f003 fafd 	bl	8004ce4 <HAL_TIM_IC_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80016f0:	f000 f984 	bl	80019fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4619      	mov	r1, r3
 8001702:	480f      	ldr	r0, [pc, #60]	@ (8001740 <MX_TIM1_Init+0xa4>)
 8001704:	f004 fc2e 	bl	8005f64 <HAL_TIMEx_MasterConfigSynchronization>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800170e:	f000 f975 	bl	80019fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001712:	2300      	movs	r3, #0
 8001714:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001716:	2301      	movs	r3, #1
 8001718:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800171a:	2300      	movs	r3, #0
 800171c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001722:	463b      	mov	r3, r7
 8001724:	2204      	movs	r2, #4
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	@ (8001740 <MX_TIM1_Init+0xa4>)
 800172a:	f003 fd43 	bl	80051b4 <HAL_TIM_IC_ConfigChannel>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001734:	f000 f962 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200002e0 	.word	0x200002e0
 8001744:	40010000 	.word	0x40010000

08001748 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08e      	sub	sp, #56	@ 0x38
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
 8001774:	615a      	str	r2, [r3, #20]
 8001776:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001778:	4b37      	ldr	r3, [pc, #220]	@ (8001858 <MX_TIM4_Init+0x110>)
 800177a:	4a38      	ldr	r2, [pc, #224]	@ (800185c <MX_TIM4_Init+0x114>)
 800177c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 160;
 800177e:	4b36      	ldr	r3, [pc, #216]	@ (8001858 <MX_TIM4_Init+0x110>)
 8001780:	22a0      	movs	r2, #160	@ 0xa0
 8001782:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001784:	4b34      	ldr	r3, [pc, #208]	@ (8001858 <MX_TIM4_Init+0x110>)
 8001786:	2210      	movs	r2, #16
 8001788:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800178a:	4b33      	ldr	r3, [pc, #204]	@ (8001858 <MX_TIM4_Init+0x110>)
 800178c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001790:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b31      	ldr	r3, [pc, #196]	@ (8001858 <MX_TIM4_Init+0x110>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001798:	4b2f      	ldr	r3, [pc, #188]	@ (8001858 <MX_TIM4_Init+0x110>)
 800179a:	2200      	movs	r2, #0
 800179c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800179e:	482e      	ldr	r0, [pc, #184]	@ (8001858 <MX_TIM4_Init+0x110>)
 80017a0:	f003 f930 	bl	8004a04 <HAL_TIM_Base_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80017aa:	f000 f927 	bl	80019fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80017b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017b8:	4619      	mov	r1, r3
 80017ba:	4827      	ldr	r0, [pc, #156]	@ (8001858 <MX_TIM4_Init+0x110>)
 80017bc:	f003 fe58 	bl	8005470 <HAL_TIM_ConfigClockSource>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80017c6:	f000 f919 	bl	80019fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80017ca:	4823      	ldr	r0, [pc, #140]	@ (8001858 <MX_TIM4_Init+0x110>)
 80017cc:	f003 f969 	bl	8004aa2 <HAL_TIM_PWM_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80017d6:	f000 f911 	bl	80019fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017de:	2300      	movs	r3, #0
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017e2:	f107 0320 	add.w	r3, r7, #32
 80017e6:	4619      	mov	r1, r3
 80017e8:	481b      	ldr	r0, [pc, #108]	@ (8001858 <MX_TIM4_Init+0x110>)
 80017ea:	f004 fbbb 	bl	8005f64 <HAL_TIMEx_MasterConfigSynchronization>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80017f4:	f000 f902 	bl	80019fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017f8:	2360      	movs	r3, #96	@ 0x60
 80017fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	2200      	movs	r2, #0
 800180c:	4619      	mov	r1, r3
 800180e:	4812      	ldr	r0, [pc, #72]	@ (8001858 <MX_TIM4_Init+0x110>)
 8001810:	f003 fd6c 	bl	80052ec <HAL_TIM_PWM_ConfigChannel>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800181a:	f000 f8ef 	bl	80019fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	2208      	movs	r2, #8
 8001822:	4619      	mov	r1, r3
 8001824:	480c      	ldr	r0, [pc, #48]	@ (8001858 <MX_TIM4_Init+0x110>)
 8001826:	f003 fd61 	bl	80052ec <HAL_TIM_PWM_ConfigChannel>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001830:	f000 f8e4 	bl	80019fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	220c      	movs	r2, #12
 8001838:	4619      	mov	r1, r3
 800183a:	4807      	ldr	r0, [pc, #28]	@ (8001858 <MX_TIM4_Init+0x110>)
 800183c:	f003 fd56 	bl	80052ec <HAL_TIM_PWM_ConfigChannel>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001846:	f000 f8d9 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800184a:	4803      	ldr	r0, [pc, #12]	@ (8001858 <MX_TIM4_Init+0x110>)
 800184c:	f000 fab6 	bl	8001dbc <HAL_TIM_MspPostInit>

}
 8001850:	bf00      	nop
 8001852:	3738      	adds	r7, #56	@ 0x38
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000328 	.word	0x20000328
 800185c:	40000800 	.word	0x40000800

08001860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	@ 0x28
 8001864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
 8001874:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b4a      	ldr	r3, [pc, #296]	@ (80019a4 <MX_GPIO_Init+0x144>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	4a49      	ldr	r2, [pc, #292]	@ (80019a4 <MX_GPIO_Init+0x144>)
 8001880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001884:	6313      	str	r3, [r2, #48]	@ 0x30
 8001886:	4b47      	ldr	r3, [pc, #284]	@ (80019a4 <MX_GPIO_Init+0x144>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b43      	ldr	r3, [pc, #268]	@ (80019a4 <MX_GPIO_Init+0x144>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a42      	ldr	r2, [pc, #264]	@ (80019a4 <MX_GPIO_Init+0x144>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b40      	ldr	r3, [pc, #256]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	4b3c      	ldr	r3, [pc, #240]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a3b      	ldr	r2, [pc, #236]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018b8:	f043 0310 	orr.w	r3, r3, #16
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b39      	ldr	r3, [pc, #228]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0310 	and.w	r3, r3, #16
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	4b35      	ldr	r3, [pc, #212]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a34      	ldr	r2, [pc, #208]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018d4:	f043 0308 	orr.w	r3, r3, #8
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b32      	ldr	r3, [pc, #200]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	603b      	str	r3, [r7, #0]
 80018ea:	4b2e      	ldr	r3, [pc, #184]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a2d      	ldr	r2, [pc, #180]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018f0:	f043 0302 	orr.w	r3, r3, #2
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b2b      	ldr	r3, [pc, #172]	@ (80019a4 <MX_GPIO_Init+0x144>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	603b      	str	r3, [r7, #0]
 8001900:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 8001902:	2200      	movs	r2, #0
 8001904:	f240 4102 	movw	r1, #1026	@ 0x402
 8001908:	4827      	ldr	r0, [pc, #156]	@ (80019a8 <MX_GPIO_Init+0x148>)
 800190a:	f001 fc23 	bl	8003154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin|LCD_D4_Pin
 800190e:	2200      	movs	r2, #0
 8001910:	f64f 4180 	movw	r1, #64640	@ 0xfc80
 8001914:	4825      	ldr	r0, [pc, #148]	@ (80019ac <MX_GPIO_Init+0x14c>)
 8001916:	f001 fc1d 	bl	8003154 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001920:	4823      	ldr	r0, [pc, #140]	@ (80019b0 <MX_GPIO_Init+0x150>)
 8001922:	f001 fc17 	bl	8003154 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10;
 8001926:	f240 4302 	movw	r3, #1026	@ 0x402
 800192a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192c:	2301      	movs	r3, #1
 800192e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001934:	2300      	movs	r3, #0
 8001936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	481a      	ldr	r0, [pc, #104]	@ (80019a8 <MX_GPIO_Init+0x148>)
 8001940:	f001 fa6c 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin LCD_D4_Pin
                           LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin|LCD_D4_Pin
 8001944:	f64f 4380 	movw	r3, #64640	@ 0xfc80
 8001948:	617b      	str	r3, [r7, #20]
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194a:	2301      	movs	r3, #1
 800194c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	4813      	ldr	r0, [pc, #76]	@ (80019ac <MX_GPIO_Init+0x14c>)
 800195e:	f001 fa5d 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001962:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001968:	2300      	movs	r3, #0
 800196a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4619      	mov	r1, r3
 8001976:	480d      	ldr	r0, [pc, #52]	@ (80019ac <MX_GPIO_Init+0x14c>)
 8001978:	f001 fa50 	bl	8002e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800197c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001982:	2301      	movs	r3, #1
 8001984:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	4806      	ldr	r0, [pc, #24]	@ (80019b0 <MX_GPIO_Init+0x150>)
 8001996:	f001 fa41 	bl	8002e1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800199a:	bf00      	nop
 800199c:	3728      	adds	r7, #40	@ 0x28
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020000 	.word	0x40020000
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40020c00 	.word	0x40020c00

080019b4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0a      	ldr	r2, [pc, #40]	@ (80019ec <HAL_ADC_ConvCpltCallback+0x38>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d103      	bne.n	80019ce <HAL_ADC_ConvCpltCallback+0x1a>
	  adc1Flag = 1;
 80019c6:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_ADC_ConvCpltCallback+0x3c>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]
  else if (hadc->Instance == ADC2)
	  adc2Flag = 1;
}
 80019cc:	e007      	b.n	80019de <HAL_ADC_ConvCpltCallback+0x2a>
  else if (hadc->Instance == ADC2)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a08      	ldr	r2, [pc, #32]	@ (80019f4 <HAL_ADC_ConvCpltCallback+0x40>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d102      	bne.n	80019de <HAL_ADC_ConvCpltCallback+0x2a>
	  adc2Flag = 1;
 80019d8:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <HAL_ADC_ConvCpltCallback+0x44>)
 80019da:	2201      	movs	r2, #1
 80019dc:	601a      	str	r2, [r3, #0]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40012000 	.word	0x40012000
 80019f0:	20000370 	.word	0x20000370
 80019f4:	40012100 	.word	0x40012100
 80019f8:	20000374 	.word	0x20000374

080019fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a00:	b672      	cpsid	i
}
 8001a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <Error_Handler+0x8>

08001a08 <SHT2x_Init>:
	
/**
 * @brief Initializes the SHT2x temperature/humidity sensor.
 * @param hi2c User I2C handle pointer.
 */
void SHT2x_Init(I2C_HandleTypeDef *hi2c) {
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	_sht2x_ui2c = hi2c;
 8001a10:	4a04      	ldr	r2, [pc, #16]	@ (8001a24 <SHT2x_Init+0x1c>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20000378 	.word	0x20000378

08001a28 <SHT2x_SoftReset>:

/**
 *  @brief Performs a soft reset.
 */
void SHT2x_SoftReset(void){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af02      	add	r7, sp, #8
	uint8_t cmd = SHT2x_SOFT_RESET;
 8001a2e:	23fe      	movs	r3, #254	@ 0xfe
 8001a30:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8001a32:	4b07      	ldr	r3, [pc, #28]	@ (8001a50 <SHT2x_SoftReset+0x28>)
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	1dfa      	adds	r2, r7, #7
 8001a38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2180      	movs	r1, #128	@ 0x80
 8001a42:	f001 fce5 	bl	8003410 <HAL_I2C_Master_Transmit>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000378 	.word	0x20000378

08001a54 <SHT2x_ReadUserReg>:

/**
 * @brief Gets the value stored in user register.
 * @return 8-bit value stored in user register, 0 to 255.
 */
uint8_t SHT2x_ReadUserReg(void) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af02      	add	r7, sp, #8
	uint8_t val;
	uint8_t cmd = SHT2x_READ_REG;
 8001a5a:	23e7      	movs	r3, #231	@ 0xe7
 8001a5c:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <SHT2x_ReadUserReg+0x3c>)
 8001a60:	6818      	ldr	r0, [r3, #0]
 8001a62:	1dba      	adds	r2, r7, #6
 8001a64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	2180      	movs	r1, #128	@ 0x80
 8001a6e:	f001 fccf 	bl	8003410 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &val, 1, SHT2x_TIMEOUT);
 8001a72:	4b07      	ldr	r3, [pc, #28]	@ (8001a90 <SHT2x_ReadUserReg+0x3c>)
 8001a74:	6818      	ldr	r0, [r3, #0]
 8001a76:	1dfa      	adds	r2, r7, #7
 8001a78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	2180      	movs	r1, #128	@ 0x80
 8001a82:	f001 fdc3 	bl	800360c <HAL_I2C_Master_Receive>
	return val;
 8001a86:	79fb      	ldrb	r3, [r7, #7]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000378 	.word	0x20000378

08001a94 <SHT2x_SetResolution>:
 * @brief Sets the measurement resolution.
 * @param res Enum resolution.
 * @note Available resolutions: RES_14_12, RES_12_8, RES_13_10, RES_11_11.
 * @note RES_14_12 = 14-bit temperature and 12-bit RH resolution, etc.
 */
void SHT2x_SetResolution(SHT2x_Resolution res) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af02      	add	r7, sp, #8
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
	uint8_t val = SHT2x_ReadUserReg();
 8001a9e:	f7ff ffd9 	bl	8001a54 <SHT2x_ReadUserReg>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	73fb      	strb	r3, [r7, #15]
	val = (val & 0x7e) | res;
 8001aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aaa:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001aae:	b25a      	sxtb	r2, r3
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[2] = { SHT2x_WRITE_REG, val };
 8001aba:	23e6      	movs	r3, #230	@ 0xe6
 8001abc:	733b      	strb	r3, [r7, #12]
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, temp, 2, SHT2x_TIMEOUT);
 8001ac2:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <SHT2x_SetResolution+0x4c>)
 8001ac4:	6818      	ldr	r0, [r3, #0]
 8001ac6:	f107 020c 	add.w	r2, r7, #12
 8001aca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	2180      	movs	r1, #128	@ 0x80
 8001ad4:	f001 fc9c 	bl	8003410 <HAL_I2C_Master_Transmit>
}
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000378 	.word	0x20000378

08001ae4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <HAL_MspInit+0x4c>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af2:	4a0f      	ldr	r2, [pc, #60]	@ (8001b30 <HAL_MspInit+0x4c>)
 8001af4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001af8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001afa:	4b0d      	ldr	r3, [pc, #52]	@ (8001b30 <HAL_MspInit+0x4c>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	603b      	str	r3, [r7, #0]
 8001b0a:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <HAL_MspInit+0x4c>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	4a08      	ldr	r2, [pc, #32]	@ (8001b30 <HAL_MspInit+0x4c>)
 8001b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_MspInit+0x4c>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	@ 0x30
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 031c 	add.w	r3, r7, #28
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a36      	ldr	r2, [pc, #216]	@ (8001c2c <HAL_ADC_MspInit+0xf8>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d130      	bne.n	8001bb8 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	61bb      	str	r3, [r7, #24]
 8001b5a:	4b35      	ldr	r3, [pc, #212]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	4a34      	ldr	r2, [pc, #208]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b66:	4b32      	ldr	r3, [pc, #200]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b6e:	61bb      	str	r3, [r7, #24]
 8001b70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	4b2e      	ldr	r3, [pc, #184]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b82:	4b2b      	ldr	r3, [pc, #172]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b8e:	2308      	movs	r3, #8
 8001b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b92:	2303      	movs	r3, #3
 8001b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4824      	ldr	r0, [pc, #144]	@ (8001c34 <HAL_ADC_MspInit+0x100>)
 8001ba2:	f001 f93b 	bl	8002e1c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2012      	movs	r0, #18
 8001bac:	f001 f8ff 	bl	8002dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001bb0:	2012      	movs	r0, #18
 8001bb2:	f001 f918 	bl	8002de6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001bb6:	e034      	b.n	8001c22 <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001c38 <HAL_ADC_MspInit+0x104>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d12f      	bne.n	8001c22 <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	4a19      	ldr	r2, [pc, #100]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001bcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd2:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a12      	ldr	r2, [pc, #72]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <HAL_ADC_MspInit+0xfc>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c06:	f107 031c 	add.w	r3, r7, #28
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4809      	ldr	r0, [pc, #36]	@ (8001c34 <HAL_ADC_MspInit+0x100>)
 8001c0e:	f001 f905 	bl	8002e1c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2100      	movs	r1, #0
 8001c16:	2012      	movs	r0, #18
 8001c18:	f001 f8c9 	bl	8002dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c1c:	2012      	movs	r0, #18
 8001c1e:	f001 f8e2 	bl	8002de6 <HAL_NVIC_EnableIRQ>
}
 8001c22:	bf00      	nop
 8001c24:	3730      	adds	r7, #48	@ 0x30
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40012000 	.word	0x40012000
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020000 	.word	0x40020000
 8001c38:	40012100 	.word	0x40012100

08001c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08a      	sub	sp, #40	@ 0x28
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a19      	ldr	r2, [pc, #100]	@ (8001cc0 <HAL_I2C_MspInit+0x84>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d12b      	bne.n	8001cb6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c68:	f043 0302 	orr.w	r3, r3, #2
 8001c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6e:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c7a:	23c0      	movs	r3, #192	@ 0xc0
 8001c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c7e:	2312      	movs	r3, #18
 8001c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c86:	2303      	movs	r3, #3
 8001c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4619      	mov	r1, r3
 8001c94:	480c      	ldr	r0, [pc, #48]	@ (8001cc8 <HAL_I2C_MspInit+0x8c>)
 8001c96:	f001 f8c1 	bl	8002e1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca2:	4a08      	ldr	r2, [pc, #32]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001ca4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ca8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001caa:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cb6:	bf00      	nop
 8001cb8:	3728      	adds	r7, #40	@ 0x28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40005400 	.word	0x40005400
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020400 	.word	0x40020400

08001ccc <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d60 <HAL_TIM_IC_MspInit+0x94>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d134      	bne.n	8001d58 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <HAL_TIM_IC_MspInit+0x98>)
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d64 <HAL_TIM_IC_MspInit+0x98>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfe:	4b19      	ldr	r3, [pc, #100]	@ (8001d64 <HAL_TIM_IC_MspInit+0x98>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	613b      	str	r3, [r7, #16]
 8001d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <HAL_TIM_IC_MspInit+0x98>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d12:	4a14      	ldr	r2, [pc, #80]	@ (8001d64 <HAL_TIM_IC_MspInit+0x98>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1a:	4b12      	ldr	r3, [pc, #72]	@ (8001d64 <HAL_TIM_IC_MspInit+0x98>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	4619      	mov	r1, r3
 8001d42:	4809      	ldr	r0, [pc, #36]	@ (8001d68 <HAL_TIM_IC_MspInit+0x9c>)
 8001d44:	f001 f86a 	bl	8002e1c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	201b      	movs	r0, #27
 8001d4e:	f001 f82e 	bl	8002dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001d52:	201b      	movs	r0, #27
 8001d54:	f001 f847 	bl	8002de6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001d58:	bf00      	nop
 8001d5a:	3728      	adds	r7, #40	@ 0x28
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40010000 	.word	0x40010000
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40020000 	.word	0x40020000

08001d6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0e      	ldr	r2, [pc, #56]	@ (8001db4 <HAL_TIM_Base_MspInit+0x48>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d115      	bne.n	8001daa <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b0d      	ldr	r3, [pc, #52]	@ (8001db8 <HAL_TIM_Base_MspInit+0x4c>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	4a0c      	ldr	r2, [pc, #48]	@ (8001db8 <HAL_TIM_Base_MspInit+0x4c>)
 8001d88:	f043 0304 	orr.w	r3, r3, #4
 8001d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001db8 <HAL_TIM_Base_MspInit+0x4c>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	201e      	movs	r0, #30
 8001da0:	f001 f805 	bl	8002dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001da4:	201e      	movs	r0, #30
 8001da6:	f001 f81e 	bl	8002de6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001daa:	bf00      	nop
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40000800 	.word	0x40000800
 8001db8:	40023800 	.word	0x40023800

08001dbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a12      	ldr	r2, [pc, #72]	@ (8001e24 <HAL_TIM_MspPostInit+0x68>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d11e      	bne.n	8001e1c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <HAL_TIM_MspPostInit+0x6c>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de6:	4a10      	ldr	r2, [pc, #64]	@ (8001e28 <HAL_TIM_MspPostInit+0x6c>)
 8001de8:	f043 0308 	orr.w	r3, r3, #8
 8001dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dee:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <HAL_TIM_MspPostInit+0x6c>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8001dfa:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001dfe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	2302      	movs	r3, #2
 8001e02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e10:	f107 030c 	add.w	r3, r7, #12
 8001e14:	4619      	mov	r1, r3
 8001e16:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <HAL_TIM_MspPostInit+0x70>)
 8001e18:	f001 f800 	bl	8002e1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e1c:	bf00      	nop
 8001e1e:	3720      	adds	r7, #32
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40000800 	.word	0x40000800
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40020c00 	.word	0x40020c00

08001e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <NMI_Handler+0x4>

08001e38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <HardFault_Handler+0x4>

08001e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <MemManage_Handler+0x4>

08001e48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e4c:	bf00      	nop
 8001e4e:	e7fd      	b.n	8001e4c <BusFault_Handler+0x4>

08001e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <UsageFault_Handler+0x4>

08001e58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e66:	b480      	push	{r7}
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e86:	f000 fa05 	bl	8002294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e94:	4803      	ldr	r0, [pc, #12]	@ (8001ea4 <ADC_IRQHandler+0x14>)
 8001e96:	f000 fb63 	bl	8002560 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001e9a:	4803      	ldr	r0, [pc, #12]	@ (8001ea8 <ADC_IRQHandler+0x18>)
 8001e9c:	f000 fb60 	bl	8002560 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200001fc 	.word	0x200001fc
 8001ea8:	20000244 	.word	0x20000244

08001eac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001eb0:	4802      	ldr	r0, [pc, #8]	@ (8001ebc <TIM1_CC_IRQHandler+0x10>)
 8001eb2:	f003 f88f 	bl	8004fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200002e0 	.word	0x200002e0

08001ec0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ec4:	4802      	ldr	r0, [pc, #8]	@ (8001ed0 <TIM4_IRQHandler+0x10>)
 8001ec6:	f003 f885 	bl	8004fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000328 	.word	0x20000328

08001ed4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	if (htim->Channel != HAL_TIM_ACTIVE_CHANNEL_2) {
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7f1b      	ldrb	r3, [r3, #28]
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d172      	bne.n	8001fca <HAL_TIM_IC_CaptureCallback+0xf6>
		return;
	}

	if (shouldRise) {
 8001ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8001fd4 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d01a      	beq.n	8001f24 <HAL_TIM_IC_CaptureCallback+0x50>
		risingTick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001eee:	2104      	movs	r1, #4
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f003 fb85 	bl	8005600 <HAL_TIM_ReadCapturedValue>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4a37      	ldr	r2, [pc, #220]	@ (8001fd8 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001efa:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f0a:	621a      	str	r2, [r3, #32]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6a1a      	ldr	r2, [r3, #32]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f042 0220 	orr.w	r2, r2, #32
 8001f1a:	621a      	str	r2, [r3, #32]
		shouldRise = false;
 8001f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd4 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	701a      	strb	r2, [r3, #0]
		return;
 8001f22:	e053      	b.n	8001fcc <HAL_TIM_IC_CaptureCallback+0xf8>
	}

	fallingTick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001f24:	2104      	movs	r1, #4
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f003 fb6a 	bl	8005600 <HAL_TIM_ReadCapturedValue>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	4a2b      	ldr	r2, [pc, #172]	@ (8001fdc <HAL_TIM_IC_CaptureCallback+0x108>)
 8001f30:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6a1a      	ldr	r2, [r3, #32]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f40:	621a      	str	r2, [r3, #32]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6a12      	ldr	r2, [r2, #32]
 8001f4c:	621a      	str	r2, [r3, #32]
	shouldRise = true;
 8001f4e:	4b21      	ldr	r3, [pc, #132]	@ (8001fd4 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	701a      	strb	r2, [r3, #0]

	if (fallingTick >= risingTick) {
 8001f54:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <HAL_TIM_IC_CaptureCallback+0x108>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd8 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d307      	bcc.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x9c>
		soundTime = fallingTick - risingTick;
 8001f60:	4b1e      	ldr	r3, [pc, #120]	@ (8001fdc <HAL_TIM_IC_CaptureCallback+0x108>)
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd8 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe0 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e00a      	b.n	8001f86 <HAL_TIM_IC_CaptureCallback+0xb2>
	} else {
		soundTime = (htim->Instance->ARR - risingTick) + fallingTick;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f76:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	1ad2      	subs	r2, r2, r3
 8001f7c:	4b17      	ldr	r3, [pc, #92]	@ (8001fdc <HAL_TIM_IC_CaptureCallback+0x108>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a17      	ldr	r2, [pc, #92]	@ (8001fe0 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001f84:	6013      	str	r3, [r2, #0]
	}

	float distance = (soundTime * SPEED_OF_SOUND_CM_IN_MS) / 2;
 8001f86:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f92:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001fe4 <HAL_TIM_IC_CaptureCallback+0x110>
 8001f96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f9a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001f9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fa2:	edc7 7a07 	vstr	s15, [r7, #28]

	char distanceOut[16];

	sprintf(distanceOut, "d = %.2f cm", distance);
 8001fa6:	69f8      	ldr	r0, [r7, #28]
 8001fa8:	f7fe face 	bl	8000548 <__aeabi_f2d>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	f107 000c 	add.w	r0, r7, #12
 8001fb4:	490c      	ldr	r1, [pc, #48]	@ (8001fe8 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001fb6:	f004 fcbd 	bl	8006934 <siprintf>

	lcdClrScr();
 8001fba:	f7ff f8a7 	bl	800110c <lcdClrScr>

	lcdPuts(distanceOut);
 8001fbe:	f107 030c 	add.w	r3, r7, #12
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff f964 	bl	8001290 <lcdPuts>
 8001fc8:	e000      	b.n	8001fcc <HAL_TIM_IC_CaptureCallback+0xf8>
		return;
 8001fca:	bf00      	nop
}
 8001fcc:	3720      	adds	r7, #32
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20000008 	.word	0x20000008
 8001fd8:	2000037c 	.word	0x2000037c
 8001fdc:	20000380 	.word	0x20000380
 8001fe0:	20000384 	.word	0x20000384
 8001fe4:	3d0c7e28 	.word	0x3d0c7e28
 8001fe8:	08008d30 	.word	0x08008d30

08001fec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return 1;
 8001ff0:	2301      	movs	r3, #1
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <_kill>:

int _kill(int pid, int sig)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002006:	f004 fd83 	bl	8006b10 <__errno>
 800200a:	4603      	mov	r3, r0
 800200c:	2216      	movs	r2, #22
 800200e:	601a      	str	r2, [r3, #0]
  return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002014:	4618      	mov	r0, r3
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <_exit>:

void _exit (int status)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002024:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff ffe7 	bl	8001ffc <_kill>
  while (1) {}    /* Make sure we hang here */
 800202e:	bf00      	nop
 8002030:	e7fd      	b.n	800202e <_exit+0x12>

08002032 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b086      	sub	sp, #24
 8002036:	af00      	add	r7, sp, #0
 8002038:	60f8      	str	r0, [r7, #12]
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
 8002042:	e00a      	b.n	800205a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002044:	f3af 8000 	nop.w
 8002048:	4601      	mov	r1, r0
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	1c5a      	adds	r2, r3, #1
 800204e:	60ba      	str	r2, [r7, #8]
 8002050:	b2ca      	uxtb	r2, r1
 8002052:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	3301      	adds	r3, #1
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	429a      	cmp	r2, r3
 8002060:	dbf0      	blt.n	8002044 <_read+0x12>
  }

  return len;
 8002062:	687b      	ldr	r3, [r7, #4]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e009      	b.n	8002092 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	1c5a      	adds	r2, r3, #1
 8002082:	60ba      	str	r2, [r7, #8]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	3301      	adds	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	dbf1      	blt.n	800207e <_write+0x12>
  }
  return len;
 800209a:	687b      	ldr	r3, [r7, #4]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <_close>:

int _close(int file)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020cc:	605a      	str	r2, [r3, #4]
  return 0;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_isatty>:

int _isatty(int file)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e4:	2301      	movs	r3, #1
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b085      	sub	sp, #20
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002114:	4a14      	ldr	r2, [pc, #80]	@ (8002168 <_sbrk+0x5c>)
 8002116:	4b15      	ldr	r3, [pc, #84]	@ (800216c <_sbrk+0x60>)
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002120:	4b13      	ldr	r3, [pc, #76]	@ (8002170 <_sbrk+0x64>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d102      	bne.n	800212e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002128:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <_sbrk+0x64>)
 800212a:	4a12      	ldr	r2, [pc, #72]	@ (8002174 <_sbrk+0x68>)
 800212c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212e:	4b10      	ldr	r3, [pc, #64]	@ (8002170 <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	429a      	cmp	r2, r3
 800213a:	d207      	bcs.n	800214c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800213c:	f004 fce8 	bl	8006b10 <__errno>
 8002140:	4603      	mov	r3, r0
 8002142:	220c      	movs	r2, #12
 8002144:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002146:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800214a:	e009      	b.n	8002160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800214c:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <_sbrk+0x64>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002152:	4b07      	ldr	r3, [pc, #28]	@ (8002170 <_sbrk+0x64>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	4a05      	ldr	r2, [pc, #20]	@ (8002170 <_sbrk+0x64>)
 800215c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20020000 	.word	0x20020000
 800216c:	00000400 	.word	0x00000400
 8002170:	20000388 	.word	0x20000388
 8002174:	200004e0 	.word	0x200004e0

08002178 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <SystemInit+0x20>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002182:	4a05      	ldr	r2, [pc, #20]	@ (8002198 <SystemInit+0x20>)
 8002184:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002188:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800219c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021a0:	f7ff ffea 	bl	8002178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021a4:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021a6:	490d      	ldr	r1, [pc, #52]	@ (80021dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021a8:	4a0d      	ldr	r2, [pc, #52]	@ (80021e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021ac:	e002      	b.n	80021b4 <LoopCopyDataInit>

080021ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021b2:	3304      	adds	r3, #4

080021b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b8:	d3f9      	bcc.n	80021ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ba:	4a0a      	ldr	r2, [pc, #40]	@ (80021e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021bc:	4c0a      	ldr	r4, [pc, #40]	@ (80021e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021c0:	e001      	b.n	80021c6 <LoopFillZerobss>

080021c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c4:	3204      	adds	r2, #4

080021c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c8:	d3fb      	bcc.n	80021c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ca:	f004 fca7 	bl	8006b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ce:	f7ff f8e3 	bl	8001398 <main>
  bx  lr    
 80021d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021dc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021e0:	080090d8 	.word	0x080090d8
  ldr r2, =_sbss
 80021e4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021e8:	200004dc 	.word	0x200004dc

080021ec <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021ec:	e7fe      	b.n	80021ec <CAN1_RX0_IRQHandler>
	...

080021f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002230 <HAL_Init+0x40>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002230 <HAL_Init+0x40>)
 80021fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002200:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <HAL_Init+0x40>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a0a      	ldr	r2, [pc, #40]	@ (8002230 <HAL_Init+0x40>)
 8002206:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800220a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800220c:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <HAL_Init+0x40>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a07      	ldr	r2, [pc, #28]	@ (8002230 <HAL_Init+0x40>)
 8002212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002216:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002218:	2003      	movs	r0, #3
 800221a:	f000 fdbd 	bl	8002d98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800221e:	200f      	movs	r0, #15
 8002220:	f000 f808 	bl	8002234 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002224:	f7ff fc5e 	bl	8001ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40023c00 	.word	0x40023c00

08002234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <HAL_InitTick+0x54>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4b12      	ldr	r3, [pc, #72]	@ (800228c <HAL_InitTick+0x58>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	4619      	mov	r1, r3
 8002246:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800224a:	fbb3 f3f1 	udiv	r3, r3, r1
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	4618      	mov	r0, r3
 8002254:	f000 fdd5 	bl	8002e02 <HAL_SYSTICK_Config>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e00e      	b.n	8002280 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b0f      	cmp	r3, #15
 8002266:	d80a      	bhi.n	800227e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002268:	2200      	movs	r2, #0
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002270:	f000 fd9d 	bl	8002dae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002274:	4a06      	ldr	r2, [pc, #24]	@ (8002290 <HAL_InitTick+0x5c>)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	e000      	b.n	8002280 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
}
 8002280:	4618      	mov	r0, r3
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	2000000c 	.word	0x2000000c
 800228c:	20000014 	.word	0x20000014
 8002290:	20000010 	.word	0x20000010

08002294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002298:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <HAL_IncTick+0x20>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	461a      	mov	r2, r3
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_IncTick+0x24>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	4a04      	ldr	r2, [pc, #16]	@ (80022b8 <HAL_IncTick+0x24>)
 80022a6:	6013      	str	r3, [r2, #0]
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20000014 	.word	0x20000014
 80022b8:	2000038c 	.word	0x2000038c

080022bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return uwTick;
 80022c0:	4b03      	ldr	r3, [pc, #12]	@ (80022d0 <HAL_GetTick+0x14>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	2000038c 	.word	0x2000038c

080022d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022dc:	f7ff ffee 	bl	80022bc <HAL_GetTick>
 80022e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022ec:	d005      	beq.n	80022fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <HAL_Delay+0x44>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	461a      	mov	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4413      	add	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022fa:	bf00      	nop
 80022fc:	f7ff ffde 	bl	80022bc <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	429a      	cmp	r2, r3
 800230a:	d8f7      	bhi.n	80022fc <HAL_Delay+0x28>
  {
  }
}
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000014 	.word	0x20000014

0800231c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e033      	b.n	800239a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002336:	2b00      	cmp	r3, #0
 8002338:	d109      	bne.n	800234e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7ff fbfa 	bl	8001b34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	f003 0310 	and.w	r3, r3, #16
 8002356:	2b00      	cmp	r3, #0
 8002358:	d118      	bne.n	800238c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002362:	f023 0302 	bic.w	r3, r3, #2
 8002366:	f043 0202 	orr.w	r2, r3, #2
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 fb3c 	bl	80029ec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f023 0303 	bic.w	r3, r3, #3
 8002382:	f043 0201 	orr.w	r2, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	641a      	str	r2, [r3, #64]	@ 0x40
 800238a:	e001      	b.n	8002390 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_ADC_Start_IT+0x1a>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e0bd      	b.n	800253a <HAL_ADC_Start_IT+0x196>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d018      	beq.n	8002406 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0201 	orr.w	r2, r2, #1
 80023e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023e4:	4b58      	ldr	r3, [pc, #352]	@ (8002548 <HAL_ADC_Start_IT+0x1a4>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a58      	ldr	r2, [pc, #352]	@ (800254c <HAL_ADC_Start_IT+0x1a8>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	0c9a      	lsrs	r2, r3, #18
 80023f0:	4613      	mov	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4413      	add	r3, r2
 80023f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80023f8:	e002      	b.n	8002400 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	3b01      	subs	r3, #1
 80023fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f9      	bne.n	80023fa <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b01      	cmp	r3, #1
 8002412:	f040 8085 	bne.w	8002520 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800241e:	f023 0301 	bic.w	r3, r3, #1
 8002422:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002434:	2b00      	cmp	r3, #0
 8002436:	d007      	beq.n	8002448 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002440:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002454:	d106      	bne.n	8002464 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245a:	f023 0206 	bic.w	r2, r3, #6
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	645a      	str	r2, [r3, #68]	@ 0x44
 8002462:	e002      	b.n	800246a <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002472:	4b37      	ldr	r3, [pc, #220]	@ (8002550 <HAL_ADC_Start_IT+0x1ac>)
 8002474:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800247e:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800248e:	f043 0320 	orr.w	r3, r3, #32
 8002492:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 031f 	and.w	r3, r3, #31
 800249c:	2b00      	cmp	r3, #0
 800249e:	d12a      	bne.n	80024f6 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002554 <HAL_ADC_Start_IT+0x1b0>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d015      	beq.n	80024d6 <HAL_ADC_Start_IT+0x132>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a2a      	ldr	r2, [pc, #168]	@ (8002558 <HAL_ADC_Start_IT+0x1b4>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d105      	bne.n	80024c0 <HAL_ADC_Start_IT+0x11c>
 80024b4:	4b26      	ldr	r3, [pc, #152]	@ (8002550 <HAL_ADC_Start_IT+0x1ac>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00a      	beq.n	80024d6 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a25      	ldr	r2, [pc, #148]	@ (800255c <HAL_ADC_Start_IT+0x1b8>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d136      	bne.n	8002538 <HAL_ADC_Start_IT+0x194>
 80024ca:	4b21      	ldr	r3, [pc, #132]	@ (8002550 <HAL_ADC_Start_IT+0x1ac>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 0310 	and.w	r3, r3, #16
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d130      	bne.n	8002538 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d129      	bne.n	8002538 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	e020      	b.n	8002538 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a16      	ldr	r2, [pc, #88]	@ (8002554 <HAL_ADC_Start_IT+0x1b0>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d11b      	bne.n	8002538 <HAL_ADC_Start_IT+0x194>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d114      	bne.n	8002538 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800251c:	609a      	str	r2, [r3, #8]
 800251e:	e00b      	b.n	8002538 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	f043 0210 	orr.w	r2, r3, #16
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002530:	f043 0201 	orr.w	r2, r3, #1
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	2000000c 	.word	0x2000000c
 800254c:	431bde83 	.word	0x431bde83
 8002550:	40012300 	.word	0x40012300
 8002554:	40012000 	.word	0x40012000
 8002558:	40012100 	.word	0x40012100
 800255c:	40012200 	.word	0x40012200

08002560 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002568:	2300      	movs	r3, #0
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	2300      	movs	r3, #0
 800256e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	f003 0320 	and.w	r3, r3, #32
 800258e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d049      	beq.n	800262a <HAL_ADC_IRQHandler+0xca>
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d046      	beq.n	800262a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d12b      	bne.n	800261a <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d127      	bne.n	800261a <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d119      	bne.n	800261a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0220 	bic.w	r2, r2, #32
 80025f4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d105      	bne.n	800261a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002612:	f043 0201 	orr.w	r2, r3, #1
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff f9ca 	bl	80019b4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f06f 0212 	mvn.w	r2, #18
 8002628:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002638:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d057      	beq.n	80026f0 <HAL_ADC_IRQHandler+0x190>
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d054      	beq.n	80026f0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	f003 0310 	and.w	r3, r3, #16
 800264e:	2b00      	cmp	r3, #0
 8002650:	d105      	bne.n	800265e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d139      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002672:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002676:	2b00      	cmp	r3, #0
 8002678:	d006      	beq.n	8002688 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002684:	2b00      	cmp	r3, #0
 8002686:	d12b      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002692:	2b00      	cmp	r3, #0
 8002694:	d124      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d11d      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d119      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026ba:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d105      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d8:	f043 0201 	orr.w	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 fa7f 	bl	8002be4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f06f 020c 	mvn.w	r2, #12
 80026ee:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026fe:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d017      	beq.n	8002736 <HAL_ADC_IRQHandler+0x1d6>
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d014      	beq.n	8002736 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b01      	cmp	r3, #1
 8002718:	d10d      	bne.n	8002736 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f82a 	bl	8002780 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0201 	mvn.w	r2, #1
 8002734:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002744:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d015      	beq.n	8002778 <HAL_ADC_IRQHandler+0x218>
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d012      	beq.n	8002778 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002756:	f043 0202 	orr.w	r2, r3, #2
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f06f 0220 	mvn.w	r2, #32
 8002766:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f813 	bl	8002794 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f06f 0220 	mvn.w	r2, #32
 8002776:	601a      	str	r2, [r3, #0]
  }
}
 8002778:	bf00      	nop
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x1c>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e105      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x228>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b09      	cmp	r3, #9
 80027d2:	d925      	bls.n	8002820 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68d9      	ldr	r1, [r3, #12]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	461a      	mov	r2, r3
 80027e2:	4613      	mov	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	4413      	add	r3, r2
 80027e8:	3b1e      	subs	r3, #30
 80027ea:	2207      	movs	r2, #7
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43da      	mvns	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	400a      	ands	r2, r1
 80027f8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68d9      	ldr	r1, [r3, #12]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	b29b      	uxth	r3, r3
 800280a:	4618      	mov	r0, r3
 800280c:	4603      	mov	r3, r0
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	4403      	add	r3, r0
 8002812:	3b1e      	subs	r3, #30
 8002814:	409a      	lsls	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	e022      	b.n	8002866 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6919      	ldr	r1, [r3, #16]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	b29b      	uxth	r3, r3
 800282c:	461a      	mov	r2, r3
 800282e:	4613      	mov	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	2207      	movs	r2, #7
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	400a      	ands	r2, r1
 8002842:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6919      	ldr	r1, [r3, #16]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	b29b      	uxth	r3, r3
 8002854:	4618      	mov	r0, r3
 8002856:	4603      	mov	r3, r0
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	4403      	add	r3, r0
 800285c:	409a      	lsls	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b06      	cmp	r3, #6
 800286c:	d824      	bhi.n	80028b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	3b05      	subs	r3, #5
 8002880:	221f      	movs	r2, #31
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43da      	mvns	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	400a      	ands	r2, r1
 800288e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	4618      	mov	r0, r3
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	4613      	mov	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4413      	add	r3, r2
 80028a8:	3b05      	subs	r3, #5
 80028aa:	fa00 f203 	lsl.w	r2, r0, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80028b6:	e04c      	b.n	8002952 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b0c      	cmp	r3, #12
 80028be:	d824      	bhi.n	800290a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	4613      	mov	r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	4413      	add	r3, r2
 80028d0:	3b23      	subs	r3, #35	@ 0x23
 80028d2:	221f      	movs	r2, #31
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43da      	mvns	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	400a      	ands	r2, r1
 80028e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	4613      	mov	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	3b23      	subs	r3, #35	@ 0x23
 80028fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	631a      	str	r2, [r3, #48]	@ 0x30
 8002908:	e023      	b.n	8002952 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	4413      	add	r3, r2
 800291a:	3b41      	subs	r3, #65	@ 0x41
 800291c:	221f      	movs	r2, #31
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	400a      	ands	r2, r1
 800292a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	4618      	mov	r0, r3
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	3b41      	subs	r3, #65	@ 0x41
 8002946:	fa00 f203 	lsl.w	r2, r0, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002952:	4b22      	ldr	r3, [pc, #136]	@ (80029dc <HAL_ADC_ConfigChannel+0x234>)
 8002954:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a21      	ldr	r2, [pc, #132]	@ (80029e0 <HAL_ADC_ConfigChannel+0x238>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d109      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x1cc>
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b12      	cmp	r3, #18
 8002966:	d105      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a19      	ldr	r2, [pc, #100]	@ (80029e0 <HAL_ADC_ConfigChannel+0x238>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d123      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x21e>
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b10      	cmp	r3, #16
 8002984:	d003      	beq.n	800298e <HAL_ADC_ConfigChannel+0x1e6>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b11      	cmp	r3, #17
 800298c:	d11b      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2b10      	cmp	r3, #16
 80029a0:	d111      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029a2:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <HAL_ADC_ConfigChannel+0x23c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a10      	ldr	r2, [pc, #64]	@ (80029e8 <HAL_ADC_ConfigChannel+0x240>)
 80029a8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ac:	0c9a      	lsrs	r2, r3, #18
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029b8:	e002      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	3b01      	subs	r3, #1
 80029be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1f9      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	40012300 	.word	0x40012300
 80029e0:	40012000 	.word	0x40012000
 80029e4:	2000000c 	.word	0x2000000c
 80029e8:	431bde83 	.word	0x431bde83

080029ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029f4:	4b79      	ldr	r3, [pc, #484]	@ (8002bdc <ADC_Init+0x1f0>)
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6859      	ldr	r1, [r3, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	021a      	lsls	r2, r3, #8
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002a44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6859      	ldr	r1, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6899      	ldr	r1, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	4a58      	ldr	r2, [pc, #352]	@ (8002be0 <ADC_Init+0x1f4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d022      	beq.n	8002aca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6899      	ldr	r1, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ab4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6899      	ldr	r1, [r3, #8]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	609a      	str	r2, [r3, #8]
 8002ac8:	e00f      	b.n	8002aea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ad8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ae8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0202 	bic.w	r2, r2, #2
 8002af8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6899      	ldr	r1, [r3, #8]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	7e1b      	ldrb	r3, [r3, #24]
 8002b04:	005a      	lsls	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01b      	beq.n	8002b50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b26:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002b36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6859      	ldr	r1, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	3b01      	subs	r3, #1
 8002b44:	035a      	lsls	r2, r3, #13
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	e007      	b.n	8002b60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b5e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	051a      	lsls	r2, r3, #20
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6899      	ldr	r1, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ba2:	025a      	lsls	r2, r3, #9
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6899      	ldr	r1, [r3, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	029a      	lsls	r2, r3, #10
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	609a      	str	r2, [r3, #8]
}
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	40012300 	.word	0x40012300
 8002be0:	0f000001 	.word	0x0f000001

08002be4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c08:	4b0c      	ldr	r3, [pc, #48]	@ (8002c3c <__NVIC_SetPriorityGrouping+0x44>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c14:	4013      	ands	r3, r2
 8002c16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c2a:	4a04      	ldr	r2, [pc, #16]	@ (8002c3c <__NVIC_SetPriorityGrouping+0x44>)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	60d3      	str	r3, [r2, #12]
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c44:	4b04      	ldr	r3, [pc, #16]	@ (8002c58 <__NVIC_GetPriorityGrouping+0x18>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	0a1b      	lsrs	r3, r3, #8
 8002c4a:	f003 0307 	and.w	r3, r3, #7
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	db0b      	blt.n	8002c86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	f003 021f 	and.w	r2, r3, #31
 8002c74:	4907      	ldr	r1, [pc, #28]	@ (8002c94 <__NVIC_EnableIRQ+0x38>)
 8002c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7a:	095b      	lsrs	r3, r3, #5
 8002c7c:	2001      	movs	r0, #1
 8002c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	e000e100 	.word	0xe000e100

08002c98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	6039      	str	r1, [r7, #0]
 8002ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	db0a      	blt.n	8002cc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	490c      	ldr	r1, [pc, #48]	@ (8002ce4 <__NVIC_SetPriority+0x4c>)
 8002cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb6:	0112      	lsls	r2, r2, #4
 8002cb8:	b2d2      	uxtb	r2, r2
 8002cba:	440b      	add	r3, r1
 8002cbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cc0:	e00a      	b.n	8002cd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	4908      	ldr	r1, [pc, #32]	@ (8002ce8 <__NVIC_SetPriority+0x50>)
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	3b04      	subs	r3, #4
 8002cd0:	0112      	lsls	r2, r2, #4
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	440b      	add	r3, r1
 8002cd6:	761a      	strb	r2, [r3, #24]
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	e000e100 	.word	0xe000e100
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	@ 0x24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	f1c3 0307 	rsb	r3, r3, #7
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	bf28      	it	cs
 8002d0a:	2304      	movcs	r3, #4
 8002d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	3304      	adds	r3, #4
 8002d12:	2b06      	cmp	r3, #6
 8002d14:	d902      	bls.n	8002d1c <NVIC_EncodePriority+0x30>
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3b03      	subs	r3, #3
 8002d1a:	e000      	b.n	8002d1e <NVIC_EncodePriority+0x32>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43da      	mvns	r2, r3
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	401a      	ands	r2, r3
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3e:	43d9      	mvns	r1, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d44:	4313      	orrs	r3, r2
         );
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3724      	adds	r7, #36	@ 0x24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
	...

08002d54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d64:	d301      	bcc.n	8002d6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d66:	2301      	movs	r3, #1
 8002d68:	e00f      	b.n	8002d8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d94 <SysTick_Config+0x40>)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d72:	210f      	movs	r1, #15
 8002d74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d78:	f7ff ff8e 	bl	8002c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d7c:	4b05      	ldr	r3, [pc, #20]	@ (8002d94 <SysTick_Config+0x40>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d82:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <SysTick_Config+0x40>)
 8002d84:	2207      	movs	r2, #7
 8002d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	e000e010 	.word	0xe000e010

08002d98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff ff29 	bl	8002bf8 <__NVIC_SetPriorityGrouping>
}
 8002da6:	bf00      	nop
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b086      	sub	sp, #24
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	4603      	mov	r3, r0
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dc0:	f7ff ff3e 	bl	8002c40 <__NVIC_GetPriorityGrouping>
 8002dc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	68b9      	ldr	r1, [r7, #8]
 8002dca:	6978      	ldr	r0, [r7, #20]
 8002dcc:	f7ff ff8e 	bl	8002cec <NVIC_EncodePriority>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff5d 	bl	8002c98 <__NVIC_SetPriority>
}
 8002dde:	bf00      	nop
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	4603      	mov	r3, r0
 8002dee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ff31 	bl	8002c5c <__NVIC_EnableIRQ>
}
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7ff ffa2 	bl	8002d54 <SysTick_Config>
 8002e10:	4603      	mov	r3, r0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
	...

08002e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b089      	sub	sp, #36	@ 0x24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
 8002e36:	e16b      	b.n	8003110 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e38:	2201      	movs	r2, #1
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	f040 815a 	bne.w	800310a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d005      	beq.n	8002e6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d130      	bne.n	8002ed0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	2203      	movs	r2, #3
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4013      	ands	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	091b      	lsrs	r3, r3, #4
 8002eba:	f003 0201 	and.w	r2, r3, #1
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 0303 	and.w	r3, r3, #3
 8002ed8:	2b03      	cmp	r3, #3
 8002eda:	d017      	beq.n	8002f0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	2203      	movs	r2, #3
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43db      	mvns	r3, r3
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f003 0303 	and.w	r3, r3, #3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d123      	bne.n	8002f60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	08da      	lsrs	r2, r3, #3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3208      	adds	r2, #8
 8002f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	220f      	movs	r2, #15
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	08da      	lsrs	r2, r3, #3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	3208      	adds	r2, #8
 8002f5a:	69b9      	ldr	r1, [r7, #24]
 8002f5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4013      	ands	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 0203 	and.w	r2, r3, #3
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 80b4 	beq.w	800310a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	4b60      	ldr	r3, [pc, #384]	@ (8003128 <HAL_GPIO_Init+0x30c>)
 8002fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002faa:	4a5f      	ldr	r2, [pc, #380]	@ (8003128 <HAL_GPIO_Init+0x30c>)
 8002fac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fb2:	4b5d      	ldr	r3, [pc, #372]	@ (8003128 <HAL_GPIO_Init+0x30c>)
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fbe:	4a5b      	ldr	r2, [pc, #364]	@ (800312c <HAL_GPIO_Init+0x310>)
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	220f      	movs	r2, #15
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43db      	mvns	r3, r3
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a52      	ldr	r2, [pc, #328]	@ (8003130 <HAL_GPIO_Init+0x314>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d02b      	beq.n	8003042 <HAL_GPIO_Init+0x226>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a51      	ldr	r2, [pc, #324]	@ (8003134 <HAL_GPIO_Init+0x318>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d025      	beq.n	800303e <HAL_GPIO_Init+0x222>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a50      	ldr	r2, [pc, #320]	@ (8003138 <HAL_GPIO_Init+0x31c>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d01f      	beq.n	800303a <HAL_GPIO_Init+0x21e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a4f      	ldr	r2, [pc, #316]	@ (800313c <HAL_GPIO_Init+0x320>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d019      	beq.n	8003036 <HAL_GPIO_Init+0x21a>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a4e      	ldr	r2, [pc, #312]	@ (8003140 <HAL_GPIO_Init+0x324>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d013      	beq.n	8003032 <HAL_GPIO_Init+0x216>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a4d      	ldr	r2, [pc, #308]	@ (8003144 <HAL_GPIO_Init+0x328>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d00d      	beq.n	800302e <HAL_GPIO_Init+0x212>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a4c      	ldr	r2, [pc, #304]	@ (8003148 <HAL_GPIO_Init+0x32c>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d007      	beq.n	800302a <HAL_GPIO_Init+0x20e>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a4b      	ldr	r2, [pc, #300]	@ (800314c <HAL_GPIO_Init+0x330>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d101      	bne.n	8003026 <HAL_GPIO_Init+0x20a>
 8003022:	2307      	movs	r3, #7
 8003024:	e00e      	b.n	8003044 <HAL_GPIO_Init+0x228>
 8003026:	2308      	movs	r3, #8
 8003028:	e00c      	b.n	8003044 <HAL_GPIO_Init+0x228>
 800302a:	2306      	movs	r3, #6
 800302c:	e00a      	b.n	8003044 <HAL_GPIO_Init+0x228>
 800302e:	2305      	movs	r3, #5
 8003030:	e008      	b.n	8003044 <HAL_GPIO_Init+0x228>
 8003032:	2304      	movs	r3, #4
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x228>
 8003036:	2303      	movs	r3, #3
 8003038:	e004      	b.n	8003044 <HAL_GPIO_Init+0x228>
 800303a:	2302      	movs	r3, #2
 800303c:	e002      	b.n	8003044 <HAL_GPIO_Init+0x228>
 800303e:	2301      	movs	r3, #1
 8003040:	e000      	b.n	8003044 <HAL_GPIO_Init+0x228>
 8003042:	2300      	movs	r3, #0
 8003044:	69fa      	ldr	r2, [r7, #28]
 8003046:	f002 0203 	and.w	r2, r2, #3
 800304a:	0092      	lsls	r2, r2, #2
 800304c:	4093      	lsls	r3, r2
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003054:	4935      	ldr	r1, [pc, #212]	@ (800312c <HAL_GPIO_Init+0x310>)
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	3302      	adds	r3, #2
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003062:	4b3b      	ldr	r3, [pc, #236]	@ (8003150 <HAL_GPIO_Init+0x334>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	43db      	mvns	r3, r3
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	4013      	ands	r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <HAL_GPIO_Init+0x334>)
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800308c:	4b30      	ldr	r3, [pc, #192]	@ (8003150 <HAL_GPIO_Init+0x334>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030b0:	4a27      	ldr	r2, [pc, #156]	@ (8003150 <HAL_GPIO_Init+0x334>)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030b6:	4b26      	ldr	r3, [pc, #152]	@ (8003150 <HAL_GPIO_Init+0x334>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	43db      	mvns	r3, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4013      	ands	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030da:	4a1d      	ldr	r2, [pc, #116]	@ (8003150 <HAL_GPIO_Init+0x334>)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003150 <HAL_GPIO_Init+0x334>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4013      	ands	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003104:	4a12      	ldr	r2, [pc, #72]	@ (8003150 <HAL_GPIO_Init+0x334>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	3301      	adds	r3, #1
 800310e:	61fb      	str	r3, [r7, #28]
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	2b0f      	cmp	r3, #15
 8003114:	f67f ae90 	bls.w	8002e38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	3724      	adds	r7, #36	@ 0x24
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40023800 	.word	0x40023800
 800312c:	40013800 	.word	0x40013800
 8003130:	40020000 	.word	0x40020000
 8003134:	40020400 	.word	0x40020400
 8003138:	40020800 	.word	0x40020800
 800313c:	40020c00 	.word	0x40020c00
 8003140:	40021000 	.word	0x40021000
 8003144:	40021400 	.word	0x40021400
 8003148:	40021800 	.word	0x40021800
 800314c:	40021c00 	.word	0x40021c00
 8003150:	40013c00 	.word	0x40013c00

08003154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	807b      	strh	r3, [r7, #2]
 8003160:	4613      	mov	r3, r2
 8003162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003164:	787b      	ldrb	r3, [r7, #1]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800316a:	887a      	ldrh	r2, [r7, #2]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003170:	e003      	b.n	800317a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003172:	887b      	ldrh	r3, [r7, #2]
 8003174:	041a      	lsls	r2, r3, #16
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	619a      	str	r2, [r3, #24]
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e12b      	b.n	80033f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fe fd44 	bl	8001c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2224      	movs	r2, #36	@ 0x24
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0201 	bic.w	r2, r2, #1
 80031ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031ec:	f001 fbf6 	bl	80049dc <HAL_RCC_GetPCLK1Freq>
 80031f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	4a81      	ldr	r2, [pc, #516]	@ (80033fc <HAL_I2C_Init+0x274>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d807      	bhi.n	800320c <HAL_I2C_Init+0x84>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4a80      	ldr	r2, [pc, #512]	@ (8003400 <HAL_I2C_Init+0x278>)
 8003200:	4293      	cmp	r3, r2
 8003202:	bf94      	ite	ls
 8003204:	2301      	movls	r3, #1
 8003206:	2300      	movhi	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	e006      	b.n	800321a <HAL_I2C_Init+0x92>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4a7d      	ldr	r2, [pc, #500]	@ (8003404 <HAL_I2C_Init+0x27c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	bf94      	ite	ls
 8003214:	2301      	movls	r3, #1
 8003216:	2300      	movhi	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e0e7      	b.n	80033f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4a78      	ldr	r2, [pc, #480]	@ (8003408 <HAL_I2C_Init+0x280>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	0c9b      	lsrs	r3, r3, #18
 800322c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	430a      	orrs	r2, r1
 8003240:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4a6a      	ldr	r2, [pc, #424]	@ (80033fc <HAL_I2C_Init+0x274>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d802      	bhi.n	800325c <HAL_I2C_Init+0xd4>
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	3301      	adds	r3, #1
 800325a:	e009      	b.n	8003270 <HAL_I2C_Init+0xe8>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003262:	fb02 f303 	mul.w	r3, r2, r3
 8003266:	4a69      	ldr	r2, [pc, #420]	@ (800340c <HAL_I2C_Init+0x284>)
 8003268:	fba2 2303 	umull	r2, r3, r2, r3
 800326c:	099b      	lsrs	r3, r3, #6
 800326e:	3301      	adds	r3, #1
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6812      	ldr	r2, [r2, #0]
 8003274:	430b      	orrs	r3, r1
 8003276:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003282:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	495c      	ldr	r1, [pc, #368]	@ (80033fc <HAL_I2C_Init+0x274>)
 800328c:	428b      	cmp	r3, r1
 800328e:	d819      	bhi.n	80032c4 <HAL_I2C_Init+0x13c>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	1e59      	subs	r1, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	fbb1 f3f3 	udiv	r3, r1, r3
 800329e:	1c59      	adds	r1, r3, #1
 80032a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032a4:	400b      	ands	r3, r1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00a      	beq.n	80032c0 <HAL_I2C_Init+0x138>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	1e59      	subs	r1, r3, #1
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b8:	3301      	adds	r3, #1
 80032ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032be:	e051      	b.n	8003364 <HAL_I2C_Init+0x1dc>
 80032c0:	2304      	movs	r3, #4
 80032c2:	e04f      	b.n	8003364 <HAL_I2C_Init+0x1dc>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d111      	bne.n	80032f0 <HAL_I2C_Init+0x168>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1e58      	subs	r0, r3, #1
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6859      	ldr	r1, [r3, #4]
 80032d4:	460b      	mov	r3, r1
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	440b      	add	r3, r1
 80032da:	fbb0 f3f3 	udiv	r3, r0, r3
 80032de:	3301      	adds	r3, #1
 80032e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf0c      	ite	eq
 80032e8:	2301      	moveq	r3, #1
 80032ea:	2300      	movne	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	e012      	b.n	8003316 <HAL_I2C_Init+0x18e>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	1e58      	subs	r0, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6859      	ldr	r1, [r3, #4]
 80032f8:	460b      	mov	r3, r1
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	0099      	lsls	r1, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	fbb0 f3f3 	udiv	r3, r0, r3
 8003306:	3301      	adds	r3, #1
 8003308:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800330c:	2b00      	cmp	r3, #0
 800330e:	bf0c      	ite	eq
 8003310:	2301      	moveq	r3, #1
 8003312:	2300      	movne	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HAL_I2C_Init+0x196>
 800331a:	2301      	movs	r3, #1
 800331c:	e022      	b.n	8003364 <HAL_I2C_Init+0x1dc>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10e      	bne.n	8003344 <HAL_I2C_Init+0x1bc>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	1e58      	subs	r0, r3, #1
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6859      	ldr	r1, [r3, #4]
 800332e:	460b      	mov	r3, r1
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	440b      	add	r3, r1
 8003334:	fbb0 f3f3 	udiv	r3, r0, r3
 8003338:	3301      	adds	r3, #1
 800333a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003342:	e00f      	b.n	8003364 <HAL_I2C_Init+0x1dc>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	1e58      	subs	r0, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6859      	ldr	r1, [r3, #4]
 800334c:	460b      	mov	r3, r1
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	440b      	add	r3, r1
 8003352:	0099      	lsls	r1, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	fbb0 f3f3 	udiv	r3, r0, r3
 800335a:	3301      	adds	r3, #1
 800335c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003360:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	6809      	ldr	r1, [r1, #0]
 8003368:	4313      	orrs	r3, r2
 800336a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69da      	ldr	r2, [r3, #28]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003392:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6911      	ldr	r1, [r2, #16]
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	68d2      	ldr	r2, [r2, #12]
 800339e:	4311      	orrs	r1, r2
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	430b      	orrs	r3, r1
 80033a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2220      	movs	r2, #32
 80033de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	000186a0 	.word	0x000186a0
 8003400:	001e847f 	.word	0x001e847f
 8003404:	003d08ff 	.word	0x003d08ff
 8003408:	431bde83 	.word	0x431bde83
 800340c:	10624dd3 	.word	0x10624dd3

08003410 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af02      	add	r7, sp, #8
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	607a      	str	r2, [r7, #4]
 800341a:	461a      	mov	r2, r3
 800341c:	460b      	mov	r3, r1
 800341e:	817b      	strh	r3, [r7, #10]
 8003420:	4613      	mov	r3, r2
 8003422:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003424:	f7fe ff4a 	bl	80022bc <HAL_GetTick>
 8003428:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b20      	cmp	r3, #32
 8003434:	f040 80e0 	bne.w	80035f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	2319      	movs	r3, #25
 800343e:	2201      	movs	r2, #1
 8003440:	4970      	ldr	r1, [pc, #448]	@ (8003604 <HAL_I2C_Master_Transmit+0x1f4>)
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f000 fc64 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800344e:	2302      	movs	r3, #2
 8003450:	e0d3      	b.n	80035fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003458:	2b01      	cmp	r3, #1
 800345a:	d101      	bne.n	8003460 <HAL_I2C_Master_Transmit+0x50>
 800345c:	2302      	movs	r3, #2
 800345e:	e0cc      	b.n	80035fa <HAL_I2C_Master_Transmit+0x1ea>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b01      	cmp	r3, #1
 8003474:	d007      	beq.n	8003486 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003494:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2221      	movs	r2, #33	@ 0x21
 800349a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2210      	movs	r2, #16
 80034a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	893a      	ldrh	r2, [r7, #8]
 80034b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034bc:	b29a      	uxth	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	4a50      	ldr	r2, [pc, #320]	@ (8003608 <HAL_I2C_Master_Transmit+0x1f8>)
 80034c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034c8:	8979      	ldrh	r1, [r7, #10]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	6a3a      	ldr	r2, [r7, #32]
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 face 	bl	8003a70 <I2C_MasterRequestWrite>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e08d      	b.n	80035fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034f4:	e066      	b.n	80035c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	6a39      	ldr	r1, [r7, #32]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fd22 	bl	8003f44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00d      	beq.n	8003522 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	2b04      	cmp	r3, #4
 800350c:	d107      	bne.n	800351e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800351c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e06b      	b.n	80035fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003526:	781a      	ldrb	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800353c:	b29b      	uxth	r3, r3
 800353e:	3b01      	subs	r3, #1
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800354a:	3b01      	subs	r3, #1
 800354c:	b29a      	uxth	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b04      	cmp	r3, #4
 800355e:	d11b      	bne.n	8003598 <HAL_I2C_Master_Transmit+0x188>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003564:	2b00      	cmp	r3, #0
 8003566:	d017      	beq.n	8003598 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356c:	781a      	ldrb	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	6a39      	ldr	r1, [r7, #32]
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f000 fd19 	bl	8003fd4 <I2C_WaitOnBTFFlagUntilTimeout>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00d      	beq.n	80035c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ac:	2b04      	cmp	r3, #4
 80035ae:	d107      	bne.n	80035c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e01a      	b.n	80035fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d194      	bne.n	80034f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	e000      	b.n	80035fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035f8:	2302      	movs	r3, #2
  }
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	00100002 	.word	0x00100002
 8003608:	ffff0000 	.word	0xffff0000

0800360c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08c      	sub	sp, #48	@ 0x30
 8003610:	af02      	add	r7, sp, #8
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	607a      	str	r2, [r7, #4]
 8003616:	461a      	mov	r2, r3
 8003618:	460b      	mov	r3, r1
 800361a:	817b      	strh	r3, [r7, #10]
 800361c:	4613      	mov	r3, r2
 800361e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003620:	f7fe fe4c 	bl	80022bc <HAL_GetTick>
 8003624:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b20      	cmp	r3, #32
 8003630:	f040 8217 	bne.w	8003a62 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	2319      	movs	r3, #25
 800363a:	2201      	movs	r2, #1
 800363c:	497c      	ldr	r1, [pc, #496]	@ (8003830 <HAL_I2C_Master_Receive+0x224>)
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fb66 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800364a:	2302      	movs	r3, #2
 800364c:	e20a      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003654:	2b01      	cmp	r3, #1
 8003656:	d101      	bne.n	800365c <HAL_I2C_Master_Receive+0x50>
 8003658:	2302      	movs	r3, #2
 800365a:	e203      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b01      	cmp	r3, #1
 8003670:	d007      	beq.n	8003682 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0201 	orr.w	r2, r2, #1
 8003680:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003690:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2222      	movs	r2, #34	@ 0x22
 8003696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2210      	movs	r2, #16
 800369e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	893a      	ldrh	r2, [r7, #8]
 80036b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4a5c      	ldr	r2, [pc, #368]	@ (8003834 <HAL_I2C_Master_Receive+0x228>)
 80036c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80036c4:	8979      	ldrh	r1, [r7, #10]
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f000 fa52 	bl	8003b74 <I2C_MasterRequestRead>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e1c4      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d113      	bne.n	800370a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e2:	2300      	movs	r3, #0
 80036e4:	623b      	str	r3, [r7, #32]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	623b      	str	r3, [r7, #32]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	623b      	str	r3, [r7, #32]
 80036f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	e198      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370e:	2b01      	cmp	r3, #1
 8003710:	d11b      	bne.n	800374a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003720:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	61fb      	str	r3, [r7, #28]
 8003736:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	e178      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800374e:	2b02      	cmp	r3, #2
 8003750:	d11b      	bne.n	800378a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003760:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003770:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003772:	2300      	movs	r3, #0
 8003774:	61bb      	str	r3, [r7, #24]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	61bb      	str	r3, [r7, #24]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	61bb      	str	r3, [r7, #24]
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	e158      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003798:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	617b      	str	r3, [r7, #20]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	617b      	str	r3, [r7, #20]
 80037ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80037b0:	e144      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b6:	2b03      	cmp	r3, #3
 80037b8:	f200 80f1 	bhi.w	800399e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d123      	bne.n	800380c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 fc4b 	bl	8004064 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e145      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	691a      	ldr	r2, [r3, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f4:	3b01      	subs	r3, #1
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800380a:	e117      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003810:	2b02      	cmp	r3, #2
 8003812:	d14e      	bne.n	80038b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381a:	2200      	movs	r2, #0
 800381c:	4906      	ldr	r1, [pc, #24]	@ (8003838 <HAL_I2C_Master_Receive+0x22c>)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fa76 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d008      	beq.n	800383c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e11a      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
 800382e:	bf00      	nop
 8003830:	00100002 	.word	0x00100002
 8003834:	ffff0000 	.word	0xffff0000
 8003838:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800384a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	691a      	ldr	r2, [r3, #16]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	1c5a      	adds	r2, r3, #1
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389a:	3b01      	subs	r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038b0:	e0c4      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b8:	2200      	movs	r2, #0
 80038ba:	496c      	ldr	r1, [pc, #432]	@ (8003a6c <HAL_I2C_Master_Receive+0x460>)
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 fa27 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0cb      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	b2d2      	uxtb	r2, r2
 80038e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003914:	2200      	movs	r2, #0
 8003916:	4955      	ldr	r1, [pc, #340]	@ (8003a6c <HAL_I2C_Master_Receive+0x460>)
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f9f9 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e09d      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003936:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	691a      	ldr	r2, [r3, #16]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003960:	b29b      	uxth	r3, r3
 8003962:	3b01      	subs	r3, #1
 8003964:	b29a      	uxth	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	691a      	ldr	r2, [r3, #16]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003974:	b2d2      	uxtb	r2, r2
 8003976:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	1c5a      	adds	r2, r3, #1
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003986:	3b01      	subs	r3, #1
 8003988:	b29a      	uxth	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003992:	b29b      	uxth	r3, r3
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800399c:	e04e      	b.n	8003a3c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800399e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 fb5e 	bl	8004064 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e058      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f003 0304 	and.w	r3, r3, #4
 80039ee:	2b04      	cmp	r3, #4
 80039f0:	d124      	bne.n	8003a3c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f6:	2b03      	cmp	r3, #3
 80039f8:	d107      	bne.n	8003a0a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a08:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f47f aeb6 	bne.w	80037b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2220      	movs	r2, #32
 8003a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	e000      	b.n	8003a64 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003a62:	2302      	movs	r3, #2
  }
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3728      	adds	r7, #40	@ 0x28
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	00010004 	.word	0x00010004

08003a70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d006      	beq.n	8003a9a <I2C_MasterRequestWrite+0x2a>
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d003      	beq.n	8003a9a <I2C_MasterRequestWrite+0x2a>
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a98:	d108      	bne.n	8003aac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e00b      	b.n	8003ac4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab0:	2b12      	cmp	r3, #18
 8003ab2:	d107      	bne.n	8003ac4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ac2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 f91d 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00d      	beq.n	8003af8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aea:	d103      	bne.n	8003af4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003af2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e035      	b.n	8003b64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b00:	d108      	bne.n	8003b14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b02:	897b      	ldrh	r3, [r7, #10]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	461a      	mov	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b10:	611a      	str	r2, [r3, #16]
 8003b12:	e01b      	b.n	8003b4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b14:	897b      	ldrh	r3, [r7, #10]
 8003b16:	11db      	asrs	r3, r3, #7
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	f003 0306 	and.w	r3, r3, #6
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	f063 030f 	orn	r3, r3, #15
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	490e      	ldr	r1, [pc, #56]	@ (8003b6c <I2C_MasterRequestWrite+0xfc>)
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 f966 	bl	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e010      	b.n	8003b64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b42:	897b      	ldrh	r3, [r7, #10]
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	4907      	ldr	r1, [pc, #28]	@ (8003b70 <I2C_MasterRequestWrite+0x100>)
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 f956 	bl	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	00010008 	.word	0x00010008
 8003b70:	00010002 	.word	0x00010002

08003b74 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	460b      	mov	r3, r1
 8003b82:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b98:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d006      	beq.n	8003bae <I2C_MasterRequestRead+0x3a>
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d003      	beq.n	8003bae <I2C_MasterRequestRead+0x3a>
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bac:	d108      	bne.n	8003bc0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	e00b      	b.n	8003bd8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc4:	2b11      	cmp	r3, #17
 8003bc6:	d107      	bne.n	8003bd8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 f893 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00d      	beq.n	8003c0c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bfe:	d103      	bne.n	8003c08 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e079      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c14:	d108      	bne.n	8003c28 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c16:	897b      	ldrh	r3, [r7, #10]
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	b2da      	uxtb	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	611a      	str	r2, [r3, #16]
 8003c26:	e05f      	b.n	8003ce8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c28:	897b      	ldrh	r3, [r7, #10]
 8003c2a:	11db      	asrs	r3, r3, #7
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	f003 0306 	and.w	r3, r3, #6
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f063 030f 	orn	r3, r3, #15
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4930      	ldr	r1, [pc, #192]	@ (8003d08 <I2C_MasterRequestRead+0x194>)
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f000 f8dc 	bl	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e054      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c56:	897b      	ldrh	r3, [r7, #10]
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	4929      	ldr	r1, [pc, #164]	@ (8003d0c <I2C_MasterRequestRead+0x198>)
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 f8cc 	bl	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e044      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	613b      	str	r3, [r7, #16]
 8003c8a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c9a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 f831 	bl	8003d10 <I2C_WaitOnFlagUntilTimeout>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00d      	beq.n	8003cd0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc2:	d103      	bne.n	8003ccc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cca:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e017      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003cd0:	897b      	ldrh	r3, [r7, #10]
 8003cd2:	11db      	asrs	r3, r3, #7
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	f003 0306 	and.w	r3, r3, #6
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f063 030e 	orn	r3, r3, #14
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4907      	ldr	r1, [pc, #28]	@ (8003d0c <I2C_MasterRequestRead+0x198>)
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 f888 	bl	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e000      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	00010008 	.word	0x00010008
 8003d0c:	00010002 	.word	0x00010002

08003d10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	603b      	str	r3, [r7, #0]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d20:	e048      	b.n	8003db4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d28:	d044      	beq.n	8003db4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d2a:	f7fe fac7 	bl	80022bc <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d302      	bcc.n	8003d40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d139      	bne.n	8003db4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	0c1b      	lsrs	r3, r3, #16
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d10d      	bne.n	8003d66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	43da      	mvns	r2, r3
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	4013      	ands	r3, r2
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	bf0c      	ite	eq
 8003d5c:	2301      	moveq	r3, #1
 8003d5e:	2300      	movne	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	461a      	mov	r2, r3
 8003d64:	e00c      	b.n	8003d80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	43da      	mvns	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	4013      	ands	r3, r2
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	bf0c      	ite	eq
 8003d78:	2301      	moveq	r3, #1
 8003d7a:	2300      	movne	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	461a      	mov	r2, r3
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d116      	bne.n	8003db4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	f043 0220 	orr.w	r2, r3, #32
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e023      	b.n	8003dfc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	0c1b      	lsrs	r3, r3, #16
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d10d      	bne.n	8003dda <I2C_WaitOnFlagUntilTimeout+0xca>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	43da      	mvns	r2, r3
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bf0c      	ite	eq
 8003dd0:	2301      	moveq	r3, #1
 8003dd2:	2300      	movne	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	e00c      	b.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	43da      	mvns	r2, r3
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	4013      	ands	r3, r2
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	bf0c      	ite	eq
 8003dec:	2301      	moveq	r3, #1
 8003dee:	2300      	movne	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	461a      	mov	r2, r3
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d093      	beq.n	8003d22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	607a      	str	r2, [r7, #4]
 8003e10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e12:	e071      	b.n	8003ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e22:	d123      	bne.n	8003e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e58:	f043 0204 	orr.w	r2, r3, #4
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e067      	b.n	8003f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e72:	d041      	beq.n	8003ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e74:	f7fe fa22 	bl	80022bc <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d302      	bcc.n	8003e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d136      	bne.n	8003ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	0c1b      	lsrs	r3, r3, #16
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d10c      	bne.n	8003eae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	43da      	mvns	r2, r3
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	bf14      	ite	ne
 8003ea6:	2301      	movne	r3, #1
 8003ea8:	2300      	moveq	r3, #0
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	e00b      	b.n	8003ec6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	43da      	mvns	r2, r3
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	bf14      	ite	ne
 8003ec0:	2301      	movne	r3, #1
 8003ec2:	2300      	moveq	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	f043 0220 	orr.w	r2, r3, #32
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e021      	b.n	8003f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	0c1b      	lsrs	r3, r3, #16
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d10c      	bne.n	8003f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	43da      	mvns	r2, r3
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	bf14      	ite	ne
 8003f14:	2301      	movne	r3, #1
 8003f16:	2300      	moveq	r3, #0
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	e00b      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	43da      	mvns	r2, r3
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	4013      	ands	r3, r2
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	bf14      	ite	ne
 8003f2e:	2301      	movne	r3, #1
 8003f30:	2300      	moveq	r3, #0
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f47f af6d 	bne.w	8003e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f50:	e034      	b.n	8003fbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 f8e3 	bl	800411e <I2C_IsAcknowledgeFailed>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e034      	b.n	8003fcc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f68:	d028      	beq.n	8003fbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f6a:	f7fe f9a7 	bl	80022bc <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d302      	bcc.n	8003f80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d11d      	bne.n	8003fbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f8a:	2b80      	cmp	r3, #128	@ 0x80
 8003f8c:	d016      	beq.n	8003fbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	f043 0220 	orr.w	r2, r3, #32
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e007      	b.n	8003fcc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc6:	2b80      	cmp	r3, #128	@ 0x80
 8003fc8:	d1c3      	bne.n	8003f52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fe0:	e034      	b.n	800404c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 f89b 	bl	800411e <I2C_IsAcknowledgeFailed>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e034      	b.n	800405c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ff8:	d028      	beq.n	800404c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ffa:	f7fe f95f 	bl	80022bc <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	429a      	cmp	r2, r3
 8004008:	d302      	bcc.n	8004010 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d11d      	bne.n	800404c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	f003 0304 	and.w	r3, r3, #4
 800401a:	2b04      	cmp	r3, #4
 800401c:	d016      	beq.n	800404c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004038:	f043 0220 	orr.w	r2, r3, #32
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e007      	b.n	800405c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	f003 0304 	and.w	r3, r3, #4
 8004056:	2b04      	cmp	r3, #4
 8004058:	d1c3      	bne.n	8003fe2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004070:	e049      	b.n	8004106 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	f003 0310 	and.w	r3, r3, #16
 800407c:	2b10      	cmp	r3, #16
 800407e:	d119      	bne.n	80040b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f06f 0210 	mvn.w	r2, #16
 8004088:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e030      	b.n	8004116 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b4:	f7fe f902 	bl	80022bc <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d302      	bcc.n	80040ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d11d      	bne.n	8004106 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d4:	2b40      	cmp	r3, #64	@ 0x40
 80040d6:	d016      	beq.n	8004106 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	f043 0220 	orr.w	r2, r3, #32
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e007      	b.n	8004116 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004110:	2b40      	cmp	r3, #64	@ 0x40
 8004112:	d1ae      	bne.n	8004072 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800411e:	b480      	push	{r7}
 8004120:	b083      	sub	sp, #12
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004134:	d11b      	bne.n	800416e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800413e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2220      	movs	r2, #32
 800414a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	f043 0204 	orr.w	r2, r3, #4
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e267      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d075      	beq.n	8004286 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800419a:	4b88      	ldr	r3, [pc, #544]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 030c 	and.w	r3, r3, #12
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d00c      	beq.n	80041c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041a6:	4b85      	ldr	r3, [pc, #532]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d112      	bne.n	80041d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041b2:	4b82      	ldr	r3, [pc, #520]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041be:	d10b      	bne.n	80041d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c0:	4b7e      	ldr	r3, [pc, #504]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d05b      	beq.n	8004284 <HAL_RCC_OscConfig+0x108>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d157      	bne.n	8004284 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e242      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e0:	d106      	bne.n	80041f0 <HAL_RCC_OscConfig+0x74>
 80041e2:	4b76      	ldr	r3, [pc, #472]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a75      	ldr	r2, [pc, #468]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80041e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041ec:	6013      	str	r3, [r2, #0]
 80041ee:	e01d      	b.n	800422c <HAL_RCC_OscConfig+0xb0>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041f8:	d10c      	bne.n	8004214 <HAL_RCC_OscConfig+0x98>
 80041fa:	4b70      	ldr	r3, [pc, #448]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a6f      	ldr	r2, [pc, #444]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004200:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	4b6d      	ldr	r3, [pc, #436]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a6c      	ldr	r2, [pc, #432]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	e00b      	b.n	800422c <HAL_RCC_OscConfig+0xb0>
 8004214:	4b69      	ldr	r3, [pc, #420]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a68      	ldr	r2, [pc, #416]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 800421a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	4b66      	ldr	r3, [pc, #408]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a65      	ldr	r2, [pc, #404]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004226:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800422a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d013      	beq.n	800425c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004234:	f7fe f842 	bl	80022bc <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800423c:	f7fe f83e 	bl	80022bc <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b64      	cmp	r3, #100	@ 0x64
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e207      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800424e:	4b5b      	ldr	r3, [pc, #364]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0f0      	beq.n	800423c <HAL_RCC_OscConfig+0xc0>
 800425a:	e014      	b.n	8004286 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fe f82e 	bl	80022bc <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004264:	f7fe f82a 	bl	80022bc <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b64      	cmp	r3, #100	@ 0x64
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e1f3      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004276:	4b51      	ldr	r3, [pc, #324]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0xe8>
 8004282:	e000      	b.n	8004286 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004284:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d063      	beq.n	800435a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004292:	4b4a      	ldr	r3, [pc, #296]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 030c 	and.w	r3, r3, #12
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00b      	beq.n	80042b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800429e:	4b47      	ldr	r3, [pc, #284]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d11c      	bne.n	80042e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042aa:	4b44      	ldr	r3, [pc, #272]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d116      	bne.n	80042e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042b6:	4b41      	ldr	r3, [pc, #260]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_RCC_OscConfig+0x152>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d001      	beq.n	80042ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e1c7      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ce:	4b3b      	ldr	r3, [pc, #236]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	00db      	lsls	r3, r3, #3
 80042dc:	4937      	ldr	r1, [pc, #220]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042e2:	e03a      	b.n	800435a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d020      	beq.n	800432e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042ec:	4b34      	ldr	r3, [pc, #208]	@ (80043c0 <HAL_RCC_OscConfig+0x244>)
 80042ee:	2201      	movs	r2, #1
 80042f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f2:	f7fd ffe3 	bl	80022bc <HAL_GetTick>
 80042f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f8:	e008      	b.n	800430c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042fa:	f7fd ffdf 	bl	80022bc <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d901      	bls.n	800430c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e1a8      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800430c:	4b2b      	ldr	r3, [pc, #172]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0f0      	beq.n	80042fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004318:	4b28      	ldr	r3, [pc, #160]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4925      	ldr	r1, [pc, #148]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004328:	4313      	orrs	r3, r2
 800432a:	600b      	str	r3, [r1, #0]
 800432c:	e015      	b.n	800435a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800432e:	4b24      	ldr	r3, [pc, #144]	@ (80043c0 <HAL_RCC_OscConfig+0x244>)
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004334:	f7fd ffc2 	bl	80022bc <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800433c:	f7fd ffbe 	bl	80022bc <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e187      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800434e:	4b1b      	ldr	r3, [pc, #108]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1f0      	bne.n	800433c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d036      	beq.n	80043d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d016      	beq.n	800439c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800436e:	4b15      	ldr	r3, [pc, #84]	@ (80043c4 <HAL_RCC_OscConfig+0x248>)
 8004370:	2201      	movs	r2, #1
 8004372:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004374:	f7fd ffa2 	bl	80022bc <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800437c:	f7fd ff9e 	bl	80022bc <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e167      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800438e:	4b0b      	ldr	r3, [pc, #44]	@ (80043bc <HAL_RCC_OscConfig+0x240>)
 8004390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0f0      	beq.n	800437c <HAL_RCC_OscConfig+0x200>
 800439a:	e01b      	b.n	80043d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800439c:	4b09      	ldr	r3, [pc, #36]	@ (80043c4 <HAL_RCC_OscConfig+0x248>)
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043a2:	f7fd ff8b 	bl	80022bc <HAL_GetTick>
 80043a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043a8:	e00e      	b.n	80043c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043aa:	f7fd ff87 	bl	80022bc <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d907      	bls.n	80043c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e150      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
 80043bc:	40023800 	.word	0x40023800
 80043c0:	42470000 	.word	0x42470000
 80043c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c8:	4b88      	ldr	r3, [pc, #544]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80043ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1ea      	bne.n	80043aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0304 	and.w	r3, r3, #4
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 8097 	beq.w	8004510 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043e2:	2300      	movs	r3, #0
 80043e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043e6:	4b81      	ldr	r3, [pc, #516]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10f      	bne.n	8004412 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043f2:	2300      	movs	r3, #0
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	4b7d      	ldr	r3, [pc, #500]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	4a7c      	ldr	r2, [pc, #496]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80043fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004400:	6413      	str	r3, [r2, #64]	@ 0x40
 8004402:	4b7a      	ldr	r3, [pc, #488]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800440a:	60bb      	str	r3, [r7, #8]
 800440c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800440e:	2301      	movs	r3, #1
 8004410:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004412:	4b77      	ldr	r3, [pc, #476]	@ (80045f0 <HAL_RCC_OscConfig+0x474>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800441a:	2b00      	cmp	r3, #0
 800441c:	d118      	bne.n	8004450 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800441e:	4b74      	ldr	r3, [pc, #464]	@ (80045f0 <HAL_RCC_OscConfig+0x474>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a73      	ldr	r2, [pc, #460]	@ (80045f0 <HAL_RCC_OscConfig+0x474>)
 8004424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800442a:	f7fd ff47 	bl	80022bc <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004432:	f7fd ff43 	bl	80022bc <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e10c      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004444:	4b6a      	ldr	r3, [pc, #424]	@ (80045f0 <HAL_RCC_OscConfig+0x474>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d106      	bne.n	8004466 <HAL_RCC_OscConfig+0x2ea>
 8004458:	4b64      	ldr	r3, [pc, #400]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800445a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800445c:	4a63      	ldr	r2, [pc, #396]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800445e:	f043 0301 	orr.w	r3, r3, #1
 8004462:	6713      	str	r3, [r2, #112]	@ 0x70
 8004464:	e01c      	b.n	80044a0 <HAL_RCC_OscConfig+0x324>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2b05      	cmp	r3, #5
 800446c:	d10c      	bne.n	8004488 <HAL_RCC_OscConfig+0x30c>
 800446e:	4b5f      	ldr	r3, [pc, #380]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004472:	4a5e      	ldr	r2, [pc, #376]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004474:	f043 0304 	orr.w	r3, r3, #4
 8004478:	6713      	str	r3, [r2, #112]	@ 0x70
 800447a:	4b5c      	ldr	r3, [pc, #368]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800447c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447e:	4a5b      	ldr	r2, [pc, #364]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	6713      	str	r3, [r2, #112]	@ 0x70
 8004486:	e00b      	b.n	80044a0 <HAL_RCC_OscConfig+0x324>
 8004488:	4b58      	ldr	r3, [pc, #352]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800448a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448c:	4a57      	ldr	r2, [pc, #348]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800448e:	f023 0301 	bic.w	r3, r3, #1
 8004492:	6713      	str	r3, [r2, #112]	@ 0x70
 8004494:	4b55      	ldr	r3, [pc, #340]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004496:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004498:	4a54      	ldr	r2, [pc, #336]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800449a:	f023 0304 	bic.w	r3, r3, #4
 800449e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d015      	beq.n	80044d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a8:	f7fd ff08 	bl	80022bc <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ae:	e00a      	b.n	80044c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b0:	f7fd ff04 	bl	80022bc <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044be:	4293      	cmp	r3, r2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e0cb      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044c6:	4b49      	ldr	r3, [pc, #292]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80044c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0ee      	beq.n	80044b0 <HAL_RCC_OscConfig+0x334>
 80044d2:	e014      	b.n	80044fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044d4:	f7fd fef2 	bl	80022bc <HAL_GetTick>
 80044d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044da:	e00a      	b.n	80044f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044dc:	f7fd feee 	bl	80022bc <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e0b5      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044f2:	4b3e      	ldr	r3, [pc, #248]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80044f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1ee      	bne.n	80044dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044fe:	7dfb      	ldrb	r3, [r7, #23]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d105      	bne.n	8004510 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004504:	4b39      	ldr	r3, [pc, #228]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004508:	4a38      	ldr	r2, [pc, #224]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800450a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800450e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 80a1 	beq.w	800465c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800451a:	4b34      	ldr	r3, [pc, #208]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 030c 	and.w	r3, r3, #12
 8004522:	2b08      	cmp	r3, #8
 8004524:	d05c      	beq.n	80045e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b02      	cmp	r3, #2
 800452c:	d141      	bne.n	80045b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800452e:	4b31      	ldr	r3, [pc, #196]	@ (80045f4 <HAL_RCC_OscConfig+0x478>)
 8004530:	2200      	movs	r2, #0
 8004532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004534:	f7fd fec2 	bl	80022bc <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800453c:	f7fd febe 	bl	80022bc <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e087      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800454e:	4b27      	ldr	r3, [pc, #156]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1f0      	bne.n	800453c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69da      	ldr	r2, [r3, #28]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004568:	019b      	lsls	r3, r3, #6
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004570:	085b      	lsrs	r3, r3, #1
 8004572:	3b01      	subs	r3, #1
 8004574:	041b      	lsls	r3, r3, #16
 8004576:	431a      	orrs	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457c:	061b      	lsls	r3, r3, #24
 800457e:	491b      	ldr	r1, [pc, #108]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 8004580:	4313      	orrs	r3, r2
 8004582:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004584:	4b1b      	ldr	r3, [pc, #108]	@ (80045f4 <HAL_RCC_OscConfig+0x478>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458a:	f7fd fe97 	bl	80022bc <HAL_GetTick>
 800458e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004590:	e008      	b.n	80045a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004592:	f7fd fe93 	bl	80022bc <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d901      	bls.n	80045a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e05c      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a4:	4b11      	ldr	r3, [pc, #68]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f0      	beq.n	8004592 <HAL_RCC_OscConfig+0x416>
 80045b0:	e054      	b.n	800465c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b2:	4b10      	ldr	r3, [pc, #64]	@ (80045f4 <HAL_RCC_OscConfig+0x478>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b8:	f7fd fe80 	bl	80022bc <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045be:	e008      	b.n	80045d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c0:	f7fd fe7c 	bl	80022bc <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e045      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045d2:	4b06      	ldr	r3, [pc, #24]	@ (80045ec <HAL_RCC_OscConfig+0x470>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1f0      	bne.n	80045c0 <HAL_RCC_OscConfig+0x444>
 80045de:	e03d      	b.n	800465c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d107      	bne.n	80045f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e038      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
 80045ec:	40023800 	.word	0x40023800
 80045f0:	40007000 	.word	0x40007000
 80045f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004668 <HAL_RCC_OscConfig+0x4ec>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d028      	beq.n	8004658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004610:	429a      	cmp	r2, r3
 8004612:	d121      	bne.n	8004658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461e:	429a      	cmp	r2, r3
 8004620:	d11a      	bne.n	8004658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004628:	4013      	ands	r3, r2
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800462e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004630:	4293      	cmp	r3, r2
 8004632:	d111      	bne.n	8004658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463e:	085b      	lsrs	r3, r3, #1
 8004640:	3b01      	subs	r3, #1
 8004642:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004644:	429a      	cmp	r2, r3
 8004646:	d107      	bne.n	8004658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004652:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	40023800 	.word	0x40023800

0800466c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0cc      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004680:	4b68      	ldr	r3, [pc, #416]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	429a      	cmp	r2, r3
 800468c:	d90c      	bls.n	80046a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468e:	4b65      	ldr	r3, [pc, #404]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004696:	4b63      	ldr	r3, [pc, #396]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0307 	and.w	r3, r3, #7
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d001      	beq.n	80046a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e0b8      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d020      	beq.n	80046f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d005      	beq.n	80046cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c0:	4b59      	ldr	r3, [pc, #356]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	4a58      	ldr	r2, [pc, #352]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046d8:	4b53      	ldr	r3, [pc, #332]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4a52      	ldr	r2, [pc, #328]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e4:	4b50      	ldr	r3, [pc, #320]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	494d      	ldr	r1, [pc, #308]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d044      	beq.n	800478c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d107      	bne.n	800471a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800470a:	4b47      	ldr	r3, [pc, #284]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d119      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e07f      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b02      	cmp	r3, #2
 8004720:	d003      	beq.n	800472a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004726:	2b03      	cmp	r3, #3
 8004728:	d107      	bne.n	800473a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	4b3f      	ldr	r3, [pc, #252]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e06f      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800473a:	4b3b      	ldr	r3, [pc, #236]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e067      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800474a:	4b37      	ldr	r3, [pc, #220]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f023 0203 	bic.w	r2, r3, #3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	4934      	ldr	r1, [pc, #208]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 8004758:	4313      	orrs	r3, r2
 800475a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800475c:	f7fd fdae 	bl	80022bc <HAL_GetTick>
 8004760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004762:	e00a      	b.n	800477a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004764:	f7fd fdaa 	bl	80022bc <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004772:	4293      	cmp	r3, r2
 8004774:	d901      	bls.n	800477a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e04f      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	4b2b      	ldr	r3, [pc, #172]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f003 020c 	and.w	r2, r3, #12
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	429a      	cmp	r2, r3
 800478a:	d1eb      	bne.n	8004764 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800478c:	4b25      	ldr	r3, [pc, #148]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d20c      	bcs.n	80047b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b22      	ldr	r3, [pc, #136]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047a2:	4b20      	ldr	r3, [pc, #128]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0307 	and.w	r3, r3, #7
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d001      	beq.n	80047b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e032      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d008      	beq.n	80047d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c0:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4916      	ldr	r1, [pc, #88]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d009      	beq.n	80047f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047de:	4b12      	ldr	r3, [pc, #72]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	490e      	ldr	r1, [pc, #56]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047f2:	f000 f821 	bl	8004838 <HAL_RCC_GetSysClockFreq>
 80047f6:	4602      	mov	r2, r0
 80047f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	091b      	lsrs	r3, r3, #4
 80047fe:	f003 030f 	and.w	r3, r3, #15
 8004802:	490a      	ldr	r1, [pc, #40]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 8004804:	5ccb      	ldrb	r3, [r1, r3]
 8004806:	fa22 f303 	lsr.w	r3, r2, r3
 800480a:	4a09      	ldr	r2, [pc, #36]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 800480c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800480e:	4b09      	ldr	r3, [pc, #36]	@ (8004834 <HAL_RCC_ClockConfig+0x1c8>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4618      	mov	r0, r3
 8004814:	f7fd fd0e 	bl	8002234 <HAL_InitTick>

  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	40023c00 	.word	0x40023c00
 8004828:	40023800 	.word	0x40023800
 800482c:	08008d3c 	.word	0x08008d3c
 8004830:	2000000c 	.word	0x2000000c
 8004834:	20000010 	.word	0x20000010

08004838 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800483c:	b090      	sub	sp, #64	@ 0x40
 800483e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004850:	4b59      	ldr	r3, [pc, #356]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 030c 	and.w	r3, r3, #12
 8004858:	2b08      	cmp	r3, #8
 800485a:	d00d      	beq.n	8004878 <HAL_RCC_GetSysClockFreq+0x40>
 800485c:	2b08      	cmp	r3, #8
 800485e:	f200 80a1 	bhi.w	80049a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <HAL_RCC_GetSysClockFreq+0x34>
 8004866:	2b04      	cmp	r3, #4
 8004868:	d003      	beq.n	8004872 <HAL_RCC_GetSysClockFreq+0x3a>
 800486a:	e09b      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800486c:	4b53      	ldr	r3, [pc, #332]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x184>)
 800486e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004870:	e09b      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004872:	4b53      	ldr	r3, [pc, #332]	@ (80049c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004874:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004876:	e098      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004878:	4b4f      	ldr	r3, [pc, #316]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004880:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004882:	4b4d      	ldr	r3, [pc, #308]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d028      	beq.n	80048e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800488e:	4b4a      	ldr	r3, [pc, #296]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	099b      	lsrs	r3, r3, #6
 8004894:	2200      	movs	r2, #0
 8004896:	623b      	str	r3, [r7, #32]
 8004898:	627a      	str	r2, [r7, #36]	@ 0x24
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80048a0:	2100      	movs	r1, #0
 80048a2:	4b47      	ldr	r3, [pc, #284]	@ (80049c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80048a4:	fb03 f201 	mul.w	r2, r3, r1
 80048a8:	2300      	movs	r3, #0
 80048aa:	fb00 f303 	mul.w	r3, r0, r3
 80048ae:	4413      	add	r3, r2
 80048b0:	4a43      	ldr	r2, [pc, #268]	@ (80049c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80048b2:	fba0 1202 	umull	r1, r2, r0, r2
 80048b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048b8:	460a      	mov	r2, r1
 80048ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048be:	4413      	add	r3, r2
 80048c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c4:	2200      	movs	r2, #0
 80048c6:	61bb      	str	r3, [r7, #24]
 80048c8:	61fa      	str	r2, [r7, #28]
 80048ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048d2:	f7fc f969 	bl	8000ba8 <__aeabi_uldivmod>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4613      	mov	r3, r2
 80048dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048de:	e053      	b.n	8004988 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048e0:	4b35      	ldr	r3, [pc, #212]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	099b      	lsrs	r3, r3, #6
 80048e6:	2200      	movs	r2, #0
 80048e8:	613b      	str	r3, [r7, #16]
 80048ea:	617a      	str	r2, [r7, #20]
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048f2:	f04f 0b00 	mov.w	fp, #0
 80048f6:	4652      	mov	r2, sl
 80048f8:	465b      	mov	r3, fp
 80048fa:	f04f 0000 	mov.w	r0, #0
 80048fe:	f04f 0100 	mov.w	r1, #0
 8004902:	0159      	lsls	r1, r3, #5
 8004904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004908:	0150      	lsls	r0, r2, #5
 800490a:	4602      	mov	r2, r0
 800490c:	460b      	mov	r3, r1
 800490e:	ebb2 080a 	subs.w	r8, r2, sl
 8004912:	eb63 090b 	sbc.w	r9, r3, fp
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004922:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004926:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800492a:	ebb2 0408 	subs.w	r4, r2, r8
 800492e:	eb63 0509 	sbc.w	r5, r3, r9
 8004932:	f04f 0200 	mov.w	r2, #0
 8004936:	f04f 0300 	mov.w	r3, #0
 800493a:	00eb      	lsls	r3, r5, #3
 800493c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004940:	00e2      	lsls	r2, r4, #3
 8004942:	4614      	mov	r4, r2
 8004944:	461d      	mov	r5, r3
 8004946:	eb14 030a 	adds.w	r3, r4, sl
 800494a:	603b      	str	r3, [r7, #0]
 800494c:	eb45 030b 	adc.w	r3, r5, fp
 8004950:	607b      	str	r3, [r7, #4]
 8004952:	f04f 0200 	mov.w	r2, #0
 8004956:	f04f 0300 	mov.w	r3, #0
 800495a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800495e:	4629      	mov	r1, r5
 8004960:	028b      	lsls	r3, r1, #10
 8004962:	4621      	mov	r1, r4
 8004964:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004968:	4621      	mov	r1, r4
 800496a:	028a      	lsls	r2, r1, #10
 800496c:	4610      	mov	r0, r2
 800496e:	4619      	mov	r1, r3
 8004970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004972:	2200      	movs	r2, #0
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	60fa      	str	r2, [r7, #12]
 8004978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800497c:	f7fc f914 	bl	8000ba8 <__aeabi_uldivmod>
 8004980:	4602      	mov	r2, r0
 8004982:	460b      	mov	r3, r1
 8004984:	4613      	mov	r3, r2
 8004986:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004988:	4b0b      	ldr	r3, [pc, #44]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	0c1b      	lsrs	r3, r3, #16
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	3301      	adds	r3, #1
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004998:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800499a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499c:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049a2:	e002      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049a4:	4b05      	ldr	r3, [pc, #20]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x184>)
 80049a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3740      	adds	r7, #64	@ 0x40
 80049b0:	46bd      	mov	sp, r7
 80049b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b6:	bf00      	nop
 80049b8:	40023800 	.word	0x40023800
 80049bc:	00f42400 	.word	0x00f42400
 80049c0:	017d7840 	.word	0x017d7840

080049c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049c4:	b480      	push	{r7}
 80049c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049c8:	4b03      	ldr	r3, [pc, #12]	@ (80049d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80049ca:	681b      	ldr	r3, [r3, #0]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	2000000c 	.word	0x2000000c

080049dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049e0:	f7ff fff0 	bl	80049c4 <HAL_RCC_GetHCLKFreq>
 80049e4:	4602      	mov	r2, r0
 80049e6:	4b05      	ldr	r3, [pc, #20]	@ (80049fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	0a9b      	lsrs	r3, r3, #10
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	4903      	ldr	r1, [pc, #12]	@ (8004a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049f2:	5ccb      	ldrb	r3, [r1, r3]
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40023800 	.word	0x40023800
 8004a00:	08008d4c 	.word	0x08008d4c

08004a04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e041      	b.n	8004a9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7fd f99e 	bl	8001d6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	3304      	adds	r3, #4
 8004a40:	4619      	mov	r1, r3
 8004a42:	4610      	mov	r0, r2
 8004a44:	f000 fe48 	bl	80056d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b082      	sub	sp, #8
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e041      	b.n	8004b38 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d106      	bne.n	8004ace <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 f839 	bl	8004b40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	3304      	adds	r3, #4
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	f000 fdf9 	bl	80056d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3708      	adds	r7, #8
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d109      	bne.n	8004b78 <HAL_TIM_PWM_Start+0x24>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	bf14      	ite	ne
 8004b70:	2301      	movne	r3, #1
 8004b72:	2300      	moveq	r3, #0
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	e022      	b.n	8004bbe <HAL_TIM_PWM_Start+0x6a>
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d109      	bne.n	8004b92 <HAL_TIM_PWM_Start+0x3e>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	bf14      	ite	ne
 8004b8a:	2301      	movne	r3, #1
 8004b8c:	2300      	moveq	r3, #0
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	e015      	b.n	8004bbe <HAL_TIM_PWM_Start+0x6a>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d109      	bne.n	8004bac <HAL_TIM_PWM_Start+0x58>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	bf14      	ite	ne
 8004ba4:	2301      	movne	r3, #1
 8004ba6:	2300      	moveq	r3, #0
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	e008      	b.n	8004bbe <HAL_TIM_PWM_Start+0x6a>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	bf14      	ite	ne
 8004bb8:	2301      	movne	r3, #1
 8004bba:	2300      	moveq	r3, #0
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e07c      	b.n	8004cc0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d104      	bne.n	8004bd6 <HAL_TIM_PWM_Start+0x82>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bd4:	e013      	b.n	8004bfe <HAL_TIM_PWM_Start+0xaa>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b04      	cmp	r3, #4
 8004bda:	d104      	bne.n	8004be6 <HAL_TIM_PWM_Start+0x92>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be4:	e00b      	b.n	8004bfe <HAL_TIM_PWM_Start+0xaa>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b08      	cmp	r3, #8
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_PWM_Start+0xa2>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bf4:	e003      	b.n	8004bfe <HAL_TIM_PWM_Start+0xaa>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2201      	movs	r2, #1
 8004c04:	6839      	ldr	r1, [r7, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f001 f986 	bl	8005f18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc8 <HAL_TIM_PWM_Start+0x174>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d004      	beq.n	8004c20 <HAL_TIM_PWM_Start+0xcc>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8004ccc <HAL_TIM_PWM_Start+0x178>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d101      	bne.n	8004c24 <HAL_TIM_PWM_Start+0xd0>
 8004c20:	2301      	movs	r3, #1
 8004c22:	e000      	b.n	8004c26 <HAL_TIM_PWM_Start+0xd2>
 8004c24:	2300      	movs	r3, #0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d007      	beq.n	8004c3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a22      	ldr	r2, [pc, #136]	@ (8004cc8 <HAL_TIM_PWM_Start+0x174>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d022      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c4c:	d01d      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd0 <HAL_TIM_PWM_Start+0x17c>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d018      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd4 <HAL_TIM_PWM_Start+0x180>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d013      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd8 <HAL_TIM_PWM_Start+0x184>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d00e      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a16      	ldr	r2, [pc, #88]	@ (8004ccc <HAL_TIM_PWM_Start+0x178>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d009      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a18      	ldr	r2, [pc, #96]	@ (8004cdc <HAL_TIM_PWM_Start+0x188>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d004      	beq.n	8004c8a <HAL_TIM_PWM_Start+0x136>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a16      	ldr	r2, [pc, #88]	@ (8004ce0 <HAL_TIM_PWM_Start+0x18c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d111      	bne.n	8004cae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f003 0307 	and.w	r3, r3, #7
 8004c94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2b06      	cmp	r3, #6
 8004c9a:	d010      	beq.n	8004cbe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cac:	e007      	b.n	8004cbe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f042 0201 	orr.w	r2, r2, #1
 8004cbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40010000 	.word	0x40010000
 8004ccc:	40010400 	.word	0x40010400
 8004cd0:	40000400 	.word	0x40000400
 8004cd4:	40000800 	.word	0x40000800
 8004cd8:	40000c00 	.word	0x40000c00
 8004cdc:	40014000 	.word	0x40014000
 8004ce0:	40001800 	.word	0x40001800

08004ce4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e041      	b.n	8004d7a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d106      	bne.n	8004d10 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fc ffde 	bl	8001ccc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	3304      	adds	r3, #4
 8004d20:	4619      	mov	r1, r3
 8004d22:	4610      	mov	r0, r2
 8004d24:	f000 fcd8 	bl	80056d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
	...

08004d84 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d104      	bne.n	8004da2 <HAL_TIM_IC_Start_IT+0x1e>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	e013      	b.n	8004dca <HAL_TIM_IC_Start_IT+0x46>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b04      	cmp	r3, #4
 8004da6:	d104      	bne.n	8004db2 <HAL_TIM_IC_Start_IT+0x2e>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	e00b      	b.n	8004dca <HAL_TIM_IC_Start_IT+0x46>
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d104      	bne.n	8004dc2 <HAL_TIM_IC_Start_IT+0x3e>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	e003      	b.n	8004dca <HAL_TIM_IC_Start_IT+0x46>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d104      	bne.n	8004ddc <HAL_TIM_IC_Start_IT+0x58>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	e013      	b.n	8004e04 <HAL_TIM_IC_Start_IT+0x80>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d104      	bne.n	8004dec <HAL_TIM_IC_Start_IT+0x68>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	e00b      	b.n	8004e04 <HAL_TIM_IC_Start_IT+0x80>
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d104      	bne.n	8004dfc <HAL_TIM_IC_Start_IT+0x78>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	e003      	b.n	8004e04 <HAL_TIM_IC_Start_IT+0x80>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e06:	7bbb      	ldrb	r3, [r7, #14]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d102      	bne.n	8004e12 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e0c:	7b7b      	ldrb	r3, [r7, #13]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d001      	beq.n	8004e16 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e0cc      	b.n	8004fb0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_IC_Start_IT+0xa2>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e24:	e013      	b.n	8004e4e <HAL_TIM_IC_Start_IT+0xca>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d104      	bne.n	8004e36 <HAL_TIM_IC_Start_IT+0xb2>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e34:	e00b      	b.n	8004e4e <HAL_TIM_IC_Start_IT+0xca>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	d104      	bne.n	8004e46 <HAL_TIM_IC_Start_IT+0xc2>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e44:	e003      	b.n	8004e4e <HAL_TIM_IC_Start_IT+0xca>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d104      	bne.n	8004e5e <HAL_TIM_IC_Start_IT+0xda>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e5c:	e013      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x102>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d104      	bne.n	8004e6e <HAL_TIM_IC_Start_IT+0xea>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e6c:	e00b      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x102>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d104      	bne.n	8004e7e <HAL_TIM_IC_Start_IT+0xfa>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e7c:	e003      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x102>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2202      	movs	r2, #2
 8004e82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b0c      	cmp	r3, #12
 8004e8a:	d841      	bhi.n	8004f10 <HAL_TIM_IC_Start_IT+0x18c>
 8004e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e94 <HAL_TIM_IC_Start_IT+0x110>)
 8004e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e92:	bf00      	nop
 8004e94:	08004ec9 	.word	0x08004ec9
 8004e98:	08004f11 	.word	0x08004f11
 8004e9c:	08004f11 	.word	0x08004f11
 8004ea0:	08004f11 	.word	0x08004f11
 8004ea4:	08004edb 	.word	0x08004edb
 8004ea8:	08004f11 	.word	0x08004f11
 8004eac:	08004f11 	.word	0x08004f11
 8004eb0:	08004f11 	.word	0x08004f11
 8004eb4:	08004eed 	.word	0x08004eed
 8004eb8:	08004f11 	.word	0x08004f11
 8004ebc:	08004f11 	.word	0x08004f11
 8004ec0:	08004f11 	.word	0x08004f11
 8004ec4:	08004eff 	.word	0x08004eff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68da      	ldr	r2, [r3, #12]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f042 0202 	orr.w	r2, r2, #2
 8004ed6:	60da      	str	r2, [r3, #12]
      break;
 8004ed8:	e01d      	b.n	8004f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f042 0204 	orr.w	r2, r2, #4
 8004ee8:	60da      	str	r2, [r3, #12]
      break;
 8004eea:	e014      	b.n	8004f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f042 0208 	orr.w	r2, r2, #8
 8004efa:	60da      	str	r2, [r3, #12]
      break;
 8004efc:	e00b      	b.n	8004f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f042 0210 	orr.w	r2, r2, #16
 8004f0c:	60da      	str	r2, [r3, #12]
      break;
 8004f0e:	e002      	b.n	8004f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	73fb      	strb	r3, [r7, #15]
      break;
 8004f14:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d148      	bne.n	8004fae <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2201      	movs	r2, #1
 8004f22:	6839      	ldr	r1, [r7, #0]
 8004f24:	4618      	mov	r0, r3
 8004f26:	f000 fff7 	bl	8005f18 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a22      	ldr	r2, [pc, #136]	@ (8004fb8 <HAL_TIM_IC_Start_IT+0x234>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d022      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f3c:	d01d      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a1e      	ldr	r2, [pc, #120]	@ (8004fbc <HAL_TIM_IC_Start_IT+0x238>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d018      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fc0 <HAL_TIM_IC_Start_IT+0x23c>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d013      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a1b      	ldr	r2, [pc, #108]	@ (8004fc4 <HAL_TIM_IC_Start_IT+0x240>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d00e      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a19      	ldr	r2, [pc, #100]	@ (8004fc8 <HAL_TIM_IC_Start_IT+0x244>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d009      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a18      	ldr	r2, [pc, #96]	@ (8004fcc <HAL_TIM_IC_Start_IT+0x248>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d004      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a16      	ldr	r2, [pc, #88]	@ (8004fd0 <HAL_TIM_IC_Start_IT+0x24c>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d111      	bne.n	8004f9e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	2b06      	cmp	r3, #6
 8004f8a:	d010      	beq.n	8004fae <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f9c:	e007      	b.n	8004fae <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0201 	orr.w	r2, r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	40010000 	.word	0x40010000
 8004fbc:	40000400 	.word	0x40000400
 8004fc0:	40000800 	.word	0x40000800
 8004fc4:	40000c00 	.word	0x40000c00
 8004fc8:	40010400 	.word	0x40010400
 8004fcc:	40014000 	.word	0x40014000
 8004fd0:	40001800 	.word	0x40001800

08004fd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d020      	beq.n	8005038 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d01b      	beq.n	8005038 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f06f 0202 	mvn.w	r2, #2
 8005008:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d003      	beq.n	8005026 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fc ff58 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8005024:	e005      	b.n	8005032 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 fb38 	bl	800569c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 fb3f 	bl	80056b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f003 0304 	and.w	r3, r3, #4
 800503e:	2b00      	cmp	r3, #0
 8005040:	d020      	beq.n	8005084 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d01b      	beq.n	8005084 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f06f 0204 	mvn.w	r2, #4
 8005054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2202      	movs	r2, #2
 800505a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7fc ff32 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8005070:	e005      	b.n	800507e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 fb12 	bl	800569c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 fb19 	bl	80056b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d020      	beq.n	80050d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	2b00      	cmp	r3, #0
 8005096:	d01b      	beq.n	80050d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f06f 0208 	mvn.w	r2, #8
 80050a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2204      	movs	r2, #4
 80050a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	f003 0303 	and.w	r3, r3, #3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f7fc ff0c 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 80050bc:	e005      	b.n	80050ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 faec 	bl	800569c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 faf3 	bl	80056b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f003 0310 	and.w	r3, r3, #16
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d020      	beq.n	800511c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f003 0310 	and.w	r3, r3, #16
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d01b      	beq.n	800511c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f06f 0210 	mvn.w	r2, #16
 80050ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2208      	movs	r2, #8
 80050f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7fc fee6 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8005108:	e005      	b.n	8005116 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 fac6 	bl	800569c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 facd 	bl	80056b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00c      	beq.n	8005140 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b00      	cmp	r3, #0
 800512e:	d007      	beq.n	8005140 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f06f 0201 	mvn.w	r2, #1
 8005138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 faa4 	bl	8005688 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00c      	beq.n	8005164 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800515c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 ff86 	bl	8006070 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00c      	beq.n	8005188 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005174:	2b00      	cmp	r3, #0
 8005176:	d007      	beq.n	8005188 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fa9e 	bl	80056c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f003 0320 	and.w	r3, r3, #32
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00c      	beq.n	80051ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d007      	beq.n	80051ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f06f 0220 	mvn.w	r2, #32
 80051a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 ff58 	bl	800605c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051ac:	bf00      	nop
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d101      	bne.n	80051d2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e088      	b.n	80052e4 <HAL_TIM_IC_ConfigChannel+0x130>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d11b      	bne.n	8005218 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80051f0:	f000 fcce 	bl	8005b90 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	699a      	ldr	r2, [r3, #24]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 020c 	bic.w	r2, r2, #12
 8005202:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6999      	ldr	r1, [r3, #24]
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	619a      	str	r2, [r3, #24]
 8005216:	e060      	b.n	80052da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b04      	cmp	r3, #4
 800521c:	d11c      	bne.n	8005258 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800522e:	f000 fd52 	bl	8005cd6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	699a      	ldr	r2, [r3, #24]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005240:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6999      	ldr	r1, [r3, #24]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	021a      	lsls	r2, r3, #8
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	619a      	str	r2, [r3, #24]
 8005256:	e040      	b.n	80052da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b08      	cmp	r3, #8
 800525c:	d11b      	bne.n	8005296 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800526e:	f000 fd9f 	bl	8005db0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69da      	ldr	r2, [r3, #28]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 020c 	bic.w	r2, r2, #12
 8005280:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	69d9      	ldr	r1, [r3, #28]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	430a      	orrs	r2, r1
 8005292:	61da      	str	r2, [r3, #28]
 8005294:	e021      	b.n	80052da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2b0c      	cmp	r3, #12
 800529a:	d11c      	bne.n	80052d6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80052ac:	f000 fdbc 	bl	8005e28 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	69da      	ldr	r2, [r3, #28]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80052be:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	69d9      	ldr	r1, [r3, #28]
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	021a      	lsls	r2, r3, #8
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	61da      	str	r2, [r3, #28]
 80052d4:	e001      	b.n	80052da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3718      	adds	r7, #24
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052f8:	2300      	movs	r3, #0
 80052fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005302:	2b01      	cmp	r3, #1
 8005304:	d101      	bne.n	800530a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005306:	2302      	movs	r3, #2
 8005308:	e0ae      	b.n	8005468 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b0c      	cmp	r3, #12
 8005316:	f200 809f 	bhi.w	8005458 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800531a:	a201      	add	r2, pc, #4	@ (adr r2, 8005320 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800531c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005320:	08005355 	.word	0x08005355
 8005324:	08005459 	.word	0x08005459
 8005328:	08005459 	.word	0x08005459
 800532c:	08005459 	.word	0x08005459
 8005330:	08005395 	.word	0x08005395
 8005334:	08005459 	.word	0x08005459
 8005338:	08005459 	.word	0x08005459
 800533c:	08005459 	.word	0x08005459
 8005340:	080053d7 	.word	0x080053d7
 8005344:	08005459 	.word	0x08005459
 8005348:	08005459 	.word	0x08005459
 800534c:	08005459 	.word	0x08005459
 8005350:	08005417 	.word	0x08005417
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68b9      	ldr	r1, [r7, #8]
 800535a:	4618      	mov	r0, r3
 800535c:	f000 fa68 	bl	8005830 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	699a      	ldr	r2, [r3, #24]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0208 	orr.w	r2, r2, #8
 800536e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699a      	ldr	r2, [r3, #24]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f022 0204 	bic.w	r2, r2, #4
 800537e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6999      	ldr	r1, [r3, #24]
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	430a      	orrs	r2, r1
 8005390:	619a      	str	r2, [r3, #24]
      break;
 8005392:	e064      	b.n	800545e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68b9      	ldr	r1, [r7, #8]
 800539a:	4618      	mov	r0, r3
 800539c:	f000 fab8 	bl	8005910 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699a      	ldr	r2, [r3, #24]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699a      	ldr	r2, [r3, #24]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6999      	ldr	r1, [r3, #24]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	021a      	lsls	r2, r3, #8
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	619a      	str	r2, [r3, #24]
      break;
 80053d4:	e043      	b.n	800545e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 fb0d 	bl	80059fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	69da      	ldr	r2, [r3, #28]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f042 0208 	orr.w	r2, r2, #8
 80053f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	69da      	ldr	r2, [r3, #28]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0204 	bic.w	r2, r2, #4
 8005400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	69d9      	ldr	r1, [r3, #28]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	691a      	ldr	r2, [r3, #16]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	61da      	str	r2, [r3, #28]
      break;
 8005414:	e023      	b.n	800545e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	4618      	mov	r0, r3
 800541e:	f000 fb61 	bl	8005ae4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	69da      	ldr	r2, [r3, #28]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005430:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	69da      	ldr	r2, [r3, #28]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005440:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	69d9      	ldr	r1, [r3, #28]
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	021a      	lsls	r2, r3, #8
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	61da      	str	r2, [r3, #28]
      break;
 8005456:	e002      	b.n	800545e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	75fb      	strb	r3, [r7, #23]
      break;
 800545c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005466:	7dfb      	ldrb	r3, [r7, #23]
}
 8005468:	4618      	mov	r0, r3
 800546a:	3718      	adds	r7, #24
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_TIM_ConfigClockSource+0x1c>
 8005488:	2302      	movs	r3, #2
 800548a:	e0b4      	b.n	80055f6 <HAL_TIM_ConfigClockSource+0x186>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054c4:	d03e      	beq.n	8005544 <HAL_TIM_ConfigClockSource+0xd4>
 80054c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054ca:	f200 8087 	bhi.w	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 80054ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054d2:	f000 8086 	beq.w	80055e2 <HAL_TIM_ConfigClockSource+0x172>
 80054d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054da:	d87f      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 80054dc:	2b70      	cmp	r3, #112	@ 0x70
 80054de:	d01a      	beq.n	8005516 <HAL_TIM_ConfigClockSource+0xa6>
 80054e0:	2b70      	cmp	r3, #112	@ 0x70
 80054e2:	d87b      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 80054e4:	2b60      	cmp	r3, #96	@ 0x60
 80054e6:	d050      	beq.n	800558a <HAL_TIM_ConfigClockSource+0x11a>
 80054e8:	2b60      	cmp	r3, #96	@ 0x60
 80054ea:	d877      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 80054ec:	2b50      	cmp	r3, #80	@ 0x50
 80054ee:	d03c      	beq.n	800556a <HAL_TIM_ConfigClockSource+0xfa>
 80054f0:	2b50      	cmp	r3, #80	@ 0x50
 80054f2:	d873      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 80054f4:	2b40      	cmp	r3, #64	@ 0x40
 80054f6:	d058      	beq.n	80055aa <HAL_TIM_ConfigClockSource+0x13a>
 80054f8:	2b40      	cmp	r3, #64	@ 0x40
 80054fa:	d86f      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 80054fc:	2b30      	cmp	r3, #48	@ 0x30
 80054fe:	d064      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15a>
 8005500:	2b30      	cmp	r3, #48	@ 0x30
 8005502:	d86b      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 8005504:	2b20      	cmp	r3, #32
 8005506:	d060      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15a>
 8005508:	2b20      	cmp	r3, #32
 800550a:	d867      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
 800550c:	2b00      	cmp	r3, #0
 800550e:	d05c      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15a>
 8005510:	2b10      	cmp	r3, #16
 8005512:	d05a      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15a>
 8005514:	e062      	b.n	80055dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005526:	f000 fcd7 	bl	8005ed8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005538:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	609a      	str	r2, [r3, #8]
      break;
 8005542:	e04f      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005554:	f000 fcc0 	bl	8005ed8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689a      	ldr	r2, [r3, #8]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005566:	609a      	str	r2, [r3, #8]
      break;
 8005568:	e03c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005576:	461a      	mov	r2, r3
 8005578:	f000 fb7e 	bl	8005c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2150      	movs	r1, #80	@ 0x50
 8005582:	4618      	mov	r0, r3
 8005584:	f000 fc8d 	bl	8005ea2 <TIM_ITRx_SetConfig>
      break;
 8005588:	e02c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005596:	461a      	mov	r2, r3
 8005598:	f000 fbda 	bl	8005d50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2160      	movs	r1, #96	@ 0x60
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 fc7d 	bl	8005ea2 <TIM_ITRx_SetConfig>
      break;
 80055a8:	e01c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055b6:	461a      	mov	r2, r3
 80055b8:	f000 fb5e 	bl	8005c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2140      	movs	r1, #64	@ 0x40
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 fc6d 	bl	8005ea2 <TIM_ITRx_SetConfig>
      break;
 80055c8:	e00c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4619      	mov	r1, r3
 80055d4:	4610      	mov	r0, r2
 80055d6:	f000 fc64 	bl	8005ea2 <TIM_ITRx_SetConfig>
      break;
 80055da:	e003      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	73fb      	strb	r3, [r7, #15]
      break;
 80055e0:	e000      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80055e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800560a:	2300      	movs	r3, #0
 800560c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b0c      	cmp	r3, #12
 8005612:	d831      	bhi.n	8005678 <HAL_TIM_ReadCapturedValue+0x78>
 8005614:	a201      	add	r2, pc, #4	@ (adr r2, 800561c <HAL_TIM_ReadCapturedValue+0x1c>)
 8005616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561a:	bf00      	nop
 800561c:	08005651 	.word	0x08005651
 8005620:	08005679 	.word	0x08005679
 8005624:	08005679 	.word	0x08005679
 8005628:	08005679 	.word	0x08005679
 800562c:	0800565b 	.word	0x0800565b
 8005630:	08005679 	.word	0x08005679
 8005634:	08005679 	.word	0x08005679
 8005638:	08005679 	.word	0x08005679
 800563c:	08005665 	.word	0x08005665
 8005640:	08005679 	.word	0x08005679
 8005644:	08005679 	.word	0x08005679
 8005648:	08005679 	.word	0x08005679
 800564c:	0800566f 	.word	0x0800566f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005656:	60fb      	str	r3, [r7, #12]

      break;
 8005658:	e00f      	b.n	800567a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005660:	60fb      	str	r3, [r7, #12]

      break;
 8005662:	e00a      	b.n	800567a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566a:	60fb      	str	r3, [r7, #12]

      break;
 800566c:	e005      	b.n	800567a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005674:	60fb      	str	r3, [r7, #12]

      break;
 8005676:	e000      	b.n	800567a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005678:	bf00      	nop
  }

  return tmpreg;
 800567a:	68fb      	ldr	r3, [r7, #12]
}
 800567c:	4618      	mov	r0, r3
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a46      	ldr	r2, [pc, #280]	@ (8005804 <TIM_Base_SetConfig+0x12c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d013      	beq.n	8005718 <TIM_Base_SetConfig+0x40>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056f6:	d00f      	beq.n	8005718 <TIM_Base_SetConfig+0x40>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a43      	ldr	r2, [pc, #268]	@ (8005808 <TIM_Base_SetConfig+0x130>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d00b      	beq.n	8005718 <TIM_Base_SetConfig+0x40>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a42      	ldr	r2, [pc, #264]	@ (800580c <TIM_Base_SetConfig+0x134>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d007      	beq.n	8005718 <TIM_Base_SetConfig+0x40>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a41      	ldr	r2, [pc, #260]	@ (8005810 <TIM_Base_SetConfig+0x138>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d003      	beq.n	8005718 <TIM_Base_SetConfig+0x40>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a40      	ldr	r2, [pc, #256]	@ (8005814 <TIM_Base_SetConfig+0x13c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d108      	bne.n	800572a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800571e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a35      	ldr	r2, [pc, #212]	@ (8005804 <TIM_Base_SetConfig+0x12c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d02b      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005738:	d027      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a32      	ldr	r2, [pc, #200]	@ (8005808 <TIM_Base_SetConfig+0x130>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d023      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a31      	ldr	r2, [pc, #196]	@ (800580c <TIM_Base_SetConfig+0x134>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d01f      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a30      	ldr	r2, [pc, #192]	@ (8005810 <TIM_Base_SetConfig+0x138>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d01b      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a2f      	ldr	r2, [pc, #188]	@ (8005814 <TIM_Base_SetConfig+0x13c>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d017      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a2e      	ldr	r2, [pc, #184]	@ (8005818 <TIM_Base_SetConfig+0x140>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d013      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a2d      	ldr	r2, [pc, #180]	@ (800581c <TIM_Base_SetConfig+0x144>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d00f      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a2c      	ldr	r2, [pc, #176]	@ (8005820 <TIM_Base_SetConfig+0x148>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d00b      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a2b      	ldr	r2, [pc, #172]	@ (8005824 <TIM_Base_SetConfig+0x14c>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d007      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a2a      	ldr	r2, [pc, #168]	@ (8005828 <TIM_Base_SetConfig+0x150>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d003      	beq.n	800578a <TIM_Base_SetConfig+0xb2>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a29      	ldr	r2, [pc, #164]	@ (800582c <TIM_Base_SetConfig+0x154>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d108      	bne.n	800579c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005790:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	4313      	orrs	r3, r2
 800579a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	695b      	ldr	r3, [r3, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	689a      	ldr	r2, [r3, #8]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a10      	ldr	r2, [pc, #64]	@ (8005804 <TIM_Base_SetConfig+0x12c>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d003      	beq.n	80057d0 <TIM_Base_SetConfig+0xf8>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a12      	ldr	r2, [pc, #72]	@ (8005814 <TIM_Base_SetConfig+0x13c>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d103      	bne.n	80057d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	691a      	ldr	r2, [r3, #16]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d105      	bne.n	80057f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	f023 0201 	bic.w	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	611a      	str	r2, [r3, #16]
  }
}
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	40010000 	.word	0x40010000
 8005808:	40000400 	.word	0x40000400
 800580c:	40000800 	.word	0x40000800
 8005810:	40000c00 	.word	0x40000c00
 8005814:	40010400 	.word	0x40010400
 8005818:	40014000 	.word	0x40014000
 800581c:	40014400 	.word	0x40014400
 8005820:	40014800 	.word	0x40014800
 8005824:	40001800 	.word	0x40001800
 8005828:	40001c00 	.word	0x40001c00
 800582c:	40002000 	.word	0x40002000

08005830 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005830:	b480      	push	{r7}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	f023 0201 	bic.w	r2, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0303 	bic.w	r3, r3, #3
 8005866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	4313      	orrs	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 0302 	bic.w	r3, r3, #2
 8005878:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a20      	ldr	r2, [pc, #128]	@ (8005908 <TIM_OC1_SetConfig+0xd8>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d003      	beq.n	8005894 <TIM_OC1_SetConfig+0x64>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a1f      	ldr	r2, [pc, #124]	@ (800590c <TIM_OC1_SetConfig+0xdc>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d10c      	bne.n	80058ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0308 	bic.w	r3, r3, #8
 800589a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f023 0304 	bic.w	r3, r3, #4
 80058ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a15      	ldr	r2, [pc, #84]	@ (8005908 <TIM_OC1_SetConfig+0xd8>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d003      	beq.n	80058be <TIM_OC1_SetConfig+0x8e>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a14      	ldr	r2, [pc, #80]	@ (800590c <TIM_OC1_SetConfig+0xdc>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d111      	bne.n	80058e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4313      	orrs	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	621a      	str	r2, [r3, #32]
}
 80058fc:	bf00      	nop
 80058fe:	371c      	adds	r7, #28
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	40010000 	.word	0x40010000
 800590c:	40010400 	.word	0x40010400

08005910 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005910:	b480      	push	{r7}
 8005912:	b087      	sub	sp, #28
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	f023 0210 	bic.w	r2, r3, #16
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800593e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	021b      	lsls	r3, r3, #8
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	f023 0320 	bic.w	r3, r3, #32
 800595a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	011b      	lsls	r3, r3, #4
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	4313      	orrs	r3, r2
 8005966:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a22      	ldr	r2, [pc, #136]	@ (80059f4 <TIM_OC2_SetConfig+0xe4>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_OC2_SetConfig+0x68>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a21      	ldr	r2, [pc, #132]	@ (80059f8 <TIM_OC2_SetConfig+0xe8>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d10d      	bne.n	8005994 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800597e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	011b      	lsls	r3, r3, #4
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	4313      	orrs	r3, r2
 800598a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005992:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a17      	ldr	r2, [pc, #92]	@ (80059f4 <TIM_OC2_SetConfig+0xe4>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_OC2_SetConfig+0x94>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a16      	ldr	r2, [pc, #88]	@ (80059f8 <TIM_OC2_SetConfig+0xe8>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d113      	bne.n	80059cc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	4313      	orrs	r3, r2
 80059be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	699b      	ldr	r3, [r3, #24]
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685a      	ldr	r2, [r3, #4]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	621a      	str	r2, [r3, #32]
}
 80059e6:	bf00      	nop
 80059e8:	371c      	adds	r7, #28
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40010000 	.word	0x40010000
 80059f8:	40010400 	.word	0x40010400

080059fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 0303 	bic.w	r3, r3, #3
 8005a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a21      	ldr	r2, [pc, #132]	@ (8005adc <TIM_OC3_SetConfig+0xe0>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_OC3_SetConfig+0x66>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a20      	ldr	r2, [pc, #128]	@ (8005ae0 <TIM_OC3_SetConfig+0xe4>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d10d      	bne.n	8005a7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	021b      	lsls	r3, r3, #8
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a16      	ldr	r2, [pc, #88]	@ (8005adc <TIM_OC3_SetConfig+0xe0>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d003      	beq.n	8005a8e <TIM_OC3_SetConfig+0x92>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a15      	ldr	r2, [pc, #84]	@ (8005ae0 <TIM_OC3_SetConfig+0xe4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d113      	bne.n	8005ab6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	011b      	lsls	r3, r3, #4
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	621a      	str	r2, [r3, #32]
}
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	40010000 	.word	0x40010000
 8005ae0:	40010400 	.word	0x40010400

08005ae4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b087      	sub	sp, #28
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a1b      	ldr	r3, [r3, #32]
 8005af8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	021b      	lsls	r3, r3, #8
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	031b      	lsls	r3, r3, #12
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a12      	ldr	r2, [pc, #72]	@ (8005b88 <TIM_OC4_SetConfig+0xa4>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_OC4_SetConfig+0x68>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a11      	ldr	r2, [pc, #68]	@ (8005b8c <TIM_OC4_SetConfig+0xa8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d109      	bne.n	8005b60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	019b      	lsls	r3, r3, #6
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	621a      	str	r2, [r3, #32]
}
 8005b7a:	bf00      	nop
 8005b7c:	371c      	adds	r7, #28
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop
 8005b88:	40010000 	.word	0x40010000
 8005b8c:	40010400 	.word	0x40010400

08005b90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b087      	sub	sp, #28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
 8005b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	f023 0201 	bic.w	r2, r3, #1
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4a28      	ldr	r2, [pc, #160]	@ (8005c5c <TIM_TI1_SetConfig+0xcc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d01b      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc4:	d017      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4a25      	ldr	r2, [pc, #148]	@ (8005c60 <TIM_TI1_SetConfig+0xd0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d013      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	4a24      	ldr	r2, [pc, #144]	@ (8005c64 <TIM_TI1_SetConfig+0xd4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00f      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4a23      	ldr	r2, [pc, #140]	@ (8005c68 <TIM_TI1_SetConfig+0xd8>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00b      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4a22      	ldr	r2, [pc, #136]	@ (8005c6c <TIM_TI1_SetConfig+0xdc>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d007      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	4a21      	ldr	r2, [pc, #132]	@ (8005c70 <TIM_TI1_SetConfig+0xe0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d003      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	4a20      	ldr	r2, [pc, #128]	@ (8005c74 <TIM_TI1_SetConfig+0xe4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d101      	bne.n	8005bfa <TIM_TI1_SetConfig+0x6a>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <TIM_TI1_SetConfig+0x6c>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d008      	beq.n	8005c12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f023 0303 	bic.w	r3, r3, #3
 8005c06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
 8005c10:	e003      	b.n	8005c1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f043 0301 	orr.w	r3, r3, #1
 8005c18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f023 030a 	bic.w	r3, r3, #10
 8005c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f003 030a 	and.w	r3, r3, #10
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	621a      	str	r2, [r3, #32]
}
 8005c4e:	bf00      	nop
 8005c50:	371c      	adds	r7, #28
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40010000 	.word	0x40010000
 8005c60:	40000400 	.word	0x40000400
 8005c64:	40000800 	.word	0x40000800
 8005c68:	40000c00 	.word	0x40000c00
 8005c6c:	40010400 	.word	0x40010400
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40001800 	.word	0x40001800

08005c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b087      	sub	sp, #28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	f023 0201 	bic.w	r2, r3, #1
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	011b      	lsls	r3, r3, #4
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f023 030a 	bic.w	r3, r3, #10
 8005cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	621a      	str	r2, [r3, #32]
}
 8005cca:	bf00      	nop
 8005ccc:	371c      	adds	r7, #28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b087      	sub	sp, #28
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	60f8      	str	r0, [r7, #12]
 8005cde:	60b9      	str	r1, [r7, #8]
 8005ce0:	607a      	str	r2, [r7, #4]
 8005ce2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	f023 0210 	bic.w	r2, r3, #16
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	031b      	lsls	r3, r3, #12
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d28:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	011b      	lsls	r3, r3, #4
 8005d2e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	621a      	str	r2, [r3, #32]
}
 8005d44:	bf00      	nop
 8005d46:	371c      	adds	r7, #28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b087      	sub	sp, #28
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	f023 0210 	bic.w	r2, r3, #16
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	031b      	lsls	r3, r3, #12
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	621a      	str	r2, [r3, #32]
}
 8005da4:	bf00      	nop
 8005da6:	371c      	adds	r7, #28
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
 8005dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f023 0303 	bic.w	r3, r3, #3
 8005ddc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005e00:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	021b      	lsls	r3, r3, #8
 8005e06:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	621a      	str	r2, [r3, #32]
}
 8005e1c:	bf00      	nop
 8005e1e:	371c      	adds	r7, #28
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	69db      	ldr	r3, [r3, #28]
 8005e4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e54:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	021b      	lsls	r3, r3, #8
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	031b      	lsls	r3, r3, #12
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005e7a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	031b      	lsls	r3, r3, #12
 8005e80:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	621a      	str	r2, [r3, #32]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr

08005ea2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b085      	sub	sp, #20
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
 8005eaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	f043 0307 	orr.w	r3, r3, #7
 8005ec4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	609a      	str	r2, [r3, #8]
}
 8005ecc:	bf00      	nop
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b087      	sub	sp, #28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	607a      	str	r2, [r7, #4]
 8005ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ef2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	021a      	lsls	r2, r3, #8
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	431a      	orrs	r2, r3
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	609a      	str	r2, [r3, #8]
}
 8005f0c:	bf00      	nop
 8005f0e:	371c      	adds	r7, #28
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 031f 	and.w	r3, r3, #31
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a1a      	ldr	r2, [r3, #32]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	43db      	mvns	r3, r3
 8005f3a:	401a      	ands	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	6879      	ldr	r1, [r7, #4]
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	431a      	orrs	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	621a      	str	r2, [r3, #32]
}
 8005f56:	bf00      	nop
 8005f58:	371c      	adds	r7, #28
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr
	...

08005f64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d101      	bne.n	8005f7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f78:	2302      	movs	r3, #2
 8005f7a:	e05a      	b.n	8006032 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a21      	ldr	r2, [pc, #132]	@ (8006040 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d022      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc8:	d01d      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a1d      	ldr	r2, [pc, #116]	@ (8006044 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d018      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8006048 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d013      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a1a      	ldr	r2, [pc, #104]	@ (800604c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d00e      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a18      	ldr	r2, [pc, #96]	@ (8006050 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d009      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a17      	ldr	r2, [pc, #92]	@ (8006054 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d004      	beq.n	8006006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a15      	ldr	r2, [pc, #84]	@ (8006058 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d10c      	bne.n	8006020 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800600c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	4313      	orrs	r3, r2
 8006016:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	40010000 	.word	0x40010000
 8006044:	40000400 	.word	0x40000400
 8006048:	40000800 	.word	0x40000800
 800604c:	40000c00 	.word	0x40000c00
 8006050:	40010400 	.word	0x40010400
 8006054:	40014000 	.word	0x40014000
 8006058:	40001800 	.word	0x40001800

0800605c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <__cvt>:
 8006084:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006088:	ec57 6b10 	vmov	r6, r7, d0
 800608c:	2f00      	cmp	r7, #0
 800608e:	460c      	mov	r4, r1
 8006090:	4619      	mov	r1, r3
 8006092:	463b      	mov	r3, r7
 8006094:	bfbb      	ittet	lt
 8006096:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800609a:	461f      	movlt	r7, r3
 800609c:	2300      	movge	r3, #0
 800609e:	232d      	movlt	r3, #45	@ 0x2d
 80060a0:	700b      	strb	r3, [r1, #0]
 80060a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80060a8:	4691      	mov	r9, r2
 80060aa:	f023 0820 	bic.w	r8, r3, #32
 80060ae:	bfbc      	itt	lt
 80060b0:	4632      	movlt	r2, r6
 80060b2:	4616      	movlt	r6, r2
 80060b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060b8:	d005      	beq.n	80060c6 <__cvt+0x42>
 80060ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80060be:	d100      	bne.n	80060c2 <__cvt+0x3e>
 80060c0:	3401      	adds	r4, #1
 80060c2:	2102      	movs	r1, #2
 80060c4:	e000      	b.n	80060c8 <__cvt+0x44>
 80060c6:	2103      	movs	r1, #3
 80060c8:	ab03      	add	r3, sp, #12
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	ab02      	add	r3, sp, #8
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	ec47 6b10 	vmov	d0, r6, r7
 80060d4:	4653      	mov	r3, sl
 80060d6:	4622      	mov	r2, r4
 80060d8:	f000 fdd2 	bl	8006c80 <_dtoa_r>
 80060dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80060e0:	4605      	mov	r5, r0
 80060e2:	d119      	bne.n	8006118 <__cvt+0x94>
 80060e4:	f019 0f01 	tst.w	r9, #1
 80060e8:	d00e      	beq.n	8006108 <__cvt+0x84>
 80060ea:	eb00 0904 	add.w	r9, r0, r4
 80060ee:	2200      	movs	r2, #0
 80060f0:	2300      	movs	r3, #0
 80060f2:	4630      	mov	r0, r6
 80060f4:	4639      	mov	r1, r7
 80060f6:	f7fa fce7 	bl	8000ac8 <__aeabi_dcmpeq>
 80060fa:	b108      	cbz	r0, 8006100 <__cvt+0x7c>
 80060fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006100:	2230      	movs	r2, #48	@ 0x30
 8006102:	9b03      	ldr	r3, [sp, #12]
 8006104:	454b      	cmp	r3, r9
 8006106:	d31e      	bcc.n	8006146 <__cvt+0xc2>
 8006108:	9b03      	ldr	r3, [sp, #12]
 800610a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800610c:	1b5b      	subs	r3, r3, r5
 800610e:	4628      	mov	r0, r5
 8006110:	6013      	str	r3, [r2, #0]
 8006112:	b004      	add	sp, #16
 8006114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006118:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800611c:	eb00 0904 	add.w	r9, r0, r4
 8006120:	d1e5      	bne.n	80060ee <__cvt+0x6a>
 8006122:	7803      	ldrb	r3, [r0, #0]
 8006124:	2b30      	cmp	r3, #48	@ 0x30
 8006126:	d10a      	bne.n	800613e <__cvt+0xba>
 8006128:	2200      	movs	r2, #0
 800612a:	2300      	movs	r3, #0
 800612c:	4630      	mov	r0, r6
 800612e:	4639      	mov	r1, r7
 8006130:	f7fa fcca 	bl	8000ac8 <__aeabi_dcmpeq>
 8006134:	b918      	cbnz	r0, 800613e <__cvt+0xba>
 8006136:	f1c4 0401 	rsb	r4, r4, #1
 800613a:	f8ca 4000 	str.w	r4, [sl]
 800613e:	f8da 3000 	ldr.w	r3, [sl]
 8006142:	4499      	add	r9, r3
 8006144:	e7d3      	b.n	80060ee <__cvt+0x6a>
 8006146:	1c59      	adds	r1, r3, #1
 8006148:	9103      	str	r1, [sp, #12]
 800614a:	701a      	strb	r2, [r3, #0]
 800614c:	e7d9      	b.n	8006102 <__cvt+0x7e>

0800614e <__exponent>:
 800614e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006150:	2900      	cmp	r1, #0
 8006152:	bfba      	itte	lt
 8006154:	4249      	neglt	r1, r1
 8006156:	232d      	movlt	r3, #45	@ 0x2d
 8006158:	232b      	movge	r3, #43	@ 0x2b
 800615a:	2909      	cmp	r1, #9
 800615c:	7002      	strb	r2, [r0, #0]
 800615e:	7043      	strb	r3, [r0, #1]
 8006160:	dd29      	ble.n	80061b6 <__exponent+0x68>
 8006162:	f10d 0307 	add.w	r3, sp, #7
 8006166:	461d      	mov	r5, r3
 8006168:	270a      	movs	r7, #10
 800616a:	461a      	mov	r2, r3
 800616c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006170:	fb07 1416 	mls	r4, r7, r6, r1
 8006174:	3430      	adds	r4, #48	@ 0x30
 8006176:	f802 4c01 	strb.w	r4, [r2, #-1]
 800617a:	460c      	mov	r4, r1
 800617c:	2c63      	cmp	r4, #99	@ 0x63
 800617e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006182:	4631      	mov	r1, r6
 8006184:	dcf1      	bgt.n	800616a <__exponent+0x1c>
 8006186:	3130      	adds	r1, #48	@ 0x30
 8006188:	1e94      	subs	r4, r2, #2
 800618a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800618e:	1c41      	adds	r1, r0, #1
 8006190:	4623      	mov	r3, r4
 8006192:	42ab      	cmp	r3, r5
 8006194:	d30a      	bcc.n	80061ac <__exponent+0x5e>
 8006196:	f10d 0309 	add.w	r3, sp, #9
 800619a:	1a9b      	subs	r3, r3, r2
 800619c:	42ac      	cmp	r4, r5
 800619e:	bf88      	it	hi
 80061a0:	2300      	movhi	r3, #0
 80061a2:	3302      	adds	r3, #2
 80061a4:	4403      	add	r3, r0
 80061a6:	1a18      	subs	r0, r3, r0
 80061a8:	b003      	add	sp, #12
 80061aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 80061b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80061b4:	e7ed      	b.n	8006192 <__exponent+0x44>
 80061b6:	2330      	movs	r3, #48	@ 0x30
 80061b8:	3130      	adds	r1, #48	@ 0x30
 80061ba:	7083      	strb	r3, [r0, #2]
 80061bc:	70c1      	strb	r1, [r0, #3]
 80061be:	1d03      	adds	r3, r0, #4
 80061c0:	e7f1      	b.n	80061a6 <__exponent+0x58>
	...

080061c4 <_printf_float>:
 80061c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c8:	b08d      	sub	sp, #52	@ 0x34
 80061ca:	460c      	mov	r4, r1
 80061cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80061d0:	4616      	mov	r6, r2
 80061d2:	461f      	mov	r7, r3
 80061d4:	4605      	mov	r5, r0
 80061d6:	f000 fc97 	bl	8006b08 <_localeconv_r>
 80061da:	6803      	ldr	r3, [r0, #0]
 80061dc:	9304      	str	r3, [sp, #16]
 80061de:	4618      	mov	r0, r3
 80061e0:	f7fa f846 	bl	8000270 <strlen>
 80061e4:	2300      	movs	r3, #0
 80061e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80061e8:	f8d8 3000 	ldr.w	r3, [r8]
 80061ec:	9005      	str	r0, [sp, #20]
 80061ee:	3307      	adds	r3, #7
 80061f0:	f023 0307 	bic.w	r3, r3, #7
 80061f4:	f103 0208 	add.w	r2, r3, #8
 80061f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80061fc:	f8d4 b000 	ldr.w	fp, [r4]
 8006200:	f8c8 2000 	str.w	r2, [r8]
 8006204:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006208:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800620c:	9307      	str	r3, [sp, #28]
 800620e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006212:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800621a:	4b9c      	ldr	r3, [pc, #624]	@ (800648c <_printf_float+0x2c8>)
 800621c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006220:	f7fa fc84 	bl	8000b2c <__aeabi_dcmpun>
 8006224:	bb70      	cbnz	r0, 8006284 <_printf_float+0xc0>
 8006226:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800622a:	4b98      	ldr	r3, [pc, #608]	@ (800648c <_printf_float+0x2c8>)
 800622c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006230:	f7fa fc5e 	bl	8000af0 <__aeabi_dcmple>
 8006234:	bb30      	cbnz	r0, 8006284 <_printf_float+0xc0>
 8006236:	2200      	movs	r2, #0
 8006238:	2300      	movs	r3, #0
 800623a:	4640      	mov	r0, r8
 800623c:	4649      	mov	r1, r9
 800623e:	f7fa fc4d 	bl	8000adc <__aeabi_dcmplt>
 8006242:	b110      	cbz	r0, 800624a <_printf_float+0x86>
 8006244:	232d      	movs	r3, #45	@ 0x2d
 8006246:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800624a:	4a91      	ldr	r2, [pc, #580]	@ (8006490 <_printf_float+0x2cc>)
 800624c:	4b91      	ldr	r3, [pc, #580]	@ (8006494 <_printf_float+0x2d0>)
 800624e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006252:	bf94      	ite	ls
 8006254:	4690      	movls	r8, r2
 8006256:	4698      	movhi	r8, r3
 8006258:	2303      	movs	r3, #3
 800625a:	6123      	str	r3, [r4, #16]
 800625c:	f02b 0304 	bic.w	r3, fp, #4
 8006260:	6023      	str	r3, [r4, #0]
 8006262:	f04f 0900 	mov.w	r9, #0
 8006266:	9700      	str	r7, [sp, #0]
 8006268:	4633      	mov	r3, r6
 800626a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800626c:	4621      	mov	r1, r4
 800626e:	4628      	mov	r0, r5
 8006270:	f000 f9d2 	bl	8006618 <_printf_common>
 8006274:	3001      	adds	r0, #1
 8006276:	f040 808d 	bne.w	8006394 <_printf_float+0x1d0>
 800627a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800627e:	b00d      	add	sp, #52	@ 0x34
 8006280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006284:	4642      	mov	r2, r8
 8006286:	464b      	mov	r3, r9
 8006288:	4640      	mov	r0, r8
 800628a:	4649      	mov	r1, r9
 800628c:	f7fa fc4e 	bl	8000b2c <__aeabi_dcmpun>
 8006290:	b140      	cbz	r0, 80062a4 <_printf_float+0xe0>
 8006292:	464b      	mov	r3, r9
 8006294:	2b00      	cmp	r3, #0
 8006296:	bfbc      	itt	lt
 8006298:	232d      	movlt	r3, #45	@ 0x2d
 800629a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800629e:	4a7e      	ldr	r2, [pc, #504]	@ (8006498 <_printf_float+0x2d4>)
 80062a0:	4b7e      	ldr	r3, [pc, #504]	@ (800649c <_printf_float+0x2d8>)
 80062a2:	e7d4      	b.n	800624e <_printf_float+0x8a>
 80062a4:	6863      	ldr	r3, [r4, #4]
 80062a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80062aa:	9206      	str	r2, [sp, #24]
 80062ac:	1c5a      	adds	r2, r3, #1
 80062ae:	d13b      	bne.n	8006328 <_printf_float+0x164>
 80062b0:	2306      	movs	r3, #6
 80062b2:	6063      	str	r3, [r4, #4]
 80062b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80062b8:	2300      	movs	r3, #0
 80062ba:	6022      	str	r2, [r4, #0]
 80062bc:	9303      	str	r3, [sp, #12]
 80062be:	ab0a      	add	r3, sp, #40	@ 0x28
 80062c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80062c4:	ab09      	add	r3, sp, #36	@ 0x24
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	6861      	ldr	r1, [r4, #4]
 80062ca:	ec49 8b10 	vmov	d0, r8, r9
 80062ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80062d2:	4628      	mov	r0, r5
 80062d4:	f7ff fed6 	bl	8006084 <__cvt>
 80062d8:	9b06      	ldr	r3, [sp, #24]
 80062da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80062dc:	2b47      	cmp	r3, #71	@ 0x47
 80062de:	4680      	mov	r8, r0
 80062e0:	d129      	bne.n	8006336 <_printf_float+0x172>
 80062e2:	1cc8      	adds	r0, r1, #3
 80062e4:	db02      	blt.n	80062ec <_printf_float+0x128>
 80062e6:	6863      	ldr	r3, [r4, #4]
 80062e8:	4299      	cmp	r1, r3
 80062ea:	dd41      	ble.n	8006370 <_printf_float+0x1ac>
 80062ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80062f0:	fa5f fa8a 	uxtb.w	sl, sl
 80062f4:	3901      	subs	r1, #1
 80062f6:	4652      	mov	r2, sl
 80062f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80062fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80062fe:	f7ff ff26 	bl	800614e <__exponent>
 8006302:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006304:	1813      	adds	r3, r2, r0
 8006306:	2a01      	cmp	r2, #1
 8006308:	4681      	mov	r9, r0
 800630a:	6123      	str	r3, [r4, #16]
 800630c:	dc02      	bgt.n	8006314 <_printf_float+0x150>
 800630e:	6822      	ldr	r2, [r4, #0]
 8006310:	07d2      	lsls	r2, r2, #31
 8006312:	d501      	bpl.n	8006318 <_printf_float+0x154>
 8006314:	3301      	adds	r3, #1
 8006316:	6123      	str	r3, [r4, #16]
 8006318:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800631c:	2b00      	cmp	r3, #0
 800631e:	d0a2      	beq.n	8006266 <_printf_float+0xa2>
 8006320:	232d      	movs	r3, #45	@ 0x2d
 8006322:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006326:	e79e      	b.n	8006266 <_printf_float+0xa2>
 8006328:	9a06      	ldr	r2, [sp, #24]
 800632a:	2a47      	cmp	r2, #71	@ 0x47
 800632c:	d1c2      	bne.n	80062b4 <_printf_float+0xf0>
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1c0      	bne.n	80062b4 <_printf_float+0xf0>
 8006332:	2301      	movs	r3, #1
 8006334:	e7bd      	b.n	80062b2 <_printf_float+0xee>
 8006336:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800633a:	d9db      	bls.n	80062f4 <_printf_float+0x130>
 800633c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006340:	d118      	bne.n	8006374 <_printf_float+0x1b0>
 8006342:	2900      	cmp	r1, #0
 8006344:	6863      	ldr	r3, [r4, #4]
 8006346:	dd0b      	ble.n	8006360 <_printf_float+0x19c>
 8006348:	6121      	str	r1, [r4, #16]
 800634a:	b913      	cbnz	r3, 8006352 <_printf_float+0x18e>
 800634c:	6822      	ldr	r2, [r4, #0]
 800634e:	07d0      	lsls	r0, r2, #31
 8006350:	d502      	bpl.n	8006358 <_printf_float+0x194>
 8006352:	3301      	adds	r3, #1
 8006354:	440b      	add	r3, r1
 8006356:	6123      	str	r3, [r4, #16]
 8006358:	65a1      	str	r1, [r4, #88]	@ 0x58
 800635a:	f04f 0900 	mov.w	r9, #0
 800635e:	e7db      	b.n	8006318 <_printf_float+0x154>
 8006360:	b913      	cbnz	r3, 8006368 <_printf_float+0x1a4>
 8006362:	6822      	ldr	r2, [r4, #0]
 8006364:	07d2      	lsls	r2, r2, #31
 8006366:	d501      	bpl.n	800636c <_printf_float+0x1a8>
 8006368:	3302      	adds	r3, #2
 800636a:	e7f4      	b.n	8006356 <_printf_float+0x192>
 800636c:	2301      	movs	r3, #1
 800636e:	e7f2      	b.n	8006356 <_printf_float+0x192>
 8006370:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006376:	4299      	cmp	r1, r3
 8006378:	db05      	blt.n	8006386 <_printf_float+0x1c2>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	6121      	str	r1, [r4, #16]
 800637e:	07d8      	lsls	r0, r3, #31
 8006380:	d5ea      	bpl.n	8006358 <_printf_float+0x194>
 8006382:	1c4b      	adds	r3, r1, #1
 8006384:	e7e7      	b.n	8006356 <_printf_float+0x192>
 8006386:	2900      	cmp	r1, #0
 8006388:	bfd4      	ite	le
 800638a:	f1c1 0202 	rsble	r2, r1, #2
 800638e:	2201      	movgt	r2, #1
 8006390:	4413      	add	r3, r2
 8006392:	e7e0      	b.n	8006356 <_printf_float+0x192>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	055a      	lsls	r2, r3, #21
 8006398:	d407      	bmi.n	80063aa <_printf_float+0x1e6>
 800639a:	6923      	ldr	r3, [r4, #16]
 800639c:	4642      	mov	r2, r8
 800639e:	4631      	mov	r1, r6
 80063a0:	4628      	mov	r0, r5
 80063a2:	47b8      	blx	r7
 80063a4:	3001      	adds	r0, #1
 80063a6:	d12b      	bne.n	8006400 <_printf_float+0x23c>
 80063a8:	e767      	b.n	800627a <_printf_float+0xb6>
 80063aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80063ae:	f240 80dd 	bls.w	800656c <_printf_float+0x3a8>
 80063b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063b6:	2200      	movs	r2, #0
 80063b8:	2300      	movs	r3, #0
 80063ba:	f7fa fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 80063be:	2800      	cmp	r0, #0
 80063c0:	d033      	beq.n	800642a <_printf_float+0x266>
 80063c2:	4a37      	ldr	r2, [pc, #220]	@ (80064a0 <_printf_float+0x2dc>)
 80063c4:	2301      	movs	r3, #1
 80063c6:	4631      	mov	r1, r6
 80063c8:	4628      	mov	r0, r5
 80063ca:	47b8      	blx	r7
 80063cc:	3001      	adds	r0, #1
 80063ce:	f43f af54 	beq.w	800627a <_printf_float+0xb6>
 80063d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80063d6:	4543      	cmp	r3, r8
 80063d8:	db02      	blt.n	80063e0 <_printf_float+0x21c>
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	07d8      	lsls	r0, r3, #31
 80063de:	d50f      	bpl.n	8006400 <_printf_float+0x23c>
 80063e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063e4:	4631      	mov	r1, r6
 80063e6:	4628      	mov	r0, r5
 80063e8:	47b8      	blx	r7
 80063ea:	3001      	adds	r0, #1
 80063ec:	f43f af45 	beq.w	800627a <_printf_float+0xb6>
 80063f0:	f04f 0900 	mov.w	r9, #0
 80063f4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80063f8:	f104 0a1a 	add.w	sl, r4, #26
 80063fc:	45c8      	cmp	r8, r9
 80063fe:	dc09      	bgt.n	8006414 <_printf_float+0x250>
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	079b      	lsls	r3, r3, #30
 8006404:	f100 8103 	bmi.w	800660e <_printf_float+0x44a>
 8006408:	68e0      	ldr	r0, [r4, #12]
 800640a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800640c:	4298      	cmp	r0, r3
 800640e:	bfb8      	it	lt
 8006410:	4618      	movlt	r0, r3
 8006412:	e734      	b.n	800627e <_printf_float+0xba>
 8006414:	2301      	movs	r3, #1
 8006416:	4652      	mov	r2, sl
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	f43f af2b 	beq.w	800627a <_printf_float+0xb6>
 8006424:	f109 0901 	add.w	r9, r9, #1
 8006428:	e7e8      	b.n	80063fc <_printf_float+0x238>
 800642a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642c:	2b00      	cmp	r3, #0
 800642e:	dc39      	bgt.n	80064a4 <_printf_float+0x2e0>
 8006430:	4a1b      	ldr	r2, [pc, #108]	@ (80064a0 <_printf_float+0x2dc>)
 8006432:	2301      	movs	r3, #1
 8006434:	4631      	mov	r1, r6
 8006436:	4628      	mov	r0, r5
 8006438:	47b8      	blx	r7
 800643a:	3001      	adds	r0, #1
 800643c:	f43f af1d 	beq.w	800627a <_printf_float+0xb6>
 8006440:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006444:	ea59 0303 	orrs.w	r3, r9, r3
 8006448:	d102      	bne.n	8006450 <_printf_float+0x28c>
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	07d9      	lsls	r1, r3, #31
 800644e:	d5d7      	bpl.n	8006400 <_printf_float+0x23c>
 8006450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006454:	4631      	mov	r1, r6
 8006456:	4628      	mov	r0, r5
 8006458:	47b8      	blx	r7
 800645a:	3001      	adds	r0, #1
 800645c:	f43f af0d 	beq.w	800627a <_printf_float+0xb6>
 8006460:	f04f 0a00 	mov.w	sl, #0
 8006464:	f104 0b1a 	add.w	fp, r4, #26
 8006468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800646a:	425b      	negs	r3, r3
 800646c:	4553      	cmp	r3, sl
 800646e:	dc01      	bgt.n	8006474 <_printf_float+0x2b0>
 8006470:	464b      	mov	r3, r9
 8006472:	e793      	b.n	800639c <_printf_float+0x1d8>
 8006474:	2301      	movs	r3, #1
 8006476:	465a      	mov	r2, fp
 8006478:	4631      	mov	r1, r6
 800647a:	4628      	mov	r0, r5
 800647c:	47b8      	blx	r7
 800647e:	3001      	adds	r0, #1
 8006480:	f43f aefb 	beq.w	800627a <_printf_float+0xb6>
 8006484:	f10a 0a01 	add.w	sl, sl, #1
 8006488:	e7ee      	b.n	8006468 <_printf_float+0x2a4>
 800648a:	bf00      	nop
 800648c:	7fefffff 	.word	0x7fefffff
 8006490:	08008d54 	.word	0x08008d54
 8006494:	08008d58 	.word	0x08008d58
 8006498:	08008d5c 	.word	0x08008d5c
 800649c:	08008d60 	.word	0x08008d60
 80064a0:	08008d64 	.word	0x08008d64
 80064a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80064aa:	4553      	cmp	r3, sl
 80064ac:	bfa8      	it	ge
 80064ae:	4653      	movge	r3, sl
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	4699      	mov	r9, r3
 80064b4:	dc36      	bgt.n	8006524 <_printf_float+0x360>
 80064b6:	f04f 0b00 	mov.w	fp, #0
 80064ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064be:	f104 021a 	add.w	r2, r4, #26
 80064c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064c4:	9306      	str	r3, [sp, #24]
 80064c6:	eba3 0309 	sub.w	r3, r3, r9
 80064ca:	455b      	cmp	r3, fp
 80064cc:	dc31      	bgt.n	8006532 <_printf_float+0x36e>
 80064ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064d0:	459a      	cmp	sl, r3
 80064d2:	dc3a      	bgt.n	800654a <_printf_float+0x386>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	07da      	lsls	r2, r3, #31
 80064d8:	d437      	bmi.n	800654a <_printf_float+0x386>
 80064da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064dc:	ebaa 0903 	sub.w	r9, sl, r3
 80064e0:	9b06      	ldr	r3, [sp, #24]
 80064e2:	ebaa 0303 	sub.w	r3, sl, r3
 80064e6:	4599      	cmp	r9, r3
 80064e8:	bfa8      	it	ge
 80064ea:	4699      	movge	r9, r3
 80064ec:	f1b9 0f00 	cmp.w	r9, #0
 80064f0:	dc33      	bgt.n	800655a <_printf_float+0x396>
 80064f2:	f04f 0800 	mov.w	r8, #0
 80064f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064fa:	f104 0b1a 	add.w	fp, r4, #26
 80064fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006500:	ebaa 0303 	sub.w	r3, sl, r3
 8006504:	eba3 0309 	sub.w	r3, r3, r9
 8006508:	4543      	cmp	r3, r8
 800650a:	f77f af79 	ble.w	8006400 <_printf_float+0x23c>
 800650e:	2301      	movs	r3, #1
 8006510:	465a      	mov	r2, fp
 8006512:	4631      	mov	r1, r6
 8006514:	4628      	mov	r0, r5
 8006516:	47b8      	blx	r7
 8006518:	3001      	adds	r0, #1
 800651a:	f43f aeae 	beq.w	800627a <_printf_float+0xb6>
 800651e:	f108 0801 	add.w	r8, r8, #1
 8006522:	e7ec      	b.n	80064fe <_printf_float+0x33a>
 8006524:	4642      	mov	r2, r8
 8006526:	4631      	mov	r1, r6
 8006528:	4628      	mov	r0, r5
 800652a:	47b8      	blx	r7
 800652c:	3001      	adds	r0, #1
 800652e:	d1c2      	bne.n	80064b6 <_printf_float+0x2f2>
 8006530:	e6a3      	b.n	800627a <_printf_float+0xb6>
 8006532:	2301      	movs	r3, #1
 8006534:	4631      	mov	r1, r6
 8006536:	4628      	mov	r0, r5
 8006538:	9206      	str	r2, [sp, #24]
 800653a:	47b8      	blx	r7
 800653c:	3001      	adds	r0, #1
 800653e:	f43f ae9c 	beq.w	800627a <_printf_float+0xb6>
 8006542:	9a06      	ldr	r2, [sp, #24]
 8006544:	f10b 0b01 	add.w	fp, fp, #1
 8006548:	e7bb      	b.n	80064c2 <_printf_float+0x2fe>
 800654a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800654e:	4631      	mov	r1, r6
 8006550:	4628      	mov	r0, r5
 8006552:	47b8      	blx	r7
 8006554:	3001      	adds	r0, #1
 8006556:	d1c0      	bne.n	80064da <_printf_float+0x316>
 8006558:	e68f      	b.n	800627a <_printf_float+0xb6>
 800655a:	9a06      	ldr	r2, [sp, #24]
 800655c:	464b      	mov	r3, r9
 800655e:	4442      	add	r2, r8
 8006560:	4631      	mov	r1, r6
 8006562:	4628      	mov	r0, r5
 8006564:	47b8      	blx	r7
 8006566:	3001      	adds	r0, #1
 8006568:	d1c3      	bne.n	80064f2 <_printf_float+0x32e>
 800656a:	e686      	b.n	800627a <_printf_float+0xb6>
 800656c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006570:	f1ba 0f01 	cmp.w	sl, #1
 8006574:	dc01      	bgt.n	800657a <_printf_float+0x3b6>
 8006576:	07db      	lsls	r3, r3, #31
 8006578:	d536      	bpl.n	80065e8 <_printf_float+0x424>
 800657a:	2301      	movs	r3, #1
 800657c:	4642      	mov	r2, r8
 800657e:	4631      	mov	r1, r6
 8006580:	4628      	mov	r0, r5
 8006582:	47b8      	blx	r7
 8006584:	3001      	adds	r0, #1
 8006586:	f43f ae78 	beq.w	800627a <_printf_float+0xb6>
 800658a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800658e:	4631      	mov	r1, r6
 8006590:	4628      	mov	r0, r5
 8006592:	47b8      	blx	r7
 8006594:	3001      	adds	r0, #1
 8006596:	f43f ae70 	beq.w	800627a <_printf_float+0xb6>
 800659a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800659e:	2200      	movs	r2, #0
 80065a0:	2300      	movs	r3, #0
 80065a2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80065a6:	f7fa fa8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80065aa:	b9c0      	cbnz	r0, 80065de <_printf_float+0x41a>
 80065ac:	4653      	mov	r3, sl
 80065ae:	f108 0201 	add.w	r2, r8, #1
 80065b2:	4631      	mov	r1, r6
 80065b4:	4628      	mov	r0, r5
 80065b6:	47b8      	blx	r7
 80065b8:	3001      	adds	r0, #1
 80065ba:	d10c      	bne.n	80065d6 <_printf_float+0x412>
 80065bc:	e65d      	b.n	800627a <_printf_float+0xb6>
 80065be:	2301      	movs	r3, #1
 80065c0:	465a      	mov	r2, fp
 80065c2:	4631      	mov	r1, r6
 80065c4:	4628      	mov	r0, r5
 80065c6:	47b8      	blx	r7
 80065c8:	3001      	adds	r0, #1
 80065ca:	f43f ae56 	beq.w	800627a <_printf_float+0xb6>
 80065ce:	f108 0801 	add.w	r8, r8, #1
 80065d2:	45d0      	cmp	r8, sl
 80065d4:	dbf3      	blt.n	80065be <_printf_float+0x3fa>
 80065d6:	464b      	mov	r3, r9
 80065d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80065dc:	e6df      	b.n	800639e <_printf_float+0x1da>
 80065de:	f04f 0800 	mov.w	r8, #0
 80065e2:	f104 0b1a 	add.w	fp, r4, #26
 80065e6:	e7f4      	b.n	80065d2 <_printf_float+0x40e>
 80065e8:	2301      	movs	r3, #1
 80065ea:	4642      	mov	r2, r8
 80065ec:	e7e1      	b.n	80065b2 <_printf_float+0x3ee>
 80065ee:	2301      	movs	r3, #1
 80065f0:	464a      	mov	r2, r9
 80065f2:	4631      	mov	r1, r6
 80065f4:	4628      	mov	r0, r5
 80065f6:	47b8      	blx	r7
 80065f8:	3001      	adds	r0, #1
 80065fa:	f43f ae3e 	beq.w	800627a <_printf_float+0xb6>
 80065fe:	f108 0801 	add.w	r8, r8, #1
 8006602:	68e3      	ldr	r3, [r4, #12]
 8006604:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006606:	1a5b      	subs	r3, r3, r1
 8006608:	4543      	cmp	r3, r8
 800660a:	dcf0      	bgt.n	80065ee <_printf_float+0x42a>
 800660c:	e6fc      	b.n	8006408 <_printf_float+0x244>
 800660e:	f04f 0800 	mov.w	r8, #0
 8006612:	f104 0919 	add.w	r9, r4, #25
 8006616:	e7f4      	b.n	8006602 <_printf_float+0x43e>

08006618 <_printf_common>:
 8006618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800661c:	4616      	mov	r6, r2
 800661e:	4698      	mov	r8, r3
 8006620:	688a      	ldr	r2, [r1, #8]
 8006622:	690b      	ldr	r3, [r1, #16]
 8006624:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006628:	4293      	cmp	r3, r2
 800662a:	bfb8      	it	lt
 800662c:	4613      	movlt	r3, r2
 800662e:	6033      	str	r3, [r6, #0]
 8006630:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006634:	4607      	mov	r7, r0
 8006636:	460c      	mov	r4, r1
 8006638:	b10a      	cbz	r2, 800663e <_printf_common+0x26>
 800663a:	3301      	adds	r3, #1
 800663c:	6033      	str	r3, [r6, #0]
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	0699      	lsls	r1, r3, #26
 8006642:	bf42      	ittt	mi
 8006644:	6833      	ldrmi	r3, [r6, #0]
 8006646:	3302      	addmi	r3, #2
 8006648:	6033      	strmi	r3, [r6, #0]
 800664a:	6825      	ldr	r5, [r4, #0]
 800664c:	f015 0506 	ands.w	r5, r5, #6
 8006650:	d106      	bne.n	8006660 <_printf_common+0x48>
 8006652:	f104 0a19 	add.w	sl, r4, #25
 8006656:	68e3      	ldr	r3, [r4, #12]
 8006658:	6832      	ldr	r2, [r6, #0]
 800665a:	1a9b      	subs	r3, r3, r2
 800665c:	42ab      	cmp	r3, r5
 800665e:	dc26      	bgt.n	80066ae <_printf_common+0x96>
 8006660:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006664:	6822      	ldr	r2, [r4, #0]
 8006666:	3b00      	subs	r3, #0
 8006668:	bf18      	it	ne
 800666a:	2301      	movne	r3, #1
 800666c:	0692      	lsls	r2, r2, #26
 800666e:	d42b      	bmi.n	80066c8 <_printf_common+0xb0>
 8006670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006674:	4641      	mov	r1, r8
 8006676:	4638      	mov	r0, r7
 8006678:	47c8      	blx	r9
 800667a:	3001      	adds	r0, #1
 800667c:	d01e      	beq.n	80066bc <_printf_common+0xa4>
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	6922      	ldr	r2, [r4, #16]
 8006682:	f003 0306 	and.w	r3, r3, #6
 8006686:	2b04      	cmp	r3, #4
 8006688:	bf02      	ittt	eq
 800668a:	68e5      	ldreq	r5, [r4, #12]
 800668c:	6833      	ldreq	r3, [r6, #0]
 800668e:	1aed      	subeq	r5, r5, r3
 8006690:	68a3      	ldr	r3, [r4, #8]
 8006692:	bf0c      	ite	eq
 8006694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006698:	2500      	movne	r5, #0
 800669a:	4293      	cmp	r3, r2
 800669c:	bfc4      	itt	gt
 800669e:	1a9b      	subgt	r3, r3, r2
 80066a0:	18ed      	addgt	r5, r5, r3
 80066a2:	2600      	movs	r6, #0
 80066a4:	341a      	adds	r4, #26
 80066a6:	42b5      	cmp	r5, r6
 80066a8:	d11a      	bne.n	80066e0 <_printf_common+0xc8>
 80066aa:	2000      	movs	r0, #0
 80066ac:	e008      	b.n	80066c0 <_printf_common+0xa8>
 80066ae:	2301      	movs	r3, #1
 80066b0:	4652      	mov	r2, sl
 80066b2:	4641      	mov	r1, r8
 80066b4:	4638      	mov	r0, r7
 80066b6:	47c8      	blx	r9
 80066b8:	3001      	adds	r0, #1
 80066ba:	d103      	bne.n	80066c4 <_printf_common+0xac>
 80066bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c4:	3501      	adds	r5, #1
 80066c6:	e7c6      	b.n	8006656 <_printf_common+0x3e>
 80066c8:	18e1      	adds	r1, r4, r3
 80066ca:	1c5a      	adds	r2, r3, #1
 80066cc:	2030      	movs	r0, #48	@ 0x30
 80066ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066d2:	4422      	add	r2, r4
 80066d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066dc:	3302      	adds	r3, #2
 80066de:	e7c7      	b.n	8006670 <_printf_common+0x58>
 80066e0:	2301      	movs	r3, #1
 80066e2:	4622      	mov	r2, r4
 80066e4:	4641      	mov	r1, r8
 80066e6:	4638      	mov	r0, r7
 80066e8:	47c8      	blx	r9
 80066ea:	3001      	adds	r0, #1
 80066ec:	d0e6      	beq.n	80066bc <_printf_common+0xa4>
 80066ee:	3601      	adds	r6, #1
 80066f0:	e7d9      	b.n	80066a6 <_printf_common+0x8e>
	...

080066f4 <_printf_i>:
 80066f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066f8:	7e0f      	ldrb	r7, [r1, #24]
 80066fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066fc:	2f78      	cmp	r7, #120	@ 0x78
 80066fe:	4691      	mov	r9, r2
 8006700:	4680      	mov	r8, r0
 8006702:	460c      	mov	r4, r1
 8006704:	469a      	mov	sl, r3
 8006706:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800670a:	d807      	bhi.n	800671c <_printf_i+0x28>
 800670c:	2f62      	cmp	r7, #98	@ 0x62
 800670e:	d80a      	bhi.n	8006726 <_printf_i+0x32>
 8006710:	2f00      	cmp	r7, #0
 8006712:	f000 80d2 	beq.w	80068ba <_printf_i+0x1c6>
 8006716:	2f58      	cmp	r7, #88	@ 0x58
 8006718:	f000 80b9 	beq.w	800688e <_printf_i+0x19a>
 800671c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006720:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006724:	e03a      	b.n	800679c <_printf_i+0xa8>
 8006726:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800672a:	2b15      	cmp	r3, #21
 800672c:	d8f6      	bhi.n	800671c <_printf_i+0x28>
 800672e:	a101      	add	r1, pc, #4	@ (adr r1, 8006734 <_printf_i+0x40>)
 8006730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006734:	0800678d 	.word	0x0800678d
 8006738:	080067a1 	.word	0x080067a1
 800673c:	0800671d 	.word	0x0800671d
 8006740:	0800671d 	.word	0x0800671d
 8006744:	0800671d 	.word	0x0800671d
 8006748:	0800671d 	.word	0x0800671d
 800674c:	080067a1 	.word	0x080067a1
 8006750:	0800671d 	.word	0x0800671d
 8006754:	0800671d 	.word	0x0800671d
 8006758:	0800671d 	.word	0x0800671d
 800675c:	0800671d 	.word	0x0800671d
 8006760:	080068a1 	.word	0x080068a1
 8006764:	080067cb 	.word	0x080067cb
 8006768:	0800685b 	.word	0x0800685b
 800676c:	0800671d 	.word	0x0800671d
 8006770:	0800671d 	.word	0x0800671d
 8006774:	080068c3 	.word	0x080068c3
 8006778:	0800671d 	.word	0x0800671d
 800677c:	080067cb 	.word	0x080067cb
 8006780:	0800671d 	.word	0x0800671d
 8006784:	0800671d 	.word	0x0800671d
 8006788:	08006863 	.word	0x08006863
 800678c:	6833      	ldr	r3, [r6, #0]
 800678e:	1d1a      	adds	r2, r3, #4
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	6032      	str	r2, [r6, #0]
 8006794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006798:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800679c:	2301      	movs	r3, #1
 800679e:	e09d      	b.n	80068dc <_printf_i+0x1e8>
 80067a0:	6833      	ldr	r3, [r6, #0]
 80067a2:	6820      	ldr	r0, [r4, #0]
 80067a4:	1d19      	adds	r1, r3, #4
 80067a6:	6031      	str	r1, [r6, #0]
 80067a8:	0606      	lsls	r6, r0, #24
 80067aa:	d501      	bpl.n	80067b0 <_printf_i+0xbc>
 80067ac:	681d      	ldr	r5, [r3, #0]
 80067ae:	e003      	b.n	80067b8 <_printf_i+0xc4>
 80067b0:	0645      	lsls	r5, r0, #25
 80067b2:	d5fb      	bpl.n	80067ac <_printf_i+0xb8>
 80067b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067b8:	2d00      	cmp	r5, #0
 80067ba:	da03      	bge.n	80067c4 <_printf_i+0xd0>
 80067bc:	232d      	movs	r3, #45	@ 0x2d
 80067be:	426d      	negs	r5, r5
 80067c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067c4:	4859      	ldr	r0, [pc, #356]	@ (800692c <_printf_i+0x238>)
 80067c6:	230a      	movs	r3, #10
 80067c8:	e011      	b.n	80067ee <_printf_i+0xfa>
 80067ca:	6821      	ldr	r1, [r4, #0]
 80067cc:	6833      	ldr	r3, [r6, #0]
 80067ce:	0608      	lsls	r0, r1, #24
 80067d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80067d4:	d402      	bmi.n	80067dc <_printf_i+0xe8>
 80067d6:	0649      	lsls	r1, r1, #25
 80067d8:	bf48      	it	mi
 80067da:	b2ad      	uxthmi	r5, r5
 80067dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80067de:	4853      	ldr	r0, [pc, #332]	@ (800692c <_printf_i+0x238>)
 80067e0:	6033      	str	r3, [r6, #0]
 80067e2:	bf14      	ite	ne
 80067e4:	230a      	movne	r3, #10
 80067e6:	2308      	moveq	r3, #8
 80067e8:	2100      	movs	r1, #0
 80067ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067ee:	6866      	ldr	r6, [r4, #4]
 80067f0:	60a6      	str	r6, [r4, #8]
 80067f2:	2e00      	cmp	r6, #0
 80067f4:	bfa2      	ittt	ge
 80067f6:	6821      	ldrge	r1, [r4, #0]
 80067f8:	f021 0104 	bicge.w	r1, r1, #4
 80067fc:	6021      	strge	r1, [r4, #0]
 80067fe:	b90d      	cbnz	r5, 8006804 <_printf_i+0x110>
 8006800:	2e00      	cmp	r6, #0
 8006802:	d04b      	beq.n	800689c <_printf_i+0x1a8>
 8006804:	4616      	mov	r6, r2
 8006806:	fbb5 f1f3 	udiv	r1, r5, r3
 800680a:	fb03 5711 	mls	r7, r3, r1, r5
 800680e:	5dc7      	ldrb	r7, [r0, r7]
 8006810:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006814:	462f      	mov	r7, r5
 8006816:	42bb      	cmp	r3, r7
 8006818:	460d      	mov	r5, r1
 800681a:	d9f4      	bls.n	8006806 <_printf_i+0x112>
 800681c:	2b08      	cmp	r3, #8
 800681e:	d10b      	bne.n	8006838 <_printf_i+0x144>
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	07df      	lsls	r7, r3, #31
 8006824:	d508      	bpl.n	8006838 <_printf_i+0x144>
 8006826:	6923      	ldr	r3, [r4, #16]
 8006828:	6861      	ldr	r1, [r4, #4]
 800682a:	4299      	cmp	r1, r3
 800682c:	bfde      	ittt	le
 800682e:	2330      	movle	r3, #48	@ 0x30
 8006830:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006834:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006838:	1b92      	subs	r2, r2, r6
 800683a:	6122      	str	r2, [r4, #16]
 800683c:	f8cd a000 	str.w	sl, [sp]
 8006840:	464b      	mov	r3, r9
 8006842:	aa03      	add	r2, sp, #12
 8006844:	4621      	mov	r1, r4
 8006846:	4640      	mov	r0, r8
 8006848:	f7ff fee6 	bl	8006618 <_printf_common>
 800684c:	3001      	adds	r0, #1
 800684e:	d14a      	bne.n	80068e6 <_printf_i+0x1f2>
 8006850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006854:	b004      	add	sp, #16
 8006856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	f043 0320 	orr.w	r3, r3, #32
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	4833      	ldr	r0, [pc, #204]	@ (8006930 <_printf_i+0x23c>)
 8006864:	2778      	movs	r7, #120	@ 0x78
 8006866:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	6831      	ldr	r1, [r6, #0]
 800686e:	061f      	lsls	r7, r3, #24
 8006870:	f851 5b04 	ldr.w	r5, [r1], #4
 8006874:	d402      	bmi.n	800687c <_printf_i+0x188>
 8006876:	065f      	lsls	r7, r3, #25
 8006878:	bf48      	it	mi
 800687a:	b2ad      	uxthmi	r5, r5
 800687c:	6031      	str	r1, [r6, #0]
 800687e:	07d9      	lsls	r1, r3, #31
 8006880:	bf44      	itt	mi
 8006882:	f043 0320 	orrmi.w	r3, r3, #32
 8006886:	6023      	strmi	r3, [r4, #0]
 8006888:	b11d      	cbz	r5, 8006892 <_printf_i+0x19e>
 800688a:	2310      	movs	r3, #16
 800688c:	e7ac      	b.n	80067e8 <_printf_i+0xf4>
 800688e:	4827      	ldr	r0, [pc, #156]	@ (800692c <_printf_i+0x238>)
 8006890:	e7e9      	b.n	8006866 <_printf_i+0x172>
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	f023 0320 	bic.w	r3, r3, #32
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	e7f6      	b.n	800688a <_printf_i+0x196>
 800689c:	4616      	mov	r6, r2
 800689e:	e7bd      	b.n	800681c <_printf_i+0x128>
 80068a0:	6833      	ldr	r3, [r6, #0]
 80068a2:	6825      	ldr	r5, [r4, #0]
 80068a4:	6961      	ldr	r1, [r4, #20]
 80068a6:	1d18      	adds	r0, r3, #4
 80068a8:	6030      	str	r0, [r6, #0]
 80068aa:	062e      	lsls	r6, r5, #24
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	d501      	bpl.n	80068b4 <_printf_i+0x1c0>
 80068b0:	6019      	str	r1, [r3, #0]
 80068b2:	e002      	b.n	80068ba <_printf_i+0x1c6>
 80068b4:	0668      	lsls	r0, r5, #25
 80068b6:	d5fb      	bpl.n	80068b0 <_printf_i+0x1bc>
 80068b8:	8019      	strh	r1, [r3, #0]
 80068ba:	2300      	movs	r3, #0
 80068bc:	6123      	str	r3, [r4, #16]
 80068be:	4616      	mov	r6, r2
 80068c0:	e7bc      	b.n	800683c <_printf_i+0x148>
 80068c2:	6833      	ldr	r3, [r6, #0]
 80068c4:	1d1a      	adds	r2, r3, #4
 80068c6:	6032      	str	r2, [r6, #0]
 80068c8:	681e      	ldr	r6, [r3, #0]
 80068ca:	6862      	ldr	r2, [r4, #4]
 80068cc:	2100      	movs	r1, #0
 80068ce:	4630      	mov	r0, r6
 80068d0:	f7f9 fc7e 	bl	80001d0 <memchr>
 80068d4:	b108      	cbz	r0, 80068da <_printf_i+0x1e6>
 80068d6:	1b80      	subs	r0, r0, r6
 80068d8:	6060      	str	r0, [r4, #4]
 80068da:	6863      	ldr	r3, [r4, #4]
 80068dc:	6123      	str	r3, [r4, #16]
 80068de:	2300      	movs	r3, #0
 80068e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068e4:	e7aa      	b.n	800683c <_printf_i+0x148>
 80068e6:	6923      	ldr	r3, [r4, #16]
 80068e8:	4632      	mov	r2, r6
 80068ea:	4649      	mov	r1, r9
 80068ec:	4640      	mov	r0, r8
 80068ee:	47d0      	blx	sl
 80068f0:	3001      	adds	r0, #1
 80068f2:	d0ad      	beq.n	8006850 <_printf_i+0x15c>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	079b      	lsls	r3, r3, #30
 80068f8:	d413      	bmi.n	8006922 <_printf_i+0x22e>
 80068fa:	68e0      	ldr	r0, [r4, #12]
 80068fc:	9b03      	ldr	r3, [sp, #12]
 80068fe:	4298      	cmp	r0, r3
 8006900:	bfb8      	it	lt
 8006902:	4618      	movlt	r0, r3
 8006904:	e7a6      	b.n	8006854 <_printf_i+0x160>
 8006906:	2301      	movs	r3, #1
 8006908:	4632      	mov	r2, r6
 800690a:	4649      	mov	r1, r9
 800690c:	4640      	mov	r0, r8
 800690e:	47d0      	blx	sl
 8006910:	3001      	adds	r0, #1
 8006912:	d09d      	beq.n	8006850 <_printf_i+0x15c>
 8006914:	3501      	adds	r5, #1
 8006916:	68e3      	ldr	r3, [r4, #12]
 8006918:	9903      	ldr	r1, [sp, #12]
 800691a:	1a5b      	subs	r3, r3, r1
 800691c:	42ab      	cmp	r3, r5
 800691e:	dcf2      	bgt.n	8006906 <_printf_i+0x212>
 8006920:	e7eb      	b.n	80068fa <_printf_i+0x206>
 8006922:	2500      	movs	r5, #0
 8006924:	f104 0619 	add.w	r6, r4, #25
 8006928:	e7f5      	b.n	8006916 <_printf_i+0x222>
 800692a:	bf00      	nop
 800692c:	08008d66 	.word	0x08008d66
 8006930:	08008d77 	.word	0x08008d77

08006934 <siprintf>:
 8006934:	b40e      	push	{r1, r2, r3}
 8006936:	b500      	push	{lr}
 8006938:	b09c      	sub	sp, #112	@ 0x70
 800693a:	ab1d      	add	r3, sp, #116	@ 0x74
 800693c:	9002      	str	r0, [sp, #8]
 800693e:	9006      	str	r0, [sp, #24]
 8006940:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006944:	4809      	ldr	r0, [pc, #36]	@ (800696c <siprintf+0x38>)
 8006946:	9107      	str	r1, [sp, #28]
 8006948:	9104      	str	r1, [sp, #16]
 800694a:	4909      	ldr	r1, [pc, #36]	@ (8006970 <siprintf+0x3c>)
 800694c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006950:	9105      	str	r1, [sp, #20]
 8006952:	6800      	ldr	r0, [r0, #0]
 8006954:	9301      	str	r3, [sp, #4]
 8006956:	a902      	add	r1, sp, #8
 8006958:	f000 ffb2 	bl	80078c0 <_svfiprintf_r>
 800695c:	9b02      	ldr	r3, [sp, #8]
 800695e:	2200      	movs	r2, #0
 8006960:	701a      	strb	r2, [r3, #0]
 8006962:	b01c      	add	sp, #112	@ 0x70
 8006964:	f85d eb04 	ldr.w	lr, [sp], #4
 8006968:	b003      	add	sp, #12
 800696a:	4770      	bx	lr
 800696c:	20000024 	.word	0x20000024
 8006970:	ffff0208 	.word	0xffff0208

08006974 <std>:
 8006974:	2300      	movs	r3, #0
 8006976:	b510      	push	{r4, lr}
 8006978:	4604      	mov	r4, r0
 800697a:	e9c0 3300 	strd	r3, r3, [r0]
 800697e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006982:	6083      	str	r3, [r0, #8]
 8006984:	8181      	strh	r1, [r0, #12]
 8006986:	6643      	str	r3, [r0, #100]	@ 0x64
 8006988:	81c2      	strh	r2, [r0, #14]
 800698a:	6183      	str	r3, [r0, #24]
 800698c:	4619      	mov	r1, r3
 800698e:	2208      	movs	r2, #8
 8006990:	305c      	adds	r0, #92	@ 0x5c
 8006992:	f000 f8b1 	bl	8006af8 <memset>
 8006996:	4b0d      	ldr	r3, [pc, #52]	@ (80069cc <std+0x58>)
 8006998:	6263      	str	r3, [r4, #36]	@ 0x24
 800699a:	4b0d      	ldr	r3, [pc, #52]	@ (80069d0 <std+0x5c>)
 800699c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800699e:	4b0d      	ldr	r3, [pc, #52]	@ (80069d4 <std+0x60>)
 80069a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80069a2:	4b0d      	ldr	r3, [pc, #52]	@ (80069d8 <std+0x64>)
 80069a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80069a6:	4b0d      	ldr	r3, [pc, #52]	@ (80069dc <std+0x68>)
 80069a8:	6224      	str	r4, [r4, #32]
 80069aa:	429c      	cmp	r4, r3
 80069ac:	d006      	beq.n	80069bc <std+0x48>
 80069ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80069b2:	4294      	cmp	r4, r2
 80069b4:	d002      	beq.n	80069bc <std+0x48>
 80069b6:	33d0      	adds	r3, #208	@ 0xd0
 80069b8:	429c      	cmp	r4, r3
 80069ba:	d105      	bne.n	80069c8 <std+0x54>
 80069bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80069c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069c4:	f000 b8ce 	b.w	8006b64 <__retarget_lock_init_recursive>
 80069c8:	bd10      	pop	{r4, pc}
 80069ca:	bf00      	nop
 80069cc:	08008481 	.word	0x08008481
 80069d0:	080084a3 	.word	0x080084a3
 80069d4:	080084db 	.word	0x080084db
 80069d8:	080084ff 	.word	0x080084ff
 80069dc:	20000390 	.word	0x20000390

080069e0 <stdio_exit_handler>:
 80069e0:	4a02      	ldr	r2, [pc, #8]	@ (80069ec <stdio_exit_handler+0xc>)
 80069e2:	4903      	ldr	r1, [pc, #12]	@ (80069f0 <stdio_exit_handler+0x10>)
 80069e4:	4803      	ldr	r0, [pc, #12]	@ (80069f4 <stdio_exit_handler+0x14>)
 80069e6:	f000 b869 	b.w	8006abc <_fwalk_sglue>
 80069ea:	bf00      	nop
 80069ec:	20000018 	.word	0x20000018
 80069f0:	08007d15 	.word	0x08007d15
 80069f4:	20000028 	.word	0x20000028

080069f8 <cleanup_stdio>:
 80069f8:	6841      	ldr	r1, [r0, #4]
 80069fa:	4b0c      	ldr	r3, [pc, #48]	@ (8006a2c <cleanup_stdio+0x34>)
 80069fc:	4299      	cmp	r1, r3
 80069fe:	b510      	push	{r4, lr}
 8006a00:	4604      	mov	r4, r0
 8006a02:	d001      	beq.n	8006a08 <cleanup_stdio+0x10>
 8006a04:	f001 f986 	bl	8007d14 <_fflush_r>
 8006a08:	68a1      	ldr	r1, [r4, #8]
 8006a0a:	4b09      	ldr	r3, [pc, #36]	@ (8006a30 <cleanup_stdio+0x38>)
 8006a0c:	4299      	cmp	r1, r3
 8006a0e:	d002      	beq.n	8006a16 <cleanup_stdio+0x1e>
 8006a10:	4620      	mov	r0, r4
 8006a12:	f001 f97f 	bl	8007d14 <_fflush_r>
 8006a16:	68e1      	ldr	r1, [r4, #12]
 8006a18:	4b06      	ldr	r3, [pc, #24]	@ (8006a34 <cleanup_stdio+0x3c>)
 8006a1a:	4299      	cmp	r1, r3
 8006a1c:	d004      	beq.n	8006a28 <cleanup_stdio+0x30>
 8006a1e:	4620      	mov	r0, r4
 8006a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a24:	f001 b976 	b.w	8007d14 <_fflush_r>
 8006a28:	bd10      	pop	{r4, pc}
 8006a2a:	bf00      	nop
 8006a2c:	20000390 	.word	0x20000390
 8006a30:	200003f8 	.word	0x200003f8
 8006a34:	20000460 	.word	0x20000460

08006a38 <global_stdio_init.part.0>:
 8006a38:	b510      	push	{r4, lr}
 8006a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a68 <global_stdio_init.part.0+0x30>)
 8006a3c:	4c0b      	ldr	r4, [pc, #44]	@ (8006a6c <global_stdio_init.part.0+0x34>)
 8006a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8006a70 <global_stdio_init.part.0+0x38>)
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	4620      	mov	r0, r4
 8006a44:	2200      	movs	r2, #0
 8006a46:	2104      	movs	r1, #4
 8006a48:	f7ff ff94 	bl	8006974 <std>
 8006a4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a50:	2201      	movs	r2, #1
 8006a52:	2109      	movs	r1, #9
 8006a54:	f7ff ff8e 	bl	8006974 <std>
 8006a58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a5c:	2202      	movs	r2, #2
 8006a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a62:	2112      	movs	r1, #18
 8006a64:	f7ff bf86 	b.w	8006974 <std>
 8006a68:	200004c8 	.word	0x200004c8
 8006a6c:	20000390 	.word	0x20000390
 8006a70:	080069e1 	.word	0x080069e1

08006a74 <__sfp_lock_acquire>:
 8006a74:	4801      	ldr	r0, [pc, #4]	@ (8006a7c <__sfp_lock_acquire+0x8>)
 8006a76:	f000 b876 	b.w	8006b66 <__retarget_lock_acquire_recursive>
 8006a7a:	bf00      	nop
 8006a7c:	200004cd 	.word	0x200004cd

08006a80 <__sfp_lock_release>:
 8006a80:	4801      	ldr	r0, [pc, #4]	@ (8006a88 <__sfp_lock_release+0x8>)
 8006a82:	f000 b871 	b.w	8006b68 <__retarget_lock_release_recursive>
 8006a86:	bf00      	nop
 8006a88:	200004cd 	.word	0x200004cd

08006a8c <__sinit>:
 8006a8c:	b510      	push	{r4, lr}
 8006a8e:	4604      	mov	r4, r0
 8006a90:	f7ff fff0 	bl	8006a74 <__sfp_lock_acquire>
 8006a94:	6a23      	ldr	r3, [r4, #32]
 8006a96:	b11b      	cbz	r3, 8006aa0 <__sinit+0x14>
 8006a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a9c:	f7ff bff0 	b.w	8006a80 <__sfp_lock_release>
 8006aa0:	4b04      	ldr	r3, [pc, #16]	@ (8006ab4 <__sinit+0x28>)
 8006aa2:	6223      	str	r3, [r4, #32]
 8006aa4:	4b04      	ldr	r3, [pc, #16]	@ (8006ab8 <__sinit+0x2c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1f5      	bne.n	8006a98 <__sinit+0xc>
 8006aac:	f7ff ffc4 	bl	8006a38 <global_stdio_init.part.0>
 8006ab0:	e7f2      	b.n	8006a98 <__sinit+0xc>
 8006ab2:	bf00      	nop
 8006ab4:	080069f9 	.word	0x080069f9
 8006ab8:	200004c8 	.word	0x200004c8

08006abc <_fwalk_sglue>:
 8006abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ac0:	4607      	mov	r7, r0
 8006ac2:	4688      	mov	r8, r1
 8006ac4:	4614      	mov	r4, r2
 8006ac6:	2600      	movs	r6, #0
 8006ac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006acc:	f1b9 0901 	subs.w	r9, r9, #1
 8006ad0:	d505      	bpl.n	8006ade <_fwalk_sglue+0x22>
 8006ad2:	6824      	ldr	r4, [r4, #0]
 8006ad4:	2c00      	cmp	r4, #0
 8006ad6:	d1f7      	bne.n	8006ac8 <_fwalk_sglue+0xc>
 8006ad8:	4630      	mov	r0, r6
 8006ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ade:	89ab      	ldrh	r3, [r5, #12]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d907      	bls.n	8006af4 <_fwalk_sglue+0x38>
 8006ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	d003      	beq.n	8006af4 <_fwalk_sglue+0x38>
 8006aec:	4629      	mov	r1, r5
 8006aee:	4638      	mov	r0, r7
 8006af0:	47c0      	blx	r8
 8006af2:	4306      	orrs	r6, r0
 8006af4:	3568      	adds	r5, #104	@ 0x68
 8006af6:	e7e9      	b.n	8006acc <_fwalk_sglue+0x10>

08006af8 <memset>:
 8006af8:	4402      	add	r2, r0
 8006afa:	4603      	mov	r3, r0
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d100      	bne.n	8006b02 <memset+0xa>
 8006b00:	4770      	bx	lr
 8006b02:	f803 1b01 	strb.w	r1, [r3], #1
 8006b06:	e7f9      	b.n	8006afc <memset+0x4>

08006b08 <_localeconv_r>:
 8006b08:	4800      	ldr	r0, [pc, #0]	@ (8006b0c <_localeconv_r+0x4>)
 8006b0a:	4770      	bx	lr
 8006b0c:	20000164 	.word	0x20000164

08006b10 <__errno>:
 8006b10:	4b01      	ldr	r3, [pc, #4]	@ (8006b18 <__errno+0x8>)
 8006b12:	6818      	ldr	r0, [r3, #0]
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	20000024 	.word	0x20000024

08006b1c <__libc_init_array>:
 8006b1c:	b570      	push	{r4, r5, r6, lr}
 8006b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8006b54 <__libc_init_array+0x38>)
 8006b20:	4c0d      	ldr	r4, [pc, #52]	@ (8006b58 <__libc_init_array+0x3c>)
 8006b22:	1b64      	subs	r4, r4, r5
 8006b24:	10a4      	asrs	r4, r4, #2
 8006b26:	2600      	movs	r6, #0
 8006b28:	42a6      	cmp	r6, r4
 8006b2a:	d109      	bne.n	8006b40 <__libc_init_array+0x24>
 8006b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8006b5c <__libc_init_array+0x40>)
 8006b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8006b60 <__libc_init_array+0x44>)
 8006b30:	f002 f8f0 	bl	8008d14 <_init>
 8006b34:	1b64      	subs	r4, r4, r5
 8006b36:	10a4      	asrs	r4, r4, #2
 8006b38:	2600      	movs	r6, #0
 8006b3a:	42a6      	cmp	r6, r4
 8006b3c:	d105      	bne.n	8006b4a <__libc_init_array+0x2e>
 8006b3e:	bd70      	pop	{r4, r5, r6, pc}
 8006b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b44:	4798      	blx	r3
 8006b46:	3601      	adds	r6, #1
 8006b48:	e7ee      	b.n	8006b28 <__libc_init_array+0xc>
 8006b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b4e:	4798      	blx	r3
 8006b50:	3601      	adds	r6, #1
 8006b52:	e7f2      	b.n	8006b3a <__libc_init_array+0x1e>
 8006b54:	080090d0 	.word	0x080090d0
 8006b58:	080090d0 	.word	0x080090d0
 8006b5c:	080090d0 	.word	0x080090d0
 8006b60:	080090d4 	.word	0x080090d4

08006b64 <__retarget_lock_init_recursive>:
 8006b64:	4770      	bx	lr

08006b66 <__retarget_lock_acquire_recursive>:
 8006b66:	4770      	bx	lr

08006b68 <__retarget_lock_release_recursive>:
 8006b68:	4770      	bx	lr

08006b6a <quorem>:
 8006b6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b6e:	6903      	ldr	r3, [r0, #16]
 8006b70:	690c      	ldr	r4, [r1, #16]
 8006b72:	42a3      	cmp	r3, r4
 8006b74:	4607      	mov	r7, r0
 8006b76:	db7e      	blt.n	8006c76 <quorem+0x10c>
 8006b78:	3c01      	subs	r4, #1
 8006b7a:	f101 0814 	add.w	r8, r1, #20
 8006b7e:	00a3      	lsls	r3, r4, #2
 8006b80:	f100 0514 	add.w	r5, r0, #20
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b94:	3301      	adds	r3, #1
 8006b96:	429a      	cmp	r2, r3
 8006b98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ba0:	d32e      	bcc.n	8006c00 <quorem+0x96>
 8006ba2:	f04f 0a00 	mov.w	sl, #0
 8006ba6:	46c4      	mov	ip, r8
 8006ba8:	46ae      	mov	lr, r5
 8006baa:	46d3      	mov	fp, sl
 8006bac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bb0:	b298      	uxth	r0, r3
 8006bb2:	fb06 a000 	mla	r0, r6, r0, sl
 8006bb6:	0c02      	lsrs	r2, r0, #16
 8006bb8:	0c1b      	lsrs	r3, r3, #16
 8006bba:	fb06 2303 	mla	r3, r6, r3, r2
 8006bbe:	f8de 2000 	ldr.w	r2, [lr]
 8006bc2:	b280      	uxth	r0, r0
 8006bc4:	b292      	uxth	r2, r2
 8006bc6:	1a12      	subs	r2, r2, r0
 8006bc8:	445a      	add	r2, fp
 8006bca:	f8de 0000 	ldr.w	r0, [lr]
 8006bce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bd8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006bdc:	b292      	uxth	r2, r2
 8006bde:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006be2:	45e1      	cmp	r9, ip
 8006be4:	f84e 2b04 	str.w	r2, [lr], #4
 8006be8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bec:	d2de      	bcs.n	8006bac <quorem+0x42>
 8006bee:	9b00      	ldr	r3, [sp, #0]
 8006bf0:	58eb      	ldr	r3, [r5, r3]
 8006bf2:	b92b      	cbnz	r3, 8006c00 <quorem+0x96>
 8006bf4:	9b01      	ldr	r3, [sp, #4]
 8006bf6:	3b04      	subs	r3, #4
 8006bf8:	429d      	cmp	r5, r3
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	d32f      	bcc.n	8006c5e <quorem+0xf4>
 8006bfe:	613c      	str	r4, [r7, #16]
 8006c00:	4638      	mov	r0, r7
 8006c02:	f001 fb35 	bl	8008270 <__mcmp>
 8006c06:	2800      	cmp	r0, #0
 8006c08:	db25      	blt.n	8006c56 <quorem+0xec>
 8006c0a:	4629      	mov	r1, r5
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c12:	f8d1 c000 	ldr.w	ip, [r1]
 8006c16:	fa1f fe82 	uxth.w	lr, r2
 8006c1a:	fa1f f38c 	uxth.w	r3, ip
 8006c1e:	eba3 030e 	sub.w	r3, r3, lr
 8006c22:	4403      	add	r3, r0
 8006c24:	0c12      	lsrs	r2, r2, #16
 8006c26:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c2a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c34:	45c1      	cmp	r9, r8
 8006c36:	f841 3b04 	str.w	r3, [r1], #4
 8006c3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c3e:	d2e6      	bcs.n	8006c0e <quorem+0xa4>
 8006c40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c48:	b922      	cbnz	r2, 8006c54 <quorem+0xea>
 8006c4a:	3b04      	subs	r3, #4
 8006c4c:	429d      	cmp	r5, r3
 8006c4e:	461a      	mov	r2, r3
 8006c50:	d30b      	bcc.n	8006c6a <quorem+0x100>
 8006c52:	613c      	str	r4, [r7, #16]
 8006c54:	3601      	adds	r6, #1
 8006c56:	4630      	mov	r0, r6
 8006c58:	b003      	add	sp, #12
 8006c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c5e:	6812      	ldr	r2, [r2, #0]
 8006c60:	3b04      	subs	r3, #4
 8006c62:	2a00      	cmp	r2, #0
 8006c64:	d1cb      	bne.n	8006bfe <quorem+0x94>
 8006c66:	3c01      	subs	r4, #1
 8006c68:	e7c6      	b.n	8006bf8 <quorem+0x8e>
 8006c6a:	6812      	ldr	r2, [r2, #0]
 8006c6c:	3b04      	subs	r3, #4
 8006c6e:	2a00      	cmp	r2, #0
 8006c70:	d1ef      	bne.n	8006c52 <quorem+0xe8>
 8006c72:	3c01      	subs	r4, #1
 8006c74:	e7ea      	b.n	8006c4c <quorem+0xe2>
 8006c76:	2000      	movs	r0, #0
 8006c78:	e7ee      	b.n	8006c58 <quorem+0xee>
 8006c7a:	0000      	movs	r0, r0
 8006c7c:	0000      	movs	r0, r0
	...

08006c80 <_dtoa_r>:
 8006c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c84:	69c7      	ldr	r7, [r0, #28]
 8006c86:	b099      	sub	sp, #100	@ 0x64
 8006c88:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c8c:	ec55 4b10 	vmov	r4, r5, d0
 8006c90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006c92:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c94:	4683      	mov	fp, r0
 8006c96:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c9a:	b97f      	cbnz	r7, 8006cbc <_dtoa_r+0x3c>
 8006c9c:	2010      	movs	r0, #16
 8006c9e:	f000 ff0b 	bl	8007ab8 <malloc>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	f8cb 001c 	str.w	r0, [fp, #28]
 8006ca8:	b920      	cbnz	r0, 8006cb4 <_dtoa_r+0x34>
 8006caa:	4ba7      	ldr	r3, [pc, #668]	@ (8006f48 <_dtoa_r+0x2c8>)
 8006cac:	21ef      	movs	r1, #239	@ 0xef
 8006cae:	48a7      	ldr	r0, [pc, #668]	@ (8006f4c <_dtoa_r+0x2cc>)
 8006cb0:	f001 fcd6 	bl	8008660 <__assert_func>
 8006cb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006cb8:	6007      	str	r7, [r0, #0]
 8006cba:	60c7      	str	r7, [r0, #12]
 8006cbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006cc0:	6819      	ldr	r1, [r3, #0]
 8006cc2:	b159      	cbz	r1, 8006cdc <_dtoa_r+0x5c>
 8006cc4:	685a      	ldr	r2, [r3, #4]
 8006cc6:	604a      	str	r2, [r1, #4]
 8006cc8:	2301      	movs	r3, #1
 8006cca:	4093      	lsls	r3, r2
 8006ccc:	608b      	str	r3, [r1, #8]
 8006cce:	4658      	mov	r0, fp
 8006cd0:	f001 f894 	bl	8007dfc <_Bfree>
 8006cd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]
 8006cdc:	1e2b      	subs	r3, r5, #0
 8006cde:	bfb9      	ittee	lt
 8006ce0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ce4:	9303      	strlt	r3, [sp, #12]
 8006ce6:	2300      	movge	r3, #0
 8006ce8:	6033      	strge	r3, [r6, #0]
 8006cea:	9f03      	ldr	r7, [sp, #12]
 8006cec:	4b98      	ldr	r3, [pc, #608]	@ (8006f50 <_dtoa_r+0x2d0>)
 8006cee:	bfbc      	itt	lt
 8006cf0:	2201      	movlt	r2, #1
 8006cf2:	6032      	strlt	r2, [r6, #0]
 8006cf4:	43bb      	bics	r3, r7
 8006cf6:	d112      	bne.n	8006d1e <_dtoa_r+0x9e>
 8006cf8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006cfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cfe:	6013      	str	r3, [r2, #0]
 8006d00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d04:	4323      	orrs	r3, r4
 8006d06:	f000 854d 	beq.w	80077a4 <_dtoa_r+0xb24>
 8006d0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006f64 <_dtoa_r+0x2e4>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f000 854f 	beq.w	80077b4 <_dtoa_r+0xb34>
 8006d16:	f10a 0303 	add.w	r3, sl, #3
 8006d1a:	f000 bd49 	b.w	80077b0 <_dtoa_r+0xb30>
 8006d1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d22:	2200      	movs	r2, #0
 8006d24:	ec51 0b17 	vmov	r0, r1, d7
 8006d28:	2300      	movs	r3, #0
 8006d2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006d2e:	f7f9 fecb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d32:	4680      	mov	r8, r0
 8006d34:	b158      	cbz	r0, 8006d4e <_dtoa_r+0xce>
 8006d36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006d38:	2301      	movs	r3, #1
 8006d3a:	6013      	str	r3, [r2, #0]
 8006d3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d3e:	b113      	cbz	r3, 8006d46 <_dtoa_r+0xc6>
 8006d40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006d42:	4b84      	ldr	r3, [pc, #528]	@ (8006f54 <_dtoa_r+0x2d4>)
 8006d44:	6013      	str	r3, [r2, #0]
 8006d46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006f68 <_dtoa_r+0x2e8>
 8006d4a:	f000 bd33 	b.w	80077b4 <_dtoa_r+0xb34>
 8006d4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006d52:	aa16      	add	r2, sp, #88	@ 0x58
 8006d54:	a917      	add	r1, sp, #92	@ 0x5c
 8006d56:	4658      	mov	r0, fp
 8006d58:	f001 fb3a 	bl	80083d0 <__d2b>
 8006d5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d60:	4681      	mov	r9, r0
 8006d62:	2e00      	cmp	r6, #0
 8006d64:	d077      	beq.n	8006e56 <_dtoa_r+0x1d6>
 8006d66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d80:	4619      	mov	r1, r3
 8006d82:	2200      	movs	r2, #0
 8006d84:	4b74      	ldr	r3, [pc, #464]	@ (8006f58 <_dtoa_r+0x2d8>)
 8006d86:	f7f9 fa7f 	bl	8000288 <__aeabi_dsub>
 8006d8a:	a369      	add	r3, pc, #420	@ (adr r3, 8006f30 <_dtoa_r+0x2b0>)
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f7f9 fc32 	bl	80005f8 <__aeabi_dmul>
 8006d94:	a368      	add	r3, pc, #416	@ (adr r3, 8006f38 <_dtoa_r+0x2b8>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	f7f9 fa77 	bl	800028c <__adddf3>
 8006d9e:	4604      	mov	r4, r0
 8006da0:	4630      	mov	r0, r6
 8006da2:	460d      	mov	r5, r1
 8006da4:	f7f9 fbbe 	bl	8000524 <__aeabi_i2d>
 8006da8:	a365      	add	r3, pc, #404	@ (adr r3, 8006f40 <_dtoa_r+0x2c0>)
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f7f9 fc23 	bl	80005f8 <__aeabi_dmul>
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	4620      	mov	r0, r4
 8006db8:	4629      	mov	r1, r5
 8006dba:	f7f9 fa67 	bl	800028c <__adddf3>
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	460d      	mov	r5, r1
 8006dc2:	f7f9 fec9 	bl	8000b58 <__aeabi_d2iz>
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	4607      	mov	r7, r0
 8006dca:	2300      	movs	r3, #0
 8006dcc:	4620      	mov	r0, r4
 8006dce:	4629      	mov	r1, r5
 8006dd0:	f7f9 fe84 	bl	8000adc <__aeabi_dcmplt>
 8006dd4:	b140      	cbz	r0, 8006de8 <_dtoa_r+0x168>
 8006dd6:	4638      	mov	r0, r7
 8006dd8:	f7f9 fba4 	bl	8000524 <__aeabi_i2d>
 8006ddc:	4622      	mov	r2, r4
 8006dde:	462b      	mov	r3, r5
 8006de0:	f7f9 fe72 	bl	8000ac8 <__aeabi_dcmpeq>
 8006de4:	b900      	cbnz	r0, 8006de8 <_dtoa_r+0x168>
 8006de6:	3f01      	subs	r7, #1
 8006de8:	2f16      	cmp	r7, #22
 8006dea:	d851      	bhi.n	8006e90 <_dtoa_r+0x210>
 8006dec:	4b5b      	ldr	r3, [pc, #364]	@ (8006f5c <_dtoa_r+0x2dc>)
 8006dee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dfa:	f7f9 fe6f 	bl	8000adc <__aeabi_dcmplt>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	d048      	beq.n	8006e94 <_dtoa_r+0x214>
 8006e02:	3f01      	subs	r7, #1
 8006e04:	2300      	movs	r3, #0
 8006e06:	9312      	str	r3, [sp, #72]	@ 0x48
 8006e08:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006e0a:	1b9b      	subs	r3, r3, r6
 8006e0c:	1e5a      	subs	r2, r3, #1
 8006e0e:	bf44      	itt	mi
 8006e10:	f1c3 0801 	rsbmi	r8, r3, #1
 8006e14:	2300      	movmi	r3, #0
 8006e16:	9208      	str	r2, [sp, #32]
 8006e18:	bf54      	ite	pl
 8006e1a:	f04f 0800 	movpl.w	r8, #0
 8006e1e:	9308      	strmi	r3, [sp, #32]
 8006e20:	2f00      	cmp	r7, #0
 8006e22:	db39      	blt.n	8006e98 <_dtoa_r+0x218>
 8006e24:	9b08      	ldr	r3, [sp, #32]
 8006e26:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006e28:	443b      	add	r3, r7
 8006e2a:	9308      	str	r3, [sp, #32]
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e32:	2b09      	cmp	r3, #9
 8006e34:	d864      	bhi.n	8006f00 <_dtoa_r+0x280>
 8006e36:	2b05      	cmp	r3, #5
 8006e38:	bfc4      	itt	gt
 8006e3a:	3b04      	subgt	r3, #4
 8006e3c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e40:	f1a3 0302 	sub.w	r3, r3, #2
 8006e44:	bfcc      	ite	gt
 8006e46:	2400      	movgt	r4, #0
 8006e48:	2401      	movle	r4, #1
 8006e4a:	2b03      	cmp	r3, #3
 8006e4c:	d863      	bhi.n	8006f16 <_dtoa_r+0x296>
 8006e4e:	e8df f003 	tbb	[pc, r3]
 8006e52:	372a      	.short	0x372a
 8006e54:	5535      	.short	0x5535
 8006e56:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006e5a:	441e      	add	r6, r3
 8006e5c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e60:	2b20      	cmp	r3, #32
 8006e62:	bfc1      	itttt	gt
 8006e64:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e68:	409f      	lslgt	r7, r3
 8006e6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e72:	bfd6      	itet	le
 8006e74:	f1c3 0320 	rsble	r3, r3, #32
 8006e78:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e7c:	fa04 f003 	lslle.w	r0, r4, r3
 8006e80:	f7f9 fb40 	bl	8000504 <__aeabi_ui2d>
 8006e84:	2201      	movs	r2, #1
 8006e86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e8a:	3e01      	subs	r6, #1
 8006e8c:	9214      	str	r2, [sp, #80]	@ 0x50
 8006e8e:	e777      	b.n	8006d80 <_dtoa_r+0x100>
 8006e90:	2301      	movs	r3, #1
 8006e92:	e7b8      	b.n	8006e06 <_dtoa_r+0x186>
 8006e94:	9012      	str	r0, [sp, #72]	@ 0x48
 8006e96:	e7b7      	b.n	8006e08 <_dtoa_r+0x188>
 8006e98:	427b      	negs	r3, r7
 8006e9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	eba8 0807 	sub.w	r8, r8, r7
 8006ea2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ea4:	e7c4      	b.n	8006e30 <_dtoa_r+0x1b0>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	dc35      	bgt.n	8006f1c <_dtoa_r+0x29c>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	9307      	str	r3, [sp, #28]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006eba:	e00b      	b.n	8006ed4 <_dtoa_r+0x254>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e7f3      	b.n	8006ea8 <_dtoa_r+0x228>
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ec6:	18fb      	adds	r3, r7, r3
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	3301      	adds	r3, #1
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	9307      	str	r3, [sp, #28]
 8006ed0:	bfb8      	it	lt
 8006ed2:	2301      	movlt	r3, #1
 8006ed4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006ed8:	2100      	movs	r1, #0
 8006eda:	2204      	movs	r2, #4
 8006edc:	f102 0514 	add.w	r5, r2, #20
 8006ee0:	429d      	cmp	r5, r3
 8006ee2:	d91f      	bls.n	8006f24 <_dtoa_r+0x2a4>
 8006ee4:	6041      	str	r1, [r0, #4]
 8006ee6:	4658      	mov	r0, fp
 8006ee8:	f000 ff48 	bl	8007d7c <_Balloc>
 8006eec:	4682      	mov	sl, r0
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	d13c      	bne.n	8006f6c <_dtoa_r+0x2ec>
 8006ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8006f60 <_dtoa_r+0x2e0>)
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006efa:	e6d8      	b.n	8006cae <_dtoa_r+0x2e>
 8006efc:	2301      	movs	r3, #1
 8006efe:	e7e0      	b.n	8006ec2 <_dtoa_r+0x242>
 8006f00:	2401      	movs	r4, #1
 8006f02:	2300      	movs	r3, #0
 8006f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f06:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	9307      	str	r3, [sp, #28]
 8006f10:	2200      	movs	r2, #0
 8006f12:	2312      	movs	r3, #18
 8006f14:	e7d0      	b.n	8006eb8 <_dtoa_r+0x238>
 8006f16:	2301      	movs	r3, #1
 8006f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f1a:	e7f5      	b.n	8006f08 <_dtoa_r+0x288>
 8006f1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f1e:	9300      	str	r3, [sp, #0]
 8006f20:	9307      	str	r3, [sp, #28]
 8006f22:	e7d7      	b.n	8006ed4 <_dtoa_r+0x254>
 8006f24:	3101      	adds	r1, #1
 8006f26:	0052      	lsls	r2, r2, #1
 8006f28:	e7d8      	b.n	8006edc <_dtoa_r+0x25c>
 8006f2a:	bf00      	nop
 8006f2c:	f3af 8000 	nop.w
 8006f30:	636f4361 	.word	0x636f4361
 8006f34:	3fd287a7 	.word	0x3fd287a7
 8006f38:	8b60c8b3 	.word	0x8b60c8b3
 8006f3c:	3fc68a28 	.word	0x3fc68a28
 8006f40:	509f79fb 	.word	0x509f79fb
 8006f44:	3fd34413 	.word	0x3fd34413
 8006f48:	08008d95 	.word	0x08008d95
 8006f4c:	08008dac 	.word	0x08008dac
 8006f50:	7ff00000 	.word	0x7ff00000
 8006f54:	08008d65 	.word	0x08008d65
 8006f58:	3ff80000 	.word	0x3ff80000
 8006f5c:	08008eb8 	.word	0x08008eb8
 8006f60:	08008e04 	.word	0x08008e04
 8006f64:	08008d91 	.word	0x08008d91
 8006f68:	08008d64 	.word	0x08008d64
 8006f6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f70:	6018      	str	r0, [r3, #0]
 8006f72:	9b07      	ldr	r3, [sp, #28]
 8006f74:	2b0e      	cmp	r3, #14
 8006f76:	f200 80a4 	bhi.w	80070c2 <_dtoa_r+0x442>
 8006f7a:	2c00      	cmp	r4, #0
 8006f7c:	f000 80a1 	beq.w	80070c2 <_dtoa_r+0x442>
 8006f80:	2f00      	cmp	r7, #0
 8006f82:	dd33      	ble.n	8006fec <_dtoa_r+0x36c>
 8006f84:	4bad      	ldr	r3, [pc, #692]	@ (800723c <_dtoa_r+0x5bc>)
 8006f86:	f007 020f 	and.w	r2, r7, #15
 8006f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f8e:	ed93 7b00 	vldr	d7, [r3]
 8006f92:	05f8      	lsls	r0, r7, #23
 8006f94:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006f98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f9c:	d516      	bpl.n	8006fcc <_dtoa_r+0x34c>
 8006f9e:	4ba8      	ldr	r3, [pc, #672]	@ (8007240 <_dtoa_r+0x5c0>)
 8006fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fa8:	f7f9 fc50 	bl	800084c <__aeabi_ddiv>
 8006fac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fb0:	f004 040f 	and.w	r4, r4, #15
 8006fb4:	2603      	movs	r6, #3
 8006fb6:	4da2      	ldr	r5, [pc, #648]	@ (8007240 <_dtoa_r+0x5c0>)
 8006fb8:	b954      	cbnz	r4, 8006fd0 <_dtoa_r+0x350>
 8006fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fc2:	f7f9 fc43 	bl	800084c <__aeabi_ddiv>
 8006fc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fca:	e028      	b.n	800701e <_dtoa_r+0x39e>
 8006fcc:	2602      	movs	r6, #2
 8006fce:	e7f2      	b.n	8006fb6 <_dtoa_r+0x336>
 8006fd0:	07e1      	lsls	r1, r4, #31
 8006fd2:	d508      	bpl.n	8006fe6 <_dtoa_r+0x366>
 8006fd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fdc:	f7f9 fb0c 	bl	80005f8 <__aeabi_dmul>
 8006fe0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fe4:	3601      	adds	r6, #1
 8006fe6:	1064      	asrs	r4, r4, #1
 8006fe8:	3508      	adds	r5, #8
 8006fea:	e7e5      	b.n	8006fb8 <_dtoa_r+0x338>
 8006fec:	f000 80d2 	beq.w	8007194 <_dtoa_r+0x514>
 8006ff0:	427c      	negs	r4, r7
 8006ff2:	4b92      	ldr	r3, [pc, #584]	@ (800723c <_dtoa_r+0x5bc>)
 8006ff4:	4d92      	ldr	r5, [pc, #584]	@ (8007240 <_dtoa_r+0x5c0>)
 8006ff6:	f004 020f 	and.w	r2, r4, #15
 8006ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007006:	f7f9 faf7 	bl	80005f8 <__aeabi_dmul>
 800700a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800700e:	1124      	asrs	r4, r4, #4
 8007010:	2300      	movs	r3, #0
 8007012:	2602      	movs	r6, #2
 8007014:	2c00      	cmp	r4, #0
 8007016:	f040 80b2 	bne.w	800717e <_dtoa_r+0x4fe>
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1d3      	bne.n	8006fc6 <_dtoa_r+0x346>
 800701e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007020:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 80b7 	beq.w	8007198 <_dtoa_r+0x518>
 800702a:	4b86      	ldr	r3, [pc, #536]	@ (8007244 <_dtoa_r+0x5c4>)
 800702c:	2200      	movs	r2, #0
 800702e:	4620      	mov	r0, r4
 8007030:	4629      	mov	r1, r5
 8007032:	f7f9 fd53 	bl	8000adc <__aeabi_dcmplt>
 8007036:	2800      	cmp	r0, #0
 8007038:	f000 80ae 	beq.w	8007198 <_dtoa_r+0x518>
 800703c:	9b07      	ldr	r3, [sp, #28]
 800703e:	2b00      	cmp	r3, #0
 8007040:	f000 80aa 	beq.w	8007198 <_dtoa_r+0x518>
 8007044:	9b00      	ldr	r3, [sp, #0]
 8007046:	2b00      	cmp	r3, #0
 8007048:	dd37      	ble.n	80070ba <_dtoa_r+0x43a>
 800704a:	1e7b      	subs	r3, r7, #1
 800704c:	9304      	str	r3, [sp, #16]
 800704e:	4620      	mov	r0, r4
 8007050:	4b7d      	ldr	r3, [pc, #500]	@ (8007248 <_dtoa_r+0x5c8>)
 8007052:	2200      	movs	r2, #0
 8007054:	4629      	mov	r1, r5
 8007056:	f7f9 facf 	bl	80005f8 <__aeabi_dmul>
 800705a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800705e:	9c00      	ldr	r4, [sp, #0]
 8007060:	3601      	adds	r6, #1
 8007062:	4630      	mov	r0, r6
 8007064:	f7f9 fa5e 	bl	8000524 <__aeabi_i2d>
 8007068:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800706c:	f7f9 fac4 	bl	80005f8 <__aeabi_dmul>
 8007070:	4b76      	ldr	r3, [pc, #472]	@ (800724c <_dtoa_r+0x5cc>)
 8007072:	2200      	movs	r2, #0
 8007074:	f7f9 f90a 	bl	800028c <__adddf3>
 8007078:	4605      	mov	r5, r0
 800707a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800707e:	2c00      	cmp	r4, #0
 8007080:	f040 808d 	bne.w	800719e <_dtoa_r+0x51e>
 8007084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007088:	4b71      	ldr	r3, [pc, #452]	@ (8007250 <_dtoa_r+0x5d0>)
 800708a:	2200      	movs	r2, #0
 800708c:	f7f9 f8fc 	bl	8000288 <__aeabi_dsub>
 8007090:	4602      	mov	r2, r0
 8007092:	460b      	mov	r3, r1
 8007094:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007098:	462a      	mov	r2, r5
 800709a:	4633      	mov	r3, r6
 800709c:	f7f9 fd3c 	bl	8000b18 <__aeabi_dcmpgt>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f040 828b 	bne.w	80075bc <_dtoa_r+0x93c>
 80070a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070aa:	462a      	mov	r2, r5
 80070ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80070b0:	f7f9 fd14 	bl	8000adc <__aeabi_dcmplt>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	f040 8128 	bne.w	800730a <_dtoa_r+0x68a>
 80070ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80070be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80070c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f2c0 815a 	blt.w	800737e <_dtoa_r+0x6fe>
 80070ca:	2f0e      	cmp	r7, #14
 80070cc:	f300 8157 	bgt.w	800737e <_dtoa_r+0x6fe>
 80070d0:	4b5a      	ldr	r3, [pc, #360]	@ (800723c <_dtoa_r+0x5bc>)
 80070d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070d6:	ed93 7b00 	vldr	d7, [r3]
 80070da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070dc:	2b00      	cmp	r3, #0
 80070de:	ed8d 7b00 	vstr	d7, [sp]
 80070e2:	da03      	bge.n	80070ec <_dtoa_r+0x46c>
 80070e4:	9b07      	ldr	r3, [sp, #28]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f340 8101 	ble.w	80072ee <_dtoa_r+0x66e>
 80070ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80070f0:	4656      	mov	r6, sl
 80070f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070f6:	4620      	mov	r0, r4
 80070f8:	4629      	mov	r1, r5
 80070fa:	f7f9 fba7 	bl	800084c <__aeabi_ddiv>
 80070fe:	f7f9 fd2b 	bl	8000b58 <__aeabi_d2iz>
 8007102:	4680      	mov	r8, r0
 8007104:	f7f9 fa0e 	bl	8000524 <__aeabi_i2d>
 8007108:	e9dd 2300 	ldrd	r2, r3, [sp]
 800710c:	f7f9 fa74 	bl	80005f8 <__aeabi_dmul>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	4620      	mov	r0, r4
 8007116:	4629      	mov	r1, r5
 8007118:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800711c:	f7f9 f8b4 	bl	8000288 <__aeabi_dsub>
 8007120:	f806 4b01 	strb.w	r4, [r6], #1
 8007124:	9d07      	ldr	r5, [sp, #28]
 8007126:	eba6 040a 	sub.w	r4, r6, sl
 800712a:	42a5      	cmp	r5, r4
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	f040 8117 	bne.w	8007362 <_dtoa_r+0x6e2>
 8007134:	f7f9 f8aa 	bl	800028c <__adddf3>
 8007138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800713c:	4604      	mov	r4, r0
 800713e:	460d      	mov	r5, r1
 8007140:	f7f9 fcea 	bl	8000b18 <__aeabi_dcmpgt>
 8007144:	2800      	cmp	r0, #0
 8007146:	f040 80f9 	bne.w	800733c <_dtoa_r+0x6bc>
 800714a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800714e:	4620      	mov	r0, r4
 8007150:	4629      	mov	r1, r5
 8007152:	f7f9 fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007156:	b118      	cbz	r0, 8007160 <_dtoa_r+0x4e0>
 8007158:	f018 0f01 	tst.w	r8, #1
 800715c:	f040 80ee 	bne.w	800733c <_dtoa_r+0x6bc>
 8007160:	4649      	mov	r1, r9
 8007162:	4658      	mov	r0, fp
 8007164:	f000 fe4a 	bl	8007dfc <_Bfree>
 8007168:	2300      	movs	r3, #0
 800716a:	7033      	strb	r3, [r6, #0]
 800716c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800716e:	3701      	adds	r7, #1
 8007170:	601f      	str	r7, [r3, #0]
 8007172:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007174:	2b00      	cmp	r3, #0
 8007176:	f000 831d 	beq.w	80077b4 <_dtoa_r+0xb34>
 800717a:	601e      	str	r6, [r3, #0]
 800717c:	e31a      	b.n	80077b4 <_dtoa_r+0xb34>
 800717e:	07e2      	lsls	r2, r4, #31
 8007180:	d505      	bpl.n	800718e <_dtoa_r+0x50e>
 8007182:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007186:	f7f9 fa37 	bl	80005f8 <__aeabi_dmul>
 800718a:	3601      	adds	r6, #1
 800718c:	2301      	movs	r3, #1
 800718e:	1064      	asrs	r4, r4, #1
 8007190:	3508      	adds	r5, #8
 8007192:	e73f      	b.n	8007014 <_dtoa_r+0x394>
 8007194:	2602      	movs	r6, #2
 8007196:	e742      	b.n	800701e <_dtoa_r+0x39e>
 8007198:	9c07      	ldr	r4, [sp, #28]
 800719a:	9704      	str	r7, [sp, #16]
 800719c:	e761      	b.n	8007062 <_dtoa_r+0x3e2>
 800719e:	4b27      	ldr	r3, [pc, #156]	@ (800723c <_dtoa_r+0x5bc>)
 80071a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80071a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071aa:	4454      	add	r4, sl
 80071ac:	2900      	cmp	r1, #0
 80071ae:	d053      	beq.n	8007258 <_dtoa_r+0x5d8>
 80071b0:	4928      	ldr	r1, [pc, #160]	@ (8007254 <_dtoa_r+0x5d4>)
 80071b2:	2000      	movs	r0, #0
 80071b4:	f7f9 fb4a 	bl	800084c <__aeabi_ddiv>
 80071b8:	4633      	mov	r3, r6
 80071ba:	462a      	mov	r2, r5
 80071bc:	f7f9 f864 	bl	8000288 <__aeabi_dsub>
 80071c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071c4:	4656      	mov	r6, sl
 80071c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ca:	f7f9 fcc5 	bl	8000b58 <__aeabi_d2iz>
 80071ce:	4605      	mov	r5, r0
 80071d0:	f7f9 f9a8 	bl	8000524 <__aeabi_i2d>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071dc:	f7f9 f854 	bl	8000288 <__aeabi_dsub>
 80071e0:	3530      	adds	r5, #48	@ 0x30
 80071e2:	4602      	mov	r2, r0
 80071e4:	460b      	mov	r3, r1
 80071e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071ea:	f806 5b01 	strb.w	r5, [r6], #1
 80071ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071f2:	f7f9 fc73 	bl	8000adc <__aeabi_dcmplt>
 80071f6:	2800      	cmp	r0, #0
 80071f8:	d171      	bne.n	80072de <_dtoa_r+0x65e>
 80071fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071fe:	4911      	ldr	r1, [pc, #68]	@ (8007244 <_dtoa_r+0x5c4>)
 8007200:	2000      	movs	r0, #0
 8007202:	f7f9 f841 	bl	8000288 <__aeabi_dsub>
 8007206:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800720a:	f7f9 fc67 	bl	8000adc <__aeabi_dcmplt>
 800720e:	2800      	cmp	r0, #0
 8007210:	f040 8095 	bne.w	800733e <_dtoa_r+0x6be>
 8007214:	42a6      	cmp	r6, r4
 8007216:	f43f af50 	beq.w	80070ba <_dtoa_r+0x43a>
 800721a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800721e:	4b0a      	ldr	r3, [pc, #40]	@ (8007248 <_dtoa_r+0x5c8>)
 8007220:	2200      	movs	r2, #0
 8007222:	f7f9 f9e9 	bl	80005f8 <__aeabi_dmul>
 8007226:	4b08      	ldr	r3, [pc, #32]	@ (8007248 <_dtoa_r+0x5c8>)
 8007228:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800722c:	2200      	movs	r2, #0
 800722e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007232:	f7f9 f9e1 	bl	80005f8 <__aeabi_dmul>
 8007236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800723a:	e7c4      	b.n	80071c6 <_dtoa_r+0x546>
 800723c:	08008eb8 	.word	0x08008eb8
 8007240:	08008e90 	.word	0x08008e90
 8007244:	3ff00000 	.word	0x3ff00000
 8007248:	40240000 	.word	0x40240000
 800724c:	401c0000 	.word	0x401c0000
 8007250:	40140000 	.word	0x40140000
 8007254:	3fe00000 	.word	0x3fe00000
 8007258:	4631      	mov	r1, r6
 800725a:	4628      	mov	r0, r5
 800725c:	f7f9 f9cc 	bl	80005f8 <__aeabi_dmul>
 8007260:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007264:	9415      	str	r4, [sp, #84]	@ 0x54
 8007266:	4656      	mov	r6, sl
 8007268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800726c:	f7f9 fc74 	bl	8000b58 <__aeabi_d2iz>
 8007270:	4605      	mov	r5, r0
 8007272:	f7f9 f957 	bl	8000524 <__aeabi_i2d>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800727e:	f7f9 f803 	bl	8000288 <__aeabi_dsub>
 8007282:	3530      	adds	r5, #48	@ 0x30
 8007284:	f806 5b01 	strb.w	r5, [r6], #1
 8007288:	4602      	mov	r2, r0
 800728a:	460b      	mov	r3, r1
 800728c:	42a6      	cmp	r6, r4
 800728e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007292:	f04f 0200 	mov.w	r2, #0
 8007296:	d124      	bne.n	80072e2 <_dtoa_r+0x662>
 8007298:	4bac      	ldr	r3, [pc, #688]	@ (800754c <_dtoa_r+0x8cc>)
 800729a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800729e:	f7f8 fff5 	bl	800028c <__adddf3>
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072aa:	f7f9 fc35 	bl	8000b18 <__aeabi_dcmpgt>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	d145      	bne.n	800733e <_dtoa_r+0x6be>
 80072b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80072b6:	49a5      	ldr	r1, [pc, #660]	@ (800754c <_dtoa_r+0x8cc>)
 80072b8:	2000      	movs	r0, #0
 80072ba:	f7f8 ffe5 	bl	8000288 <__aeabi_dsub>
 80072be:	4602      	mov	r2, r0
 80072c0:	460b      	mov	r3, r1
 80072c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072c6:	f7f9 fc09 	bl	8000adc <__aeabi_dcmplt>
 80072ca:	2800      	cmp	r0, #0
 80072cc:	f43f aef5 	beq.w	80070ba <_dtoa_r+0x43a>
 80072d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80072d2:	1e73      	subs	r3, r6, #1
 80072d4:	9315      	str	r3, [sp, #84]	@ 0x54
 80072d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072da:	2b30      	cmp	r3, #48	@ 0x30
 80072dc:	d0f8      	beq.n	80072d0 <_dtoa_r+0x650>
 80072de:	9f04      	ldr	r7, [sp, #16]
 80072e0:	e73e      	b.n	8007160 <_dtoa_r+0x4e0>
 80072e2:	4b9b      	ldr	r3, [pc, #620]	@ (8007550 <_dtoa_r+0x8d0>)
 80072e4:	f7f9 f988 	bl	80005f8 <__aeabi_dmul>
 80072e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072ec:	e7bc      	b.n	8007268 <_dtoa_r+0x5e8>
 80072ee:	d10c      	bne.n	800730a <_dtoa_r+0x68a>
 80072f0:	4b98      	ldr	r3, [pc, #608]	@ (8007554 <_dtoa_r+0x8d4>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072f8:	f7f9 f97e 	bl	80005f8 <__aeabi_dmul>
 80072fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007300:	f7f9 fc00 	bl	8000b04 <__aeabi_dcmpge>
 8007304:	2800      	cmp	r0, #0
 8007306:	f000 8157 	beq.w	80075b8 <_dtoa_r+0x938>
 800730a:	2400      	movs	r4, #0
 800730c:	4625      	mov	r5, r4
 800730e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007310:	43db      	mvns	r3, r3
 8007312:	9304      	str	r3, [sp, #16]
 8007314:	4656      	mov	r6, sl
 8007316:	2700      	movs	r7, #0
 8007318:	4621      	mov	r1, r4
 800731a:	4658      	mov	r0, fp
 800731c:	f000 fd6e 	bl	8007dfc <_Bfree>
 8007320:	2d00      	cmp	r5, #0
 8007322:	d0dc      	beq.n	80072de <_dtoa_r+0x65e>
 8007324:	b12f      	cbz	r7, 8007332 <_dtoa_r+0x6b2>
 8007326:	42af      	cmp	r7, r5
 8007328:	d003      	beq.n	8007332 <_dtoa_r+0x6b2>
 800732a:	4639      	mov	r1, r7
 800732c:	4658      	mov	r0, fp
 800732e:	f000 fd65 	bl	8007dfc <_Bfree>
 8007332:	4629      	mov	r1, r5
 8007334:	4658      	mov	r0, fp
 8007336:	f000 fd61 	bl	8007dfc <_Bfree>
 800733a:	e7d0      	b.n	80072de <_dtoa_r+0x65e>
 800733c:	9704      	str	r7, [sp, #16]
 800733e:	4633      	mov	r3, r6
 8007340:	461e      	mov	r6, r3
 8007342:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007346:	2a39      	cmp	r2, #57	@ 0x39
 8007348:	d107      	bne.n	800735a <_dtoa_r+0x6da>
 800734a:	459a      	cmp	sl, r3
 800734c:	d1f8      	bne.n	8007340 <_dtoa_r+0x6c0>
 800734e:	9a04      	ldr	r2, [sp, #16]
 8007350:	3201      	adds	r2, #1
 8007352:	9204      	str	r2, [sp, #16]
 8007354:	2230      	movs	r2, #48	@ 0x30
 8007356:	f88a 2000 	strb.w	r2, [sl]
 800735a:	781a      	ldrb	r2, [r3, #0]
 800735c:	3201      	adds	r2, #1
 800735e:	701a      	strb	r2, [r3, #0]
 8007360:	e7bd      	b.n	80072de <_dtoa_r+0x65e>
 8007362:	4b7b      	ldr	r3, [pc, #492]	@ (8007550 <_dtoa_r+0x8d0>)
 8007364:	2200      	movs	r2, #0
 8007366:	f7f9 f947 	bl	80005f8 <__aeabi_dmul>
 800736a:	2200      	movs	r2, #0
 800736c:	2300      	movs	r3, #0
 800736e:	4604      	mov	r4, r0
 8007370:	460d      	mov	r5, r1
 8007372:	f7f9 fba9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007376:	2800      	cmp	r0, #0
 8007378:	f43f aebb 	beq.w	80070f2 <_dtoa_r+0x472>
 800737c:	e6f0      	b.n	8007160 <_dtoa_r+0x4e0>
 800737e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007380:	2a00      	cmp	r2, #0
 8007382:	f000 80db 	beq.w	800753c <_dtoa_r+0x8bc>
 8007386:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007388:	2a01      	cmp	r2, #1
 800738a:	f300 80bf 	bgt.w	800750c <_dtoa_r+0x88c>
 800738e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007390:	2a00      	cmp	r2, #0
 8007392:	f000 80b7 	beq.w	8007504 <_dtoa_r+0x884>
 8007396:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800739a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800739c:	4646      	mov	r6, r8
 800739e:	9a08      	ldr	r2, [sp, #32]
 80073a0:	2101      	movs	r1, #1
 80073a2:	441a      	add	r2, r3
 80073a4:	4658      	mov	r0, fp
 80073a6:	4498      	add	r8, r3
 80073a8:	9208      	str	r2, [sp, #32]
 80073aa:	f000 fddb 	bl	8007f64 <__i2b>
 80073ae:	4605      	mov	r5, r0
 80073b0:	b15e      	cbz	r6, 80073ca <_dtoa_r+0x74a>
 80073b2:	9b08      	ldr	r3, [sp, #32]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	dd08      	ble.n	80073ca <_dtoa_r+0x74a>
 80073b8:	42b3      	cmp	r3, r6
 80073ba:	9a08      	ldr	r2, [sp, #32]
 80073bc:	bfa8      	it	ge
 80073be:	4633      	movge	r3, r6
 80073c0:	eba8 0803 	sub.w	r8, r8, r3
 80073c4:	1af6      	subs	r6, r6, r3
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	9308      	str	r3, [sp, #32]
 80073ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073cc:	b1f3      	cbz	r3, 800740c <_dtoa_r+0x78c>
 80073ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 80b7 	beq.w	8007544 <_dtoa_r+0x8c4>
 80073d6:	b18c      	cbz	r4, 80073fc <_dtoa_r+0x77c>
 80073d8:	4629      	mov	r1, r5
 80073da:	4622      	mov	r2, r4
 80073dc:	4658      	mov	r0, fp
 80073de:	f000 fe81 	bl	80080e4 <__pow5mult>
 80073e2:	464a      	mov	r2, r9
 80073e4:	4601      	mov	r1, r0
 80073e6:	4605      	mov	r5, r0
 80073e8:	4658      	mov	r0, fp
 80073ea:	f000 fdd1 	bl	8007f90 <__multiply>
 80073ee:	4649      	mov	r1, r9
 80073f0:	9004      	str	r0, [sp, #16]
 80073f2:	4658      	mov	r0, fp
 80073f4:	f000 fd02 	bl	8007dfc <_Bfree>
 80073f8:	9b04      	ldr	r3, [sp, #16]
 80073fa:	4699      	mov	r9, r3
 80073fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073fe:	1b1a      	subs	r2, r3, r4
 8007400:	d004      	beq.n	800740c <_dtoa_r+0x78c>
 8007402:	4649      	mov	r1, r9
 8007404:	4658      	mov	r0, fp
 8007406:	f000 fe6d 	bl	80080e4 <__pow5mult>
 800740a:	4681      	mov	r9, r0
 800740c:	2101      	movs	r1, #1
 800740e:	4658      	mov	r0, fp
 8007410:	f000 fda8 	bl	8007f64 <__i2b>
 8007414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007416:	4604      	mov	r4, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 81cf 	beq.w	80077bc <_dtoa_r+0xb3c>
 800741e:	461a      	mov	r2, r3
 8007420:	4601      	mov	r1, r0
 8007422:	4658      	mov	r0, fp
 8007424:	f000 fe5e 	bl	80080e4 <__pow5mult>
 8007428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800742a:	2b01      	cmp	r3, #1
 800742c:	4604      	mov	r4, r0
 800742e:	f300 8095 	bgt.w	800755c <_dtoa_r+0x8dc>
 8007432:	9b02      	ldr	r3, [sp, #8]
 8007434:	2b00      	cmp	r3, #0
 8007436:	f040 8087 	bne.w	8007548 <_dtoa_r+0x8c8>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007440:	2b00      	cmp	r3, #0
 8007442:	f040 8089 	bne.w	8007558 <_dtoa_r+0x8d8>
 8007446:	9b03      	ldr	r3, [sp, #12]
 8007448:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800744c:	0d1b      	lsrs	r3, r3, #20
 800744e:	051b      	lsls	r3, r3, #20
 8007450:	b12b      	cbz	r3, 800745e <_dtoa_r+0x7de>
 8007452:	9b08      	ldr	r3, [sp, #32]
 8007454:	3301      	adds	r3, #1
 8007456:	9308      	str	r3, [sp, #32]
 8007458:	f108 0801 	add.w	r8, r8, #1
 800745c:	2301      	movs	r3, #1
 800745e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007460:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 81b0 	beq.w	80077c8 <_dtoa_r+0xb48>
 8007468:	6923      	ldr	r3, [r4, #16]
 800746a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800746e:	6918      	ldr	r0, [r3, #16]
 8007470:	f000 fd2c 	bl	8007ecc <__hi0bits>
 8007474:	f1c0 0020 	rsb	r0, r0, #32
 8007478:	9b08      	ldr	r3, [sp, #32]
 800747a:	4418      	add	r0, r3
 800747c:	f010 001f 	ands.w	r0, r0, #31
 8007480:	d077      	beq.n	8007572 <_dtoa_r+0x8f2>
 8007482:	f1c0 0320 	rsb	r3, r0, #32
 8007486:	2b04      	cmp	r3, #4
 8007488:	dd6b      	ble.n	8007562 <_dtoa_r+0x8e2>
 800748a:	9b08      	ldr	r3, [sp, #32]
 800748c:	f1c0 001c 	rsb	r0, r0, #28
 8007490:	4403      	add	r3, r0
 8007492:	4480      	add	r8, r0
 8007494:	4406      	add	r6, r0
 8007496:	9308      	str	r3, [sp, #32]
 8007498:	f1b8 0f00 	cmp.w	r8, #0
 800749c:	dd05      	ble.n	80074aa <_dtoa_r+0x82a>
 800749e:	4649      	mov	r1, r9
 80074a0:	4642      	mov	r2, r8
 80074a2:	4658      	mov	r0, fp
 80074a4:	f000 fe78 	bl	8008198 <__lshift>
 80074a8:	4681      	mov	r9, r0
 80074aa:	9b08      	ldr	r3, [sp, #32]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	dd05      	ble.n	80074bc <_dtoa_r+0x83c>
 80074b0:	4621      	mov	r1, r4
 80074b2:	461a      	mov	r2, r3
 80074b4:	4658      	mov	r0, fp
 80074b6:	f000 fe6f 	bl	8008198 <__lshift>
 80074ba:	4604      	mov	r4, r0
 80074bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d059      	beq.n	8007576 <_dtoa_r+0x8f6>
 80074c2:	4621      	mov	r1, r4
 80074c4:	4648      	mov	r0, r9
 80074c6:	f000 fed3 	bl	8008270 <__mcmp>
 80074ca:	2800      	cmp	r0, #0
 80074cc:	da53      	bge.n	8007576 <_dtoa_r+0x8f6>
 80074ce:	1e7b      	subs	r3, r7, #1
 80074d0:	9304      	str	r3, [sp, #16]
 80074d2:	4649      	mov	r1, r9
 80074d4:	2300      	movs	r3, #0
 80074d6:	220a      	movs	r2, #10
 80074d8:	4658      	mov	r0, fp
 80074da:	f000 fcb1 	bl	8007e40 <__multadd>
 80074de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074e0:	4681      	mov	r9, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f000 8172 	beq.w	80077cc <_dtoa_r+0xb4c>
 80074e8:	2300      	movs	r3, #0
 80074ea:	4629      	mov	r1, r5
 80074ec:	220a      	movs	r2, #10
 80074ee:	4658      	mov	r0, fp
 80074f0:	f000 fca6 	bl	8007e40 <__multadd>
 80074f4:	9b00      	ldr	r3, [sp, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	4605      	mov	r5, r0
 80074fa:	dc67      	bgt.n	80075cc <_dtoa_r+0x94c>
 80074fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074fe:	2b02      	cmp	r3, #2
 8007500:	dc41      	bgt.n	8007586 <_dtoa_r+0x906>
 8007502:	e063      	b.n	80075cc <_dtoa_r+0x94c>
 8007504:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007506:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800750a:	e746      	b.n	800739a <_dtoa_r+0x71a>
 800750c:	9b07      	ldr	r3, [sp, #28]
 800750e:	1e5c      	subs	r4, r3, #1
 8007510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007512:	42a3      	cmp	r3, r4
 8007514:	bfbf      	itttt	lt
 8007516:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007518:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800751a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800751c:	1ae3      	sublt	r3, r4, r3
 800751e:	bfb4      	ite	lt
 8007520:	18d2      	addlt	r2, r2, r3
 8007522:	1b1c      	subge	r4, r3, r4
 8007524:	9b07      	ldr	r3, [sp, #28]
 8007526:	bfbc      	itt	lt
 8007528:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800752a:	2400      	movlt	r4, #0
 800752c:	2b00      	cmp	r3, #0
 800752e:	bfb5      	itete	lt
 8007530:	eba8 0603 	sublt.w	r6, r8, r3
 8007534:	9b07      	ldrge	r3, [sp, #28]
 8007536:	2300      	movlt	r3, #0
 8007538:	4646      	movge	r6, r8
 800753a:	e730      	b.n	800739e <_dtoa_r+0x71e>
 800753c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800753e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007540:	4646      	mov	r6, r8
 8007542:	e735      	b.n	80073b0 <_dtoa_r+0x730>
 8007544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007546:	e75c      	b.n	8007402 <_dtoa_r+0x782>
 8007548:	2300      	movs	r3, #0
 800754a:	e788      	b.n	800745e <_dtoa_r+0x7de>
 800754c:	3fe00000 	.word	0x3fe00000
 8007550:	40240000 	.word	0x40240000
 8007554:	40140000 	.word	0x40140000
 8007558:	9b02      	ldr	r3, [sp, #8]
 800755a:	e780      	b.n	800745e <_dtoa_r+0x7de>
 800755c:	2300      	movs	r3, #0
 800755e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007560:	e782      	b.n	8007468 <_dtoa_r+0x7e8>
 8007562:	d099      	beq.n	8007498 <_dtoa_r+0x818>
 8007564:	9a08      	ldr	r2, [sp, #32]
 8007566:	331c      	adds	r3, #28
 8007568:	441a      	add	r2, r3
 800756a:	4498      	add	r8, r3
 800756c:	441e      	add	r6, r3
 800756e:	9208      	str	r2, [sp, #32]
 8007570:	e792      	b.n	8007498 <_dtoa_r+0x818>
 8007572:	4603      	mov	r3, r0
 8007574:	e7f6      	b.n	8007564 <_dtoa_r+0x8e4>
 8007576:	9b07      	ldr	r3, [sp, #28]
 8007578:	9704      	str	r7, [sp, #16]
 800757a:	2b00      	cmp	r3, #0
 800757c:	dc20      	bgt.n	80075c0 <_dtoa_r+0x940>
 800757e:	9300      	str	r3, [sp, #0]
 8007580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007582:	2b02      	cmp	r3, #2
 8007584:	dd1e      	ble.n	80075c4 <_dtoa_r+0x944>
 8007586:	9b00      	ldr	r3, [sp, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	f47f aec0 	bne.w	800730e <_dtoa_r+0x68e>
 800758e:	4621      	mov	r1, r4
 8007590:	2205      	movs	r2, #5
 8007592:	4658      	mov	r0, fp
 8007594:	f000 fc54 	bl	8007e40 <__multadd>
 8007598:	4601      	mov	r1, r0
 800759a:	4604      	mov	r4, r0
 800759c:	4648      	mov	r0, r9
 800759e:	f000 fe67 	bl	8008270 <__mcmp>
 80075a2:	2800      	cmp	r0, #0
 80075a4:	f77f aeb3 	ble.w	800730e <_dtoa_r+0x68e>
 80075a8:	4656      	mov	r6, sl
 80075aa:	2331      	movs	r3, #49	@ 0x31
 80075ac:	f806 3b01 	strb.w	r3, [r6], #1
 80075b0:	9b04      	ldr	r3, [sp, #16]
 80075b2:	3301      	adds	r3, #1
 80075b4:	9304      	str	r3, [sp, #16]
 80075b6:	e6ae      	b.n	8007316 <_dtoa_r+0x696>
 80075b8:	9c07      	ldr	r4, [sp, #28]
 80075ba:	9704      	str	r7, [sp, #16]
 80075bc:	4625      	mov	r5, r4
 80075be:	e7f3      	b.n	80075a8 <_dtoa_r+0x928>
 80075c0:	9b07      	ldr	r3, [sp, #28]
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 8104 	beq.w	80077d4 <_dtoa_r+0xb54>
 80075cc:	2e00      	cmp	r6, #0
 80075ce:	dd05      	ble.n	80075dc <_dtoa_r+0x95c>
 80075d0:	4629      	mov	r1, r5
 80075d2:	4632      	mov	r2, r6
 80075d4:	4658      	mov	r0, fp
 80075d6:	f000 fddf 	bl	8008198 <__lshift>
 80075da:	4605      	mov	r5, r0
 80075dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d05a      	beq.n	8007698 <_dtoa_r+0xa18>
 80075e2:	6869      	ldr	r1, [r5, #4]
 80075e4:	4658      	mov	r0, fp
 80075e6:	f000 fbc9 	bl	8007d7c <_Balloc>
 80075ea:	4606      	mov	r6, r0
 80075ec:	b928      	cbnz	r0, 80075fa <_dtoa_r+0x97a>
 80075ee:	4b84      	ldr	r3, [pc, #528]	@ (8007800 <_dtoa_r+0xb80>)
 80075f0:	4602      	mov	r2, r0
 80075f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075f6:	f7ff bb5a 	b.w	8006cae <_dtoa_r+0x2e>
 80075fa:	692a      	ldr	r2, [r5, #16]
 80075fc:	3202      	adds	r2, #2
 80075fe:	0092      	lsls	r2, r2, #2
 8007600:	f105 010c 	add.w	r1, r5, #12
 8007604:	300c      	adds	r0, #12
 8007606:	f001 f81d 	bl	8008644 <memcpy>
 800760a:	2201      	movs	r2, #1
 800760c:	4631      	mov	r1, r6
 800760e:	4658      	mov	r0, fp
 8007610:	f000 fdc2 	bl	8008198 <__lshift>
 8007614:	f10a 0301 	add.w	r3, sl, #1
 8007618:	9307      	str	r3, [sp, #28]
 800761a:	9b00      	ldr	r3, [sp, #0]
 800761c:	4453      	add	r3, sl
 800761e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007620:	9b02      	ldr	r3, [sp, #8]
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	462f      	mov	r7, r5
 8007628:	930a      	str	r3, [sp, #40]	@ 0x28
 800762a:	4605      	mov	r5, r0
 800762c:	9b07      	ldr	r3, [sp, #28]
 800762e:	4621      	mov	r1, r4
 8007630:	3b01      	subs	r3, #1
 8007632:	4648      	mov	r0, r9
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	f7ff fa98 	bl	8006b6a <quorem>
 800763a:	4639      	mov	r1, r7
 800763c:	9002      	str	r0, [sp, #8]
 800763e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007642:	4648      	mov	r0, r9
 8007644:	f000 fe14 	bl	8008270 <__mcmp>
 8007648:	462a      	mov	r2, r5
 800764a:	9008      	str	r0, [sp, #32]
 800764c:	4621      	mov	r1, r4
 800764e:	4658      	mov	r0, fp
 8007650:	f000 fe2a 	bl	80082a8 <__mdiff>
 8007654:	68c2      	ldr	r2, [r0, #12]
 8007656:	4606      	mov	r6, r0
 8007658:	bb02      	cbnz	r2, 800769c <_dtoa_r+0xa1c>
 800765a:	4601      	mov	r1, r0
 800765c:	4648      	mov	r0, r9
 800765e:	f000 fe07 	bl	8008270 <__mcmp>
 8007662:	4602      	mov	r2, r0
 8007664:	4631      	mov	r1, r6
 8007666:	4658      	mov	r0, fp
 8007668:	920e      	str	r2, [sp, #56]	@ 0x38
 800766a:	f000 fbc7 	bl	8007dfc <_Bfree>
 800766e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007670:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007672:	9e07      	ldr	r6, [sp, #28]
 8007674:	ea43 0102 	orr.w	r1, r3, r2
 8007678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800767a:	4319      	orrs	r1, r3
 800767c:	d110      	bne.n	80076a0 <_dtoa_r+0xa20>
 800767e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007682:	d029      	beq.n	80076d8 <_dtoa_r+0xa58>
 8007684:	9b08      	ldr	r3, [sp, #32]
 8007686:	2b00      	cmp	r3, #0
 8007688:	dd02      	ble.n	8007690 <_dtoa_r+0xa10>
 800768a:	9b02      	ldr	r3, [sp, #8]
 800768c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007690:	9b00      	ldr	r3, [sp, #0]
 8007692:	f883 8000 	strb.w	r8, [r3]
 8007696:	e63f      	b.n	8007318 <_dtoa_r+0x698>
 8007698:	4628      	mov	r0, r5
 800769a:	e7bb      	b.n	8007614 <_dtoa_r+0x994>
 800769c:	2201      	movs	r2, #1
 800769e:	e7e1      	b.n	8007664 <_dtoa_r+0x9e4>
 80076a0:	9b08      	ldr	r3, [sp, #32]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	db04      	blt.n	80076b0 <_dtoa_r+0xa30>
 80076a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80076a8:	430b      	orrs	r3, r1
 80076aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076ac:	430b      	orrs	r3, r1
 80076ae:	d120      	bne.n	80076f2 <_dtoa_r+0xa72>
 80076b0:	2a00      	cmp	r2, #0
 80076b2:	dded      	ble.n	8007690 <_dtoa_r+0xa10>
 80076b4:	4649      	mov	r1, r9
 80076b6:	2201      	movs	r2, #1
 80076b8:	4658      	mov	r0, fp
 80076ba:	f000 fd6d 	bl	8008198 <__lshift>
 80076be:	4621      	mov	r1, r4
 80076c0:	4681      	mov	r9, r0
 80076c2:	f000 fdd5 	bl	8008270 <__mcmp>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	dc03      	bgt.n	80076d2 <_dtoa_r+0xa52>
 80076ca:	d1e1      	bne.n	8007690 <_dtoa_r+0xa10>
 80076cc:	f018 0f01 	tst.w	r8, #1
 80076d0:	d0de      	beq.n	8007690 <_dtoa_r+0xa10>
 80076d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076d6:	d1d8      	bne.n	800768a <_dtoa_r+0xa0a>
 80076d8:	9a00      	ldr	r2, [sp, #0]
 80076da:	2339      	movs	r3, #57	@ 0x39
 80076dc:	7013      	strb	r3, [r2, #0]
 80076de:	4633      	mov	r3, r6
 80076e0:	461e      	mov	r6, r3
 80076e2:	3b01      	subs	r3, #1
 80076e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076e8:	2a39      	cmp	r2, #57	@ 0x39
 80076ea:	d052      	beq.n	8007792 <_dtoa_r+0xb12>
 80076ec:	3201      	adds	r2, #1
 80076ee:	701a      	strb	r2, [r3, #0]
 80076f0:	e612      	b.n	8007318 <_dtoa_r+0x698>
 80076f2:	2a00      	cmp	r2, #0
 80076f4:	dd07      	ble.n	8007706 <_dtoa_r+0xa86>
 80076f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076fa:	d0ed      	beq.n	80076d8 <_dtoa_r+0xa58>
 80076fc:	9a00      	ldr	r2, [sp, #0]
 80076fe:	f108 0301 	add.w	r3, r8, #1
 8007702:	7013      	strb	r3, [r2, #0]
 8007704:	e608      	b.n	8007318 <_dtoa_r+0x698>
 8007706:	9b07      	ldr	r3, [sp, #28]
 8007708:	9a07      	ldr	r2, [sp, #28]
 800770a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800770e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007710:	4293      	cmp	r3, r2
 8007712:	d028      	beq.n	8007766 <_dtoa_r+0xae6>
 8007714:	4649      	mov	r1, r9
 8007716:	2300      	movs	r3, #0
 8007718:	220a      	movs	r2, #10
 800771a:	4658      	mov	r0, fp
 800771c:	f000 fb90 	bl	8007e40 <__multadd>
 8007720:	42af      	cmp	r7, r5
 8007722:	4681      	mov	r9, r0
 8007724:	f04f 0300 	mov.w	r3, #0
 8007728:	f04f 020a 	mov.w	r2, #10
 800772c:	4639      	mov	r1, r7
 800772e:	4658      	mov	r0, fp
 8007730:	d107      	bne.n	8007742 <_dtoa_r+0xac2>
 8007732:	f000 fb85 	bl	8007e40 <__multadd>
 8007736:	4607      	mov	r7, r0
 8007738:	4605      	mov	r5, r0
 800773a:	9b07      	ldr	r3, [sp, #28]
 800773c:	3301      	adds	r3, #1
 800773e:	9307      	str	r3, [sp, #28]
 8007740:	e774      	b.n	800762c <_dtoa_r+0x9ac>
 8007742:	f000 fb7d 	bl	8007e40 <__multadd>
 8007746:	4629      	mov	r1, r5
 8007748:	4607      	mov	r7, r0
 800774a:	2300      	movs	r3, #0
 800774c:	220a      	movs	r2, #10
 800774e:	4658      	mov	r0, fp
 8007750:	f000 fb76 	bl	8007e40 <__multadd>
 8007754:	4605      	mov	r5, r0
 8007756:	e7f0      	b.n	800773a <_dtoa_r+0xaba>
 8007758:	9b00      	ldr	r3, [sp, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	bfcc      	ite	gt
 800775e:	461e      	movgt	r6, r3
 8007760:	2601      	movle	r6, #1
 8007762:	4456      	add	r6, sl
 8007764:	2700      	movs	r7, #0
 8007766:	4649      	mov	r1, r9
 8007768:	2201      	movs	r2, #1
 800776a:	4658      	mov	r0, fp
 800776c:	f000 fd14 	bl	8008198 <__lshift>
 8007770:	4621      	mov	r1, r4
 8007772:	4681      	mov	r9, r0
 8007774:	f000 fd7c 	bl	8008270 <__mcmp>
 8007778:	2800      	cmp	r0, #0
 800777a:	dcb0      	bgt.n	80076de <_dtoa_r+0xa5e>
 800777c:	d102      	bne.n	8007784 <_dtoa_r+0xb04>
 800777e:	f018 0f01 	tst.w	r8, #1
 8007782:	d1ac      	bne.n	80076de <_dtoa_r+0xa5e>
 8007784:	4633      	mov	r3, r6
 8007786:	461e      	mov	r6, r3
 8007788:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800778c:	2a30      	cmp	r2, #48	@ 0x30
 800778e:	d0fa      	beq.n	8007786 <_dtoa_r+0xb06>
 8007790:	e5c2      	b.n	8007318 <_dtoa_r+0x698>
 8007792:	459a      	cmp	sl, r3
 8007794:	d1a4      	bne.n	80076e0 <_dtoa_r+0xa60>
 8007796:	9b04      	ldr	r3, [sp, #16]
 8007798:	3301      	adds	r3, #1
 800779a:	9304      	str	r3, [sp, #16]
 800779c:	2331      	movs	r3, #49	@ 0x31
 800779e:	f88a 3000 	strb.w	r3, [sl]
 80077a2:	e5b9      	b.n	8007318 <_dtoa_r+0x698>
 80077a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80077a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007804 <_dtoa_r+0xb84>
 80077aa:	b11b      	cbz	r3, 80077b4 <_dtoa_r+0xb34>
 80077ac:	f10a 0308 	add.w	r3, sl, #8
 80077b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80077b2:	6013      	str	r3, [r2, #0]
 80077b4:	4650      	mov	r0, sl
 80077b6:	b019      	add	sp, #100	@ 0x64
 80077b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077be:	2b01      	cmp	r3, #1
 80077c0:	f77f ae37 	ble.w	8007432 <_dtoa_r+0x7b2>
 80077c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80077c8:	2001      	movs	r0, #1
 80077ca:	e655      	b.n	8007478 <_dtoa_r+0x7f8>
 80077cc:	9b00      	ldr	r3, [sp, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f77f aed6 	ble.w	8007580 <_dtoa_r+0x900>
 80077d4:	4656      	mov	r6, sl
 80077d6:	4621      	mov	r1, r4
 80077d8:	4648      	mov	r0, r9
 80077da:	f7ff f9c6 	bl	8006b6a <quorem>
 80077de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80077e2:	f806 8b01 	strb.w	r8, [r6], #1
 80077e6:	9b00      	ldr	r3, [sp, #0]
 80077e8:	eba6 020a 	sub.w	r2, r6, sl
 80077ec:	4293      	cmp	r3, r2
 80077ee:	ddb3      	ble.n	8007758 <_dtoa_r+0xad8>
 80077f0:	4649      	mov	r1, r9
 80077f2:	2300      	movs	r3, #0
 80077f4:	220a      	movs	r2, #10
 80077f6:	4658      	mov	r0, fp
 80077f8:	f000 fb22 	bl	8007e40 <__multadd>
 80077fc:	4681      	mov	r9, r0
 80077fe:	e7ea      	b.n	80077d6 <_dtoa_r+0xb56>
 8007800:	08008e04 	.word	0x08008e04
 8007804:	08008d88 	.word	0x08008d88

08007808 <__ssputs_r>:
 8007808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800780c:	688e      	ldr	r6, [r1, #8]
 800780e:	461f      	mov	r7, r3
 8007810:	42be      	cmp	r6, r7
 8007812:	680b      	ldr	r3, [r1, #0]
 8007814:	4682      	mov	sl, r0
 8007816:	460c      	mov	r4, r1
 8007818:	4690      	mov	r8, r2
 800781a:	d82d      	bhi.n	8007878 <__ssputs_r+0x70>
 800781c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007820:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007824:	d026      	beq.n	8007874 <__ssputs_r+0x6c>
 8007826:	6965      	ldr	r5, [r4, #20]
 8007828:	6909      	ldr	r1, [r1, #16]
 800782a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800782e:	eba3 0901 	sub.w	r9, r3, r1
 8007832:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007836:	1c7b      	adds	r3, r7, #1
 8007838:	444b      	add	r3, r9
 800783a:	106d      	asrs	r5, r5, #1
 800783c:	429d      	cmp	r5, r3
 800783e:	bf38      	it	cc
 8007840:	461d      	movcc	r5, r3
 8007842:	0553      	lsls	r3, r2, #21
 8007844:	d527      	bpl.n	8007896 <__ssputs_r+0x8e>
 8007846:	4629      	mov	r1, r5
 8007848:	f000 f960 	bl	8007b0c <_malloc_r>
 800784c:	4606      	mov	r6, r0
 800784e:	b360      	cbz	r0, 80078aa <__ssputs_r+0xa2>
 8007850:	6921      	ldr	r1, [r4, #16]
 8007852:	464a      	mov	r2, r9
 8007854:	f000 fef6 	bl	8008644 <memcpy>
 8007858:	89a3      	ldrh	r3, [r4, #12]
 800785a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800785e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007862:	81a3      	strh	r3, [r4, #12]
 8007864:	6126      	str	r6, [r4, #16]
 8007866:	6165      	str	r5, [r4, #20]
 8007868:	444e      	add	r6, r9
 800786a:	eba5 0509 	sub.w	r5, r5, r9
 800786e:	6026      	str	r6, [r4, #0]
 8007870:	60a5      	str	r5, [r4, #8]
 8007872:	463e      	mov	r6, r7
 8007874:	42be      	cmp	r6, r7
 8007876:	d900      	bls.n	800787a <__ssputs_r+0x72>
 8007878:	463e      	mov	r6, r7
 800787a:	6820      	ldr	r0, [r4, #0]
 800787c:	4632      	mov	r2, r6
 800787e:	4641      	mov	r1, r8
 8007880:	f000 fe6f 	bl	8008562 <memmove>
 8007884:	68a3      	ldr	r3, [r4, #8]
 8007886:	1b9b      	subs	r3, r3, r6
 8007888:	60a3      	str	r3, [r4, #8]
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	4433      	add	r3, r6
 800788e:	6023      	str	r3, [r4, #0]
 8007890:	2000      	movs	r0, #0
 8007892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007896:	462a      	mov	r2, r5
 8007898:	f000 fe35 	bl	8008506 <_realloc_r>
 800789c:	4606      	mov	r6, r0
 800789e:	2800      	cmp	r0, #0
 80078a0:	d1e0      	bne.n	8007864 <__ssputs_r+0x5c>
 80078a2:	6921      	ldr	r1, [r4, #16]
 80078a4:	4650      	mov	r0, sl
 80078a6:	f000 ff0d 	bl	80086c4 <_free_r>
 80078aa:	230c      	movs	r3, #12
 80078ac:	f8ca 3000 	str.w	r3, [sl]
 80078b0:	89a3      	ldrh	r3, [r4, #12]
 80078b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078bc:	e7e9      	b.n	8007892 <__ssputs_r+0x8a>
	...

080078c0 <_svfiprintf_r>:
 80078c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c4:	4698      	mov	r8, r3
 80078c6:	898b      	ldrh	r3, [r1, #12]
 80078c8:	061b      	lsls	r3, r3, #24
 80078ca:	b09d      	sub	sp, #116	@ 0x74
 80078cc:	4607      	mov	r7, r0
 80078ce:	460d      	mov	r5, r1
 80078d0:	4614      	mov	r4, r2
 80078d2:	d510      	bpl.n	80078f6 <_svfiprintf_r+0x36>
 80078d4:	690b      	ldr	r3, [r1, #16]
 80078d6:	b973      	cbnz	r3, 80078f6 <_svfiprintf_r+0x36>
 80078d8:	2140      	movs	r1, #64	@ 0x40
 80078da:	f000 f917 	bl	8007b0c <_malloc_r>
 80078de:	6028      	str	r0, [r5, #0]
 80078e0:	6128      	str	r0, [r5, #16]
 80078e2:	b930      	cbnz	r0, 80078f2 <_svfiprintf_r+0x32>
 80078e4:	230c      	movs	r3, #12
 80078e6:	603b      	str	r3, [r7, #0]
 80078e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078ec:	b01d      	add	sp, #116	@ 0x74
 80078ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f2:	2340      	movs	r3, #64	@ 0x40
 80078f4:	616b      	str	r3, [r5, #20]
 80078f6:	2300      	movs	r3, #0
 80078f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80078fa:	2320      	movs	r3, #32
 80078fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007900:	f8cd 800c 	str.w	r8, [sp, #12]
 8007904:	2330      	movs	r3, #48	@ 0x30
 8007906:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007aa4 <_svfiprintf_r+0x1e4>
 800790a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800790e:	f04f 0901 	mov.w	r9, #1
 8007912:	4623      	mov	r3, r4
 8007914:	469a      	mov	sl, r3
 8007916:	f813 2b01 	ldrb.w	r2, [r3], #1
 800791a:	b10a      	cbz	r2, 8007920 <_svfiprintf_r+0x60>
 800791c:	2a25      	cmp	r2, #37	@ 0x25
 800791e:	d1f9      	bne.n	8007914 <_svfiprintf_r+0x54>
 8007920:	ebba 0b04 	subs.w	fp, sl, r4
 8007924:	d00b      	beq.n	800793e <_svfiprintf_r+0x7e>
 8007926:	465b      	mov	r3, fp
 8007928:	4622      	mov	r2, r4
 800792a:	4629      	mov	r1, r5
 800792c:	4638      	mov	r0, r7
 800792e:	f7ff ff6b 	bl	8007808 <__ssputs_r>
 8007932:	3001      	adds	r0, #1
 8007934:	f000 80a7 	beq.w	8007a86 <_svfiprintf_r+0x1c6>
 8007938:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800793a:	445a      	add	r2, fp
 800793c:	9209      	str	r2, [sp, #36]	@ 0x24
 800793e:	f89a 3000 	ldrb.w	r3, [sl]
 8007942:	2b00      	cmp	r3, #0
 8007944:	f000 809f 	beq.w	8007a86 <_svfiprintf_r+0x1c6>
 8007948:	2300      	movs	r3, #0
 800794a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800794e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007952:	f10a 0a01 	add.w	sl, sl, #1
 8007956:	9304      	str	r3, [sp, #16]
 8007958:	9307      	str	r3, [sp, #28]
 800795a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800795e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007960:	4654      	mov	r4, sl
 8007962:	2205      	movs	r2, #5
 8007964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007968:	484e      	ldr	r0, [pc, #312]	@ (8007aa4 <_svfiprintf_r+0x1e4>)
 800796a:	f7f8 fc31 	bl	80001d0 <memchr>
 800796e:	9a04      	ldr	r2, [sp, #16]
 8007970:	b9d8      	cbnz	r0, 80079aa <_svfiprintf_r+0xea>
 8007972:	06d0      	lsls	r0, r2, #27
 8007974:	bf44      	itt	mi
 8007976:	2320      	movmi	r3, #32
 8007978:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800797c:	0711      	lsls	r1, r2, #28
 800797e:	bf44      	itt	mi
 8007980:	232b      	movmi	r3, #43	@ 0x2b
 8007982:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007986:	f89a 3000 	ldrb.w	r3, [sl]
 800798a:	2b2a      	cmp	r3, #42	@ 0x2a
 800798c:	d015      	beq.n	80079ba <_svfiprintf_r+0xfa>
 800798e:	9a07      	ldr	r2, [sp, #28]
 8007990:	4654      	mov	r4, sl
 8007992:	2000      	movs	r0, #0
 8007994:	f04f 0c0a 	mov.w	ip, #10
 8007998:	4621      	mov	r1, r4
 800799a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800799e:	3b30      	subs	r3, #48	@ 0x30
 80079a0:	2b09      	cmp	r3, #9
 80079a2:	d94b      	bls.n	8007a3c <_svfiprintf_r+0x17c>
 80079a4:	b1b0      	cbz	r0, 80079d4 <_svfiprintf_r+0x114>
 80079a6:	9207      	str	r2, [sp, #28]
 80079a8:	e014      	b.n	80079d4 <_svfiprintf_r+0x114>
 80079aa:	eba0 0308 	sub.w	r3, r0, r8
 80079ae:	fa09 f303 	lsl.w	r3, r9, r3
 80079b2:	4313      	orrs	r3, r2
 80079b4:	9304      	str	r3, [sp, #16]
 80079b6:	46a2      	mov	sl, r4
 80079b8:	e7d2      	b.n	8007960 <_svfiprintf_r+0xa0>
 80079ba:	9b03      	ldr	r3, [sp, #12]
 80079bc:	1d19      	adds	r1, r3, #4
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	9103      	str	r1, [sp, #12]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	bfbb      	ittet	lt
 80079c6:	425b      	neglt	r3, r3
 80079c8:	f042 0202 	orrlt.w	r2, r2, #2
 80079cc:	9307      	strge	r3, [sp, #28]
 80079ce:	9307      	strlt	r3, [sp, #28]
 80079d0:	bfb8      	it	lt
 80079d2:	9204      	strlt	r2, [sp, #16]
 80079d4:	7823      	ldrb	r3, [r4, #0]
 80079d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80079d8:	d10a      	bne.n	80079f0 <_svfiprintf_r+0x130>
 80079da:	7863      	ldrb	r3, [r4, #1]
 80079dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80079de:	d132      	bne.n	8007a46 <_svfiprintf_r+0x186>
 80079e0:	9b03      	ldr	r3, [sp, #12]
 80079e2:	1d1a      	adds	r2, r3, #4
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	9203      	str	r2, [sp, #12]
 80079e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079ec:	3402      	adds	r4, #2
 80079ee:	9305      	str	r3, [sp, #20]
 80079f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ab4 <_svfiprintf_r+0x1f4>
 80079f4:	7821      	ldrb	r1, [r4, #0]
 80079f6:	2203      	movs	r2, #3
 80079f8:	4650      	mov	r0, sl
 80079fa:	f7f8 fbe9 	bl	80001d0 <memchr>
 80079fe:	b138      	cbz	r0, 8007a10 <_svfiprintf_r+0x150>
 8007a00:	9b04      	ldr	r3, [sp, #16]
 8007a02:	eba0 000a 	sub.w	r0, r0, sl
 8007a06:	2240      	movs	r2, #64	@ 0x40
 8007a08:	4082      	lsls	r2, r0
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	3401      	adds	r4, #1
 8007a0e:	9304      	str	r3, [sp, #16]
 8007a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a14:	4824      	ldr	r0, [pc, #144]	@ (8007aa8 <_svfiprintf_r+0x1e8>)
 8007a16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a1a:	2206      	movs	r2, #6
 8007a1c:	f7f8 fbd8 	bl	80001d0 <memchr>
 8007a20:	2800      	cmp	r0, #0
 8007a22:	d036      	beq.n	8007a92 <_svfiprintf_r+0x1d2>
 8007a24:	4b21      	ldr	r3, [pc, #132]	@ (8007aac <_svfiprintf_r+0x1ec>)
 8007a26:	bb1b      	cbnz	r3, 8007a70 <_svfiprintf_r+0x1b0>
 8007a28:	9b03      	ldr	r3, [sp, #12]
 8007a2a:	3307      	adds	r3, #7
 8007a2c:	f023 0307 	bic.w	r3, r3, #7
 8007a30:	3308      	adds	r3, #8
 8007a32:	9303      	str	r3, [sp, #12]
 8007a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a36:	4433      	add	r3, r6
 8007a38:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a3a:	e76a      	b.n	8007912 <_svfiprintf_r+0x52>
 8007a3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a40:	460c      	mov	r4, r1
 8007a42:	2001      	movs	r0, #1
 8007a44:	e7a8      	b.n	8007998 <_svfiprintf_r+0xd8>
 8007a46:	2300      	movs	r3, #0
 8007a48:	3401      	adds	r4, #1
 8007a4a:	9305      	str	r3, [sp, #20]
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	f04f 0c0a 	mov.w	ip, #10
 8007a52:	4620      	mov	r0, r4
 8007a54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a58:	3a30      	subs	r2, #48	@ 0x30
 8007a5a:	2a09      	cmp	r2, #9
 8007a5c:	d903      	bls.n	8007a66 <_svfiprintf_r+0x1a6>
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d0c6      	beq.n	80079f0 <_svfiprintf_r+0x130>
 8007a62:	9105      	str	r1, [sp, #20]
 8007a64:	e7c4      	b.n	80079f0 <_svfiprintf_r+0x130>
 8007a66:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e7f0      	b.n	8007a52 <_svfiprintf_r+0x192>
 8007a70:	ab03      	add	r3, sp, #12
 8007a72:	9300      	str	r3, [sp, #0]
 8007a74:	462a      	mov	r2, r5
 8007a76:	4b0e      	ldr	r3, [pc, #56]	@ (8007ab0 <_svfiprintf_r+0x1f0>)
 8007a78:	a904      	add	r1, sp, #16
 8007a7a:	4638      	mov	r0, r7
 8007a7c:	f7fe fba2 	bl	80061c4 <_printf_float>
 8007a80:	1c42      	adds	r2, r0, #1
 8007a82:	4606      	mov	r6, r0
 8007a84:	d1d6      	bne.n	8007a34 <_svfiprintf_r+0x174>
 8007a86:	89ab      	ldrh	r3, [r5, #12]
 8007a88:	065b      	lsls	r3, r3, #25
 8007a8a:	f53f af2d 	bmi.w	80078e8 <_svfiprintf_r+0x28>
 8007a8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a90:	e72c      	b.n	80078ec <_svfiprintf_r+0x2c>
 8007a92:	ab03      	add	r3, sp, #12
 8007a94:	9300      	str	r3, [sp, #0]
 8007a96:	462a      	mov	r2, r5
 8007a98:	4b05      	ldr	r3, [pc, #20]	@ (8007ab0 <_svfiprintf_r+0x1f0>)
 8007a9a:	a904      	add	r1, sp, #16
 8007a9c:	4638      	mov	r0, r7
 8007a9e:	f7fe fe29 	bl	80066f4 <_printf_i>
 8007aa2:	e7ed      	b.n	8007a80 <_svfiprintf_r+0x1c0>
 8007aa4:	08008e15 	.word	0x08008e15
 8007aa8:	08008e1f 	.word	0x08008e1f
 8007aac:	080061c5 	.word	0x080061c5
 8007ab0:	08007809 	.word	0x08007809
 8007ab4:	08008e1b 	.word	0x08008e1b

08007ab8 <malloc>:
 8007ab8:	4b02      	ldr	r3, [pc, #8]	@ (8007ac4 <malloc+0xc>)
 8007aba:	4601      	mov	r1, r0
 8007abc:	6818      	ldr	r0, [r3, #0]
 8007abe:	f000 b825 	b.w	8007b0c <_malloc_r>
 8007ac2:	bf00      	nop
 8007ac4:	20000024 	.word	0x20000024

08007ac8 <sbrk_aligned>:
 8007ac8:	b570      	push	{r4, r5, r6, lr}
 8007aca:	4e0f      	ldr	r6, [pc, #60]	@ (8007b08 <sbrk_aligned+0x40>)
 8007acc:	460c      	mov	r4, r1
 8007ace:	6831      	ldr	r1, [r6, #0]
 8007ad0:	4605      	mov	r5, r0
 8007ad2:	b911      	cbnz	r1, 8007ada <sbrk_aligned+0x12>
 8007ad4:	f000 fd94 	bl	8008600 <_sbrk_r>
 8007ad8:	6030      	str	r0, [r6, #0]
 8007ada:	4621      	mov	r1, r4
 8007adc:	4628      	mov	r0, r5
 8007ade:	f000 fd8f 	bl	8008600 <_sbrk_r>
 8007ae2:	1c43      	adds	r3, r0, #1
 8007ae4:	d103      	bne.n	8007aee <sbrk_aligned+0x26>
 8007ae6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007aea:	4620      	mov	r0, r4
 8007aec:	bd70      	pop	{r4, r5, r6, pc}
 8007aee:	1cc4      	adds	r4, r0, #3
 8007af0:	f024 0403 	bic.w	r4, r4, #3
 8007af4:	42a0      	cmp	r0, r4
 8007af6:	d0f8      	beq.n	8007aea <sbrk_aligned+0x22>
 8007af8:	1a21      	subs	r1, r4, r0
 8007afa:	4628      	mov	r0, r5
 8007afc:	f000 fd80 	bl	8008600 <_sbrk_r>
 8007b00:	3001      	adds	r0, #1
 8007b02:	d1f2      	bne.n	8007aea <sbrk_aligned+0x22>
 8007b04:	e7ef      	b.n	8007ae6 <sbrk_aligned+0x1e>
 8007b06:	bf00      	nop
 8007b08:	200004d0 	.word	0x200004d0

08007b0c <_malloc_r>:
 8007b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b10:	1ccd      	adds	r5, r1, #3
 8007b12:	f025 0503 	bic.w	r5, r5, #3
 8007b16:	3508      	adds	r5, #8
 8007b18:	2d0c      	cmp	r5, #12
 8007b1a:	bf38      	it	cc
 8007b1c:	250c      	movcc	r5, #12
 8007b1e:	2d00      	cmp	r5, #0
 8007b20:	4606      	mov	r6, r0
 8007b22:	db01      	blt.n	8007b28 <_malloc_r+0x1c>
 8007b24:	42a9      	cmp	r1, r5
 8007b26:	d904      	bls.n	8007b32 <_malloc_r+0x26>
 8007b28:	230c      	movs	r3, #12
 8007b2a:	6033      	str	r3, [r6, #0]
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c08 <_malloc_r+0xfc>
 8007b36:	f000 f915 	bl	8007d64 <__malloc_lock>
 8007b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b3e:	461c      	mov	r4, r3
 8007b40:	bb44      	cbnz	r4, 8007b94 <_malloc_r+0x88>
 8007b42:	4629      	mov	r1, r5
 8007b44:	4630      	mov	r0, r6
 8007b46:	f7ff ffbf 	bl	8007ac8 <sbrk_aligned>
 8007b4a:	1c43      	adds	r3, r0, #1
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	d158      	bne.n	8007c02 <_malloc_r+0xf6>
 8007b50:	f8d8 4000 	ldr.w	r4, [r8]
 8007b54:	4627      	mov	r7, r4
 8007b56:	2f00      	cmp	r7, #0
 8007b58:	d143      	bne.n	8007be2 <_malloc_r+0xd6>
 8007b5a:	2c00      	cmp	r4, #0
 8007b5c:	d04b      	beq.n	8007bf6 <_malloc_r+0xea>
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	4639      	mov	r1, r7
 8007b62:	4630      	mov	r0, r6
 8007b64:	eb04 0903 	add.w	r9, r4, r3
 8007b68:	f000 fd4a 	bl	8008600 <_sbrk_r>
 8007b6c:	4581      	cmp	r9, r0
 8007b6e:	d142      	bne.n	8007bf6 <_malloc_r+0xea>
 8007b70:	6821      	ldr	r1, [r4, #0]
 8007b72:	1a6d      	subs	r5, r5, r1
 8007b74:	4629      	mov	r1, r5
 8007b76:	4630      	mov	r0, r6
 8007b78:	f7ff ffa6 	bl	8007ac8 <sbrk_aligned>
 8007b7c:	3001      	adds	r0, #1
 8007b7e:	d03a      	beq.n	8007bf6 <_malloc_r+0xea>
 8007b80:	6823      	ldr	r3, [r4, #0]
 8007b82:	442b      	add	r3, r5
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	f8d8 3000 	ldr.w	r3, [r8]
 8007b8a:	685a      	ldr	r2, [r3, #4]
 8007b8c:	bb62      	cbnz	r2, 8007be8 <_malloc_r+0xdc>
 8007b8e:	f8c8 7000 	str.w	r7, [r8]
 8007b92:	e00f      	b.n	8007bb4 <_malloc_r+0xa8>
 8007b94:	6822      	ldr	r2, [r4, #0]
 8007b96:	1b52      	subs	r2, r2, r5
 8007b98:	d420      	bmi.n	8007bdc <_malloc_r+0xd0>
 8007b9a:	2a0b      	cmp	r2, #11
 8007b9c:	d917      	bls.n	8007bce <_malloc_r+0xc2>
 8007b9e:	1961      	adds	r1, r4, r5
 8007ba0:	42a3      	cmp	r3, r4
 8007ba2:	6025      	str	r5, [r4, #0]
 8007ba4:	bf18      	it	ne
 8007ba6:	6059      	strne	r1, [r3, #4]
 8007ba8:	6863      	ldr	r3, [r4, #4]
 8007baa:	bf08      	it	eq
 8007bac:	f8c8 1000 	streq.w	r1, [r8]
 8007bb0:	5162      	str	r2, [r4, r5]
 8007bb2:	604b      	str	r3, [r1, #4]
 8007bb4:	4630      	mov	r0, r6
 8007bb6:	f000 f8db 	bl	8007d70 <__malloc_unlock>
 8007bba:	f104 000b 	add.w	r0, r4, #11
 8007bbe:	1d23      	adds	r3, r4, #4
 8007bc0:	f020 0007 	bic.w	r0, r0, #7
 8007bc4:	1ac2      	subs	r2, r0, r3
 8007bc6:	bf1c      	itt	ne
 8007bc8:	1a1b      	subne	r3, r3, r0
 8007bca:	50a3      	strne	r3, [r4, r2]
 8007bcc:	e7af      	b.n	8007b2e <_malloc_r+0x22>
 8007bce:	6862      	ldr	r2, [r4, #4]
 8007bd0:	42a3      	cmp	r3, r4
 8007bd2:	bf0c      	ite	eq
 8007bd4:	f8c8 2000 	streq.w	r2, [r8]
 8007bd8:	605a      	strne	r2, [r3, #4]
 8007bda:	e7eb      	b.n	8007bb4 <_malloc_r+0xa8>
 8007bdc:	4623      	mov	r3, r4
 8007bde:	6864      	ldr	r4, [r4, #4]
 8007be0:	e7ae      	b.n	8007b40 <_malloc_r+0x34>
 8007be2:	463c      	mov	r4, r7
 8007be4:	687f      	ldr	r7, [r7, #4]
 8007be6:	e7b6      	b.n	8007b56 <_malloc_r+0x4a>
 8007be8:	461a      	mov	r2, r3
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	42a3      	cmp	r3, r4
 8007bee:	d1fb      	bne.n	8007be8 <_malloc_r+0xdc>
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	6053      	str	r3, [r2, #4]
 8007bf4:	e7de      	b.n	8007bb4 <_malloc_r+0xa8>
 8007bf6:	230c      	movs	r3, #12
 8007bf8:	6033      	str	r3, [r6, #0]
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	f000 f8b8 	bl	8007d70 <__malloc_unlock>
 8007c00:	e794      	b.n	8007b2c <_malloc_r+0x20>
 8007c02:	6005      	str	r5, [r0, #0]
 8007c04:	e7d6      	b.n	8007bb4 <_malloc_r+0xa8>
 8007c06:	bf00      	nop
 8007c08:	200004d4 	.word	0x200004d4

08007c0c <__sflush_r>:
 8007c0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c14:	0716      	lsls	r6, r2, #28
 8007c16:	4605      	mov	r5, r0
 8007c18:	460c      	mov	r4, r1
 8007c1a:	d454      	bmi.n	8007cc6 <__sflush_r+0xba>
 8007c1c:	684b      	ldr	r3, [r1, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	dc02      	bgt.n	8007c28 <__sflush_r+0x1c>
 8007c22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	dd48      	ble.n	8007cba <__sflush_r+0xae>
 8007c28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c2a:	2e00      	cmp	r6, #0
 8007c2c:	d045      	beq.n	8007cba <__sflush_r+0xae>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c34:	682f      	ldr	r7, [r5, #0]
 8007c36:	6a21      	ldr	r1, [r4, #32]
 8007c38:	602b      	str	r3, [r5, #0]
 8007c3a:	d030      	beq.n	8007c9e <__sflush_r+0x92>
 8007c3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c3e:	89a3      	ldrh	r3, [r4, #12]
 8007c40:	0759      	lsls	r1, r3, #29
 8007c42:	d505      	bpl.n	8007c50 <__sflush_r+0x44>
 8007c44:	6863      	ldr	r3, [r4, #4]
 8007c46:	1ad2      	subs	r2, r2, r3
 8007c48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c4a:	b10b      	cbz	r3, 8007c50 <__sflush_r+0x44>
 8007c4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c4e:	1ad2      	subs	r2, r2, r3
 8007c50:	2300      	movs	r3, #0
 8007c52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c54:	6a21      	ldr	r1, [r4, #32]
 8007c56:	4628      	mov	r0, r5
 8007c58:	47b0      	blx	r6
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	d106      	bne.n	8007c6e <__sflush_r+0x62>
 8007c60:	6829      	ldr	r1, [r5, #0]
 8007c62:	291d      	cmp	r1, #29
 8007c64:	d82b      	bhi.n	8007cbe <__sflush_r+0xb2>
 8007c66:	4a2a      	ldr	r2, [pc, #168]	@ (8007d10 <__sflush_r+0x104>)
 8007c68:	410a      	asrs	r2, r1
 8007c6a:	07d6      	lsls	r6, r2, #31
 8007c6c:	d427      	bmi.n	8007cbe <__sflush_r+0xb2>
 8007c6e:	2200      	movs	r2, #0
 8007c70:	6062      	str	r2, [r4, #4]
 8007c72:	04d9      	lsls	r1, r3, #19
 8007c74:	6922      	ldr	r2, [r4, #16]
 8007c76:	6022      	str	r2, [r4, #0]
 8007c78:	d504      	bpl.n	8007c84 <__sflush_r+0x78>
 8007c7a:	1c42      	adds	r2, r0, #1
 8007c7c:	d101      	bne.n	8007c82 <__sflush_r+0x76>
 8007c7e:	682b      	ldr	r3, [r5, #0]
 8007c80:	b903      	cbnz	r3, 8007c84 <__sflush_r+0x78>
 8007c82:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c86:	602f      	str	r7, [r5, #0]
 8007c88:	b1b9      	cbz	r1, 8007cba <__sflush_r+0xae>
 8007c8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c8e:	4299      	cmp	r1, r3
 8007c90:	d002      	beq.n	8007c98 <__sflush_r+0x8c>
 8007c92:	4628      	mov	r0, r5
 8007c94:	f000 fd16 	bl	80086c4 <_free_r>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c9c:	e00d      	b.n	8007cba <__sflush_r+0xae>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	47b0      	blx	r6
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	1c50      	adds	r0, r2, #1
 8007ca8:	d1c9      	bne.n	8007c3e <__sflush_r+0x32>
 8007caa:	682b      	ldr	r3, [r5, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d0c6      	beq.n	8007c3e <__sflush_r+0x32>
 8007cb0:	2b1d      	cmp	r3, #29
 8007cb2:	d001      	beq.n	8007cb8 <__sflush_r+0xac>
 8007cb4:	2b16      	cmp	r3, #22
 8007cb6:	d11e      	bne.n	8007cf6 <__sflush_r+0xea>
 8007cb8:	602f      	str	r7, [r5, #0]
 8007cba:	2000      	movs	r0, #0
 8007cbc:	e022      	b.n	8007d04 <__sflush_r+0xf8>
 8007cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cc2:	b21b      	sxth	r3, r3
 8007cc4:	e01b      	b.n	8007cfe <__sflush_r+0xf2>
 8007cc6:	690f      	ldr	r7, [r1, #16]
 8007cc8:	2f00      	cmp	r7, #0
 8007cca:	d0f6      	beq.n	8007cba <__sflush_r+0xae>
 8007ccc:	0793      	lsls	r3, r2, #30
 8007cce:	680e      	ldr	r6, [r1, #0]
 8007cd0:	bf08      	it	eq
 8007cd2:	694b      	ldreq	r3, [r1, #20]
 8007cd4:	600f      	str	r7, [r1, #0]
 8007cd6:	bf18      	it	ne
 8007cd8:	2300      	movne	r3, #0
 8007cda:	eba6 0807 	sub.w	r8, r6, r7
 8007cde:	608b      	str	r3, [r1, #8]
 8007ce0:	f1b8 0f00 	cmp.w	r8, #0
 8007ce4:	dde9      	ble.n	8007cba <__sflush_r+0xae>
 8007ce6:	6a21      	ldr	r1, [r4, #32]
 8007ce8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cea:	4643      	mov	r3, r8
 8007cec:	463a      	mov	r2, r7
 8007cee:	4628      	mov	r0, r5
 8007cf0:	47b0      	blx	r6
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	dc08      	bgt.n	8007d08 <__sflush_r+0xfc>
 8007cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cfe:	81a3      	strh	r3, [r4, #12]
 8007d00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d08:	4407      	add	r7, r0
 8007d0a:	eba8 0800 	sub.w	r8, r8, r0
 8007d0e:	e7e7      	b.n	8007ce0 <__sflush_r+0xd4>
 8007d10:	dfbffffe 	.word	0xdfbffffe

08007d14 <_fflush_r>:
 8007d14:	b538      	push	{r3, r4, r5, lr}
 8007d16:	690b      	ldr	r3, [r1, #16]
 8007d18:	4605      	mov	r5, r0
 8007d1a:	460c      	mov	r4, r1
 8007d1c:	b913      	cbnz	r3, 8007d24 <_fflush_r+0x10>
 8007d1e:	2500      	movs	r5, #0
 8007d20:	4628      	mov	r0, r5
 8007d22:	bd38      	pop	{r3, r4, r5, pc}
 8007d24:	b118      	cbz	r0, 8007d2e <_fflush_r+0x1a>
 8007d26:	6a03      	ldr	r3, [r0, #32]
 8007d28:	b90b      	cbnz	r3, 8007d2e <_fflush_r+0x1a>
 8007d2a:	f7fe feaf 	bl	8006a8c <__sinit>
 8007d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d0f3      	beq.n	8007d1e <_fflush_r+0xa>
 8007d36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d38:	07d0      	lsls	r0, r2, #31
 8007d3a:	d404      	bmi.n	8007d46 <_fflush_r+0x32>
 8007d3c:	0599      	lsls	r1, r3, #22
 8007d3e:	d402      	bmi.n	8007d46 <_fflush_r+0x32>
 8007d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d42:	f7fe ff10 	bl	8006b66 <__retarget_lock_acquire_recursive>
 8007d46:	4628      	mov	r0, r5
 8007d48:	4621      	mov	r1, r4
 8007d4a:	f7ff ff5f 	bl	8007c0c <__sflush_r>
 8007d4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d50:	07da      	lsls	r2, r3, #31
 8007d52:	4605      	mov	r5, r0
 8007d54:	d4e4      	bmi.n	8007d20 <_fflush_r+0xc>
 8007d56:	89a3      	ldrh	r3, [r4, #12]
 8007d58:	059b      	lsls	r3, r3, #22
 8007d5a:	d4e1      	bmi.n	8007d20 <_fflush_r+0xc>
 8007d5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d5e:	f7fe ff03 	bl	8006b68 <__retarget_lock_release_recursive>
 8007d62:	e7dd      	b.n	8007d20 <_fflush_r+0xc>

08007d64 <__malloc_lock>:
 8007d64:	4801      	ldr	r0, [pc, #4]	@ (8007d6c <__malloc_lock+0x8>)
 8007d66:	f7fe befe 	b.w	8006b66 <__retarget_lock_acquire_recursive>
 8007d6a:	bf00      	nop
 8007d6c:	200004cc 	.word	0x200004cc

08007d70 <__malloc_unlock>:
 8007d70:	4801      	ldr	r0, [pc, #4]	@ (8007d78 <__malloc_unlock+0x8>)
 8007d72:	f7fe bef9 	b.w	8006b68 <__retarget_lock_release_recursive>
 8007d76:	bf00      	nop
 8007d78:	200004cc 	.word	0x200004cc

08007d7c <_Balloc>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	69c6      	ldr	r6, [r0, #28]
 8007d80:	4604      	mov	r4, r0
 8007d82:	460d      	mov	r5, r1
 8007d84:	b976      	cbnz	r6, 8007da4 <_Balloc+0x28>
 8007d86:	2010      	movs	r0, #16
 8007d88:	f7ff fe96 	bl	8007ab8 <malloc>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	61e0      	str	r0, [r4, #28]
 8007d90:	b920      	cbnz	r0, 8007d9c <_Balloc+0x20>
 8007d92:	4b18      	ldr	r3, [pc, #96]	@ (8007df4 <_Balloc+0x78>)
 8007d94:	4818      	ldr	r0, [pc, #96]	@ (8007df8 <_Balloc+0x7c>)
 8007d96:	216b      	movs	r1, #107	@ 0x6b
 8007d98:	f000 fc62 	bl	8008660 <__assert_func>
 8007d9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007da0:	6006      	str	r6, [r0, #0]
 8007da2:	60c6      	str	r6, [r0, #12]
 8007da4:	69e6      	ldr	r6, [r4, #28]
 8007da6:	68f3      	ldr	r3, [r6, #12]
 8007da8:	b183      	cbz	r3, 8007dcc <_Balloc+0x50>
 8007daa:	69e3      	ldr	r3, [r4, #28]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007db2:	b9b8      	cbnz	r0, 8007de4 <_Balloc+0x68>
 8007db4:	2101      	movs	r1, #1
 8007db6:	fa01 f605 	lsl.w	r6, r1, r5
 8007dba:	1d72      	adds	r2, r6, #5
 8007dbc:	0092      	lsls	r2, r2, #2
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f000 fc6c 	bl	800869c <_calloc_r>
 8007dc4:	b160      	cbz	r0, 8007de0 <_Balloc+0x64>
 8007dc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007dca:	e00e      	b.n	8007dea <_Balloc+0x6e>
 8007dcc:	2221      	movs	r2, #33	@ 0x21
 8007dce:	2104      	movs	r1, #4
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f000 fc63 	bl	800869c <_calloc_r>
 8007dd6:	69e3      	ldr	r3, [r4, #28]
 8007dd8:	60f0      	str	r0, [r6, #12]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1e4      	bne.n	8007daa <_Balloc+0x2e>
 8007de0:	2000      	movs	r0, #0
 8007de2:	bd70      	pop	{r4, r5, r6, pc}
 8007de4:	6802      	ldr	r2, [r0, #0]
 8007de6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007dea:	2300      	movs	r3, #0
 8007dec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007df0:	e7f7      	b.n	8007de2 <_Balloc+0x66>
 8007df2:	bf00      	nop
 8007df4:	08008d95 	.word	0x08008d95
 8007df8:	08008e26 	.word	0x08008e26

08007dfc <_Bfree>:
 8007dfc:	b570      	push	{r4, r5, r6, lr}
 8007dfe:	69c6      	ldr	r6, [r0, #28]
 8007e00:	4605      	mov	r5, r0
 8007e02:	460c      	mov	r4, r1
 8007e04:	b976      	cbnz	r6, 8007e24 <_Bfree+0x28>
 8007e06:	2010      	movs	r0, #16
 8007e08:	f7ff fe56 	bl	8007ab8 <malloc>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	61e8      	str	r0, [r5, #28]
 8007e10:	b920      	cbnz	r0, 8007e1c <_Bfree+0x20>
 8007e12:	4b09      	ldr	r3, [pc, #36]	@ (8007e38 <_Bfree+0x3c>)
 8007e14:	4809      	ldr	r0, [pc, #36]	@ (8007e3c <_Bfree+0x40>)
 8007e16:	218f      	movs	r1, #143	@ 0x8f
 8007e18:	f000 fc22 	bl	8008660 <__assert_func>
 8007e1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e20:	6006      	str	r6, [r0, #0]
 8007e22:	60c6      	str	r6, [r0, #12]
 8007e24:	b13c      	cbz	r4, 8007e36 <_Bfree+0x3a>
 8007e26:	69eb      	ldr	r3, [r5, #28]
 8007e28:	6862      	ldr	r2, [r4, #4]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e30:	6021      	str	r1, [r4, #0]
 8007e32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	08008d95 	.word	0x08008d95
 8007e3c:	08008e26 	.word	0x08008e26

08007e40 <__multadd>:
 8007e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e44:	690d      	ldr	r5, [r1, #16]
 8007e46:	4607      	mov	r7, r0
 8007e48:	460c      	mov	r4, r1
 8007e4a:	461e      	mov	r6, r3
 8007e4c:	f101 0c14 	add.w	ip, r1, #20
 8007e50:	2000      	movs	r0, #0
 8007e52:	f8dc 3000 	ldr.w	r3, [ip]
 8007e56:	b299      	uxth	r1, r3
 8007e58:	fb02 6101 	mla	r1, r2, r1, r6
 8007e5c:	0c1e      	lsrs	r6, r3, #16
 8007e5e:	0c0b      	lsrs	r3, r1, #16
 8007e60:	fb02 3306 	mla	r3, r2, r6, r3
 8007e64:	b289      	uxth	r1, r1
 8007e66:	3001      	adds	r0, #1
 8007e68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e6c:	4285      	cmp	r5, r0
 8007e6e:	f84c 1b04 	str.w	r1, [ip], #4
 8007e72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e76:	dcec      	bgt.n	8007e52 <__multadd+0x12>
 8007e78:	b30e      	cbz	r6, 8007ebe <__multadd+0x7e>
 8007e7a:	68a3      	ldr	r3, [r4, #8]
 8007e7c:	42ab      	cmp	r3, r5
 8007e7e:	dc19      	bgt.n	8007eb4 <__multadd+0x74>
 8007e80:	6861      	ldr	r1, [r4, #4]
 8007e82:	4638      	mov	r0, r7
 8007e84:	3101      	adds	r1, #1
 8007e86:	f7ff ff79 	bl	8007d7c <_Balloc>
 8007e8a:	4680      	mov	r8, r0
 8007e8c:	b928      	cbnz	r0, 8007e9a <__multadd+0x5a>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	4b0c      	ldr	r3, [pc, #48]	@ (8007ec4 <__multadd+0x84>)
 8007e92:	480d      	ldr	r0, [pc, #52]	@ (8007ec8 <__multadd+0x88>)
 8007e94:	21ba      	movs	r1, #186	@ 0xba
 8007e96:	f000 fbe3 	bl	8008660 <__assert_func>
 8007e9a:	6922      	ldr	r2, [r4, #16]
 8007e9c:	3202      	adds	r2, #2
 8007e9e:	f104 010c 	add.w	r1, r4, #12
 8007ea2:	0092      	lsls	r2, r2, #2
 8007ea4:	300c      	adds	r0, #12
 8007ea6:	f000 fbcd 	bl	8008644 <memcpy>
 8007eaa:	4621      	mov	r1, r4
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff ffa5 	bl	8007dfc <_Bfree>
 8007eb2:	4644      	mov	r4, r8
 8007eb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007eb8:	3501      	adds	r5, #1
 8007eba:	615e      	str	r6, [r3, #20]
 8007ebc:	6125      	str	r5, [r4, #16]
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ec4:	08008e04 	.word	0x08008e04
 8007ec8:	08008e26 	.word	0x08008e26

08007ecc <__hi0bits>:
 8007ecc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	bf36      	itet	cc
 8007ed4:	0403      	lslcc	r3, r0, #16
 8007ed6:	2000      	movcs	r0, #0
 8007ed8:	2010      	movcc	r0, #16
 8007eda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ede:	bf3c      	itt	cc
 8007ee0:	021b      	lslcc	r3, r3, #8
 8007ee2:	3008      	addcc	r0, #8
 8007ee4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ee8:	bf3c      	itt	cc
 8007eea:	011b      	lslcc	r3, r3, #4
 8007eec:	3004      	addcc	r0, #4
 8007eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ef2:	bf3c      	itt	cc
 8007ef4:	009b      	lslcc	r3, r3, #2
 8007ef6:	3002      	addcc	r0, #2
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	db05      	blt.n	8007f08 <__hi0bits+0x3c>
 8007efc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f00:	f100 0001 	add.w	r0, r0, #1
 8007f04:	bf08      	it	eq
 8007f06:	2020      	moveq	r0, #32
 8007f08:	4770      	bx	lr

08007f0a <__lo0bits>:
 8007f0a:	6803      	ldr	r3, [r0, #0]
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	f013 0007 	ands.w	r0, r3, #7
 8007f12:	d00b      	beq.n	8007f2c <__lo0bits+0x22>
 8007f14:	07d9      	lsls	r1, r3, #31
 8007f16:	d421      	bmi.n	8007f5c <__lo0bits+0x52>
 8007f18:	0798      	lsls	r0, r3, #30
 8007f1a:	bf49      	itett	mi
 8007f1c:	085b      	lsrmi	r3, r3, #1
 8007f1e:	089b      	lsrpl	r3, r3, #2
 8007f20:	2001      	movmi	r0, #1
 8007f22:	6013      	strmi	r3, [r2, #0]
 8007f24:	bf5c      	itt	pl
 8007f26:	6013      	strpl	r3, [r2, #0]
 8007f28:	2002      	movpl	r0, #2
 8007f2a:	4770      	bx	lr
 8007f2c:	b299      	uxth	r1, r3
 8007f2e:	b909      	cbnz	r1, 8007f34 <__lo0bits+0x2a>
 8007f30:	0c1b      	lsrs	r3, r3, #16
 8007f32:	2010      	movs	r0, #16
 8007f34:	b2d9      	uxtb	r1, r3
 8007f36:	b909      	cbnz	r1, 8007f3c <__lo0bits+0x32>
 8007f38:	3008      	adds	r0, #8
 8007f3a:	0a1b      	lsrs	r3, r3, #8
 8007f3c:	0719      	lsls	r1, r3, #28
 8007f3e:	bf04      	itt	eq
 8007f40:	091b      	lsreq	r3, r3, #4
 8007f42:	3004      	addeq	r0, #4
 8007f44:	0799      	lsls	r1, r3, #30
 8007f46:	bf04      	itt	eq
 8007f48:	089b      	lsreq	r3, r3, #2
 8007f4a:	3002      	addeq	r0, #2
 8007f4c:	07d9      	lsls	r1, r3, #31
 8007f4e:	d403      	bmi.n	8007f58 <__lo0bits+0x4e>
 8007f50:	085b      	lsrs	r3, r3, #1
 8007f52:	f100 0001 	add.w	r0, r0, #1
 8007f56:	d003      	beq.n	8007f60 <__lo0bits+0x56>
 8007f58:	6013      	str	r3, [r2, #0]
 8007f5a:	4770      	bx	lr
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	4770      	bx	lr
 8007f60:	2020      	movs	r0, #32
 8007f62:	4770      	bx	lr

08007f64 <__i2b>:
 8007f64:	b510      	push	{r4, lr}
 8007f66:	460c      	mov	r4, r1
 8007f68:	2101      	movs	r1, #1
 8007f6a:	f7ff ff07 	bl	8007d7c <_Balloc>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	b928      	cbnz	r0, 8007f7e <__i2b+0x1a>
 8007f72:	4b05      	ldr	r3, [pc, #20]	@ (8007f88 <__i2b+0x24>)
 8007f74:	4805      	ldr	r0, [pc, #20]	@ (8007f8c <__i2b+0x28>)
 8007f76:	f240 1145 	movw	r1, #325	@ 0x145
 8007f7a:	f000 fb71 	bl	8008660 <__assert_func>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	6144      	str	r4, [r0, #20]
 8007f82:	6103      	str	r3, [r0, #16]
 8007f84:	bd10      	pop	{r4, pc}
 8007f86:	bf00      	nop
 8007f88:	08008e04 	.word	0x08008e04
 8007f8c:	08008e26 	.word	0x08008e26

08007f90 <__multiply>:
 8007f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f94:	4614      	mov	r4, r2
 8007f96:	690a      	ldr	r2, [r1, #16]
 8007f98:	6923      	ldr	r3, [r4, #16]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	bfa8      	it	ge
 8007f9e:	4623      	movge	r3, r4
 8007fa0:	460f      	mov	r7, r1
 8007fa2:	bfa4      	itt	ge
 8007fa4:	460c      	movge	r4, r1
 8007fa6:	461f      	movge	r7, r3
 8007fa8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007fac:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007fb0:	68a3      	ldr	r3, [r4, #8]
 8007fb2:	6861      	ldr	r1, [r4, #4]
 8007fb4:	eb0a 0609 	add.w	r6, sl, r9
 8007fb8:	42b3      	cmp	r3, r6
 8007fba:	b085      	sub	sp, #20
 8007fbc:	bfb8      	it	lt
 8007fbe:	3101      	addlt	r1, #1
 8007fc0:	f7ff fedc 	bl	8007d7c <_Balloc>
 8007fc4:	b930      	cbnz	r0, 8007fd4 <__multiply+0x44>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	4b44      	ldr	r3, [pc, #272]	@ (80080dc <__multiply+0x14c>)
 8007fca:	4845      	ldr	r0, [pc, #276]	@ (80080e0 <__multiply+0x150>)
 8007fcc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007fd0:	f000 fb46 	bl	8008660 <__assert_func>
 8007fd4:	f100 0514 	add.w	r5, r0, #20
 8007fd8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007fdc:	462b      	mov	r3, r5
 8007fde:	2200      	movs	r2, #0
 8007fe0:	4543      	cmp	r3, r8
 8007fe2:	d321      	bcc.n	8008028 <__multiply+0x98>
 8007fe4:	f107 0114 	add.w	r1, r7, #20
 8007fe8:	f104 0214 	add.w	r2, r4, #20
 8007fec:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007ff0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007ff4:	9302      	str	r3, [sp, #8]
 8007ff6:	1b13      	subs	r3, r2, r4
 8007ff8:	3b15      	subs	r3, #21
 8007ffa:	f023 0303 	bic.w	r3, r3, #3
 8007ffe:	3304      	adds	r3, #4
 8008000:	f104 0715 	add.w	r7, r4, #21
 8008004:	42ba      	cmp	r2, r7
 8008006:	bf38      	it	cc
 8008008:	2304      	movcc	r3, #4
 800800a:	9301      	str	r3, [sp, #4]
 800800c:	9b02      	ldr	r3, [sp, #8]
 800800e:	9103      	str	r1, [sp, #12]
 8008010:	428b      	cmp	r3, r1
 8008012:	d80c      	bhi.n	800802e <__multiply+0x9e>
 8008014:	2e00      	cmp	r6, #0
 8008016:	dd03      	ble.n	8008020 <__multiply+0x90>
 8008018:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800801c:	2b00      	cmp	r3, #0
 800801e:	d05b      	beq.n	80080d8 <__multiply+0x148>
 8008020:	6106      	str	r6, [r0, #16]
 8008022:	b005      	add	sp, #20
 8008024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008028:	f843 2b04 	str.w	r2, [r3], #4
 800802c:	e7d8      	b.n	8007fe0 <__multiply+0x50>
 800802e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008032:	f1ba 0f00 	cmp.w	sl, #0
 8008036:	d024      	beq.n	8008082 <__multiply+0xf2>
 8008038:	f104 0e14 	add.w	lr, r4, #20
 800803c:	46a9      	mov	r9, r5
 800803e:	f04f 0c00 	mov.w	ip, #0
 8008042:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008046:	f8d9 3000 	ldr.w	r3, [r9]
 800804a:	fa1f fb87 	uxth.w	fp, r7
 800804e:	b29b      	uxth	r3, r3
 8008050:	fb0a 330b 	mla	r3, sl, fp, r3
 8008054:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008058:	f8d9 7000 	ldr.w	r7, [r9]
 800805c:	4463      	add	r3, ip
 800805e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008062:	fb0a c70b 	mla	r7, sl, fp, ip
 8008066:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800806a:	b29b      	uxth	r3, r3
 800806c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008070:	4572      	cmp	r2, lr
 8008072:	f849 3b04 	str.w	r3, [r9], #4
 8008076:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800807a:	d8e2      	bhi.n	8008042 <__multiply+0xb2>
 800807c:	9b01      	ldr	r3, [sp, #4]
 800807e:	f845 c003 	str.w	ip, [r5, r3]
 8008082:	9b03      	ldr	r3, [sp, #12]
 8008084:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008088:	3104      	adds	r1, #4
 800808a:	f1b9 0f00 	cmp.w	r9, #0
 800808e:	d021      	beq.n	80080d4 <__multiply+0x144>
 8008090:	682b      	ldr	r3, [r5, #0]
 8008092:	f104 0c14 	add.w	ip, r4, #20
 8008096:	46ae      	mov	lr, r5
 8008098:	f04f 0a00 	mov.w	sl, #0
 800809c:	f8bc b000 	ldrh.w	fp, [ip]
 80080a0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80080a4:	fb09 770b 	mla	r7, r9, fp, r7
 80080a8:	4457      	add	r7, sl
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080b0:	f84e 3b04 	str.w	r3, [lr], #4
 80080b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080bc:	f8be 3000 	ldrh.w	r3, [lr]
 80080c0:	fb09 330a 	mla	r3, r9, sl, r3
 80080c4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80080c8:	4562      	cmp	r2, ip
 80080ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080ce:	d8e5      	bhi.n	800809c <__multiply+0x10c>
 80080d0:	9f01      	ldr	r7, [sp, #4]
 80080d2:	51eb      	str	r3, [r5, r7]
 80080d4:	3504      	adds	r5, #4
 80080d6:	e799      	b.n	800800c <__multiply+0x7c>
 80080d8:	3e01      	subs	r6, #1
 80080da:	e79b      	b.n	8008014 <__multiply+0x84>
 80080dc:	08008e04 	.word	0x08008e04
 80080e0:	08008e26 	.word	0x08008e26

080080e4 <__pow5mult>:
 80080e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080e8:	4615      	mov	r5, r2
 80080ea:	f012 0203 	ands.w	r2, r2, #3
 80080ee:	4607      	mov	r7, r0
 80080f0:	460e      	mov	r6, r1
 80080f2:	d007      	beq.n	8008104 <__pow5mult+0x20>
 80080f4:	4c25      	ldr	r4, [pc, #148]	@ (800818c <__pow5mult+0xa8>)
 80080f6:	3a01      	subs	r2, #1
 80080f8:	2300      	movs	r3, #0
 80080fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80080fe:	f7ff fe9f 	bl	8007e40 <__multadd>
 8008102:	4606      	mov	r6, r0
 8008104:	10ad      	asrs	r5, r5, #2
 8008106:	d03d      	beq.n	8008184 <__pow5mult+0xa0>
 8008108:	69fc      	ldr	r4, [r7, #28]
 800810a:	b97c      	cbnz	r4, 800812c <__pow5mult+0x48>
 800810c:	2010      	movs	r0, #16
 800810e:	f7ff fcd3 	bl	8007ab8 <malloc>
 8008112:	4602      	mov	r2, r0
 8008114:	61f8      	str	r0, [r7, #28]
 8008116:	b928      	cbnz	r0, 8008124 <__pow5mult+0x40>
 8008118:	4b1d      	ldr	r3, [pc, #116]	@ (8008190 <__pow5mult+0xac>)
 800811a:	481e      	ldr	r0, [pc, #120]	@ (8008194 <__pow5mult+0xb0>)
 800811c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008120:	f000 fa9e 	bl	8008660 <__assert_func>
 8008124:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008128:	6004      	str	r4, [r0, #0]
 800812a:	60c4      	str	r4, [r0, #12]
 800812c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008130:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008134:	b94c      	cbnz	r4, 800814a <__pow5mult+0x66>
 8008136:	f240 2171 	movw	r1, #625	@ 0x271
 800813a:	4638      	mov	r0, r7
 800813c:	f7ff ff12 	bl	8007f64 <__i2b>
 8008140:	2300      	movs	r3, #0
 8008142:	f8c8 0008 	str.w	r0, [r8, #8]
 8008146:	4604      	mov	r4, r0
 8008148:	6003      	str	r3, [r0, #0]
 800814a:	f04f 0900 	mov.w	r9, #0
 800814e:	07eb      	lsls	r3, r5, #31
 8008150:	d50a      	bpl.n	8008168 <__pow5mult+0x84>
 8008152:	4631      	mov	r1, r6
 8008154:	4622      	mov	r2, r4
 8008156:	4638      	mov	r0, r7
 8008158:	f7ff ff1a 	bl	8007f90 <__multiply>
 800815c:	4631      	mov	r1, r6
 800815e:	4680      	mov	r8, r0
 8008160:	4638      	mov	r0, r7
 8008162:	f7ff fe4b 	bl	8007dfc <_Bfree>
 8008166:	4646      	mov	r6, r8
 8008168:	106d      	asrs	r5, r5, #1
 800816a:	d00b      	beq.n	8008184 <__pow5mult+0xa0>
 800816c:	6820      	ldr	r0, [r4, #0]
 800816e:	b938      	cbnz	r0, 8008180 <__pow5mult+0x9c>
 8008170:	4622      	mov	r2, r4
 8008172:	4621      	mov	r1, r4
 8008174:	4638      	mov	r0, r7
 8008176:	f7ff ff0b 	bl	8007f90 <__multiply>
 800817a:	6020      	str	r0, [r4, #0]
 800817c:	f8c0 9000 	str.w	r9, [r0]
 8008180:	4604      	mov	r4, r0
 8008182:	e7e4      	b.n	800814e <__pow5mult+0x6a>
 8008184:	4630      	mov	r0, r6
 8008186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800818a:	bf00      	nop
 800818c:	08008e80 	.word	0x08008e80
 8008190:	08008d95 	.word	0x08008d95
 8008194:	08008e26 	.word	0x08008e26

08008198 <__lshift>:
 8008198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800819c:	460c      	mov	r4, r1
 800819e:	6849      	ldr	r1, [r1, #4]
 80081a0:	6923      	ldr	r3, [r4, #16]
 80081a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081a6:	68a3      	ldr	r3, [r4, #8]
 80081a8:	4607      	mov	r7, r0
 80081aa:	4691      	mov	r9, r2
 80081ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081b0:	f108 0601 	add.w	r6, r8, #1
 80081b4:	42b3      	cmp	r3, r6
 80081b6:	db0b      	blt.n	80081d0 <__lshift+0x38>
 80081b8:	4638      	mov	r0, r7
 80081ba:	f7ff fddf 	bl	8007d7c <_Balloc>
 80081be:	4605      	mov	r5, r0
 80081c0:	b948      	cbnz	r0, 80081d6 <__lshift+0x3e>
 80081c2:	4602      	mov	r2, r0
 80081c4:	4b28      	ldr	r3, [pc, #160]	@ (8008268 <__lshift+0xd0>)
 80081c6:	4829      	ldr	r0, [pc, #164]	@ (800826c <__lshift+0xd4>)
 80081c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80081cc:	f000 fa48 	bl	8008660 <__assert_func>
 80081d0:	3101      	adds	r1, #1
 80081d2:	005b      	lsls	r3, r3, #1
 80081d4:	e7ee      	b.n	80081b4 <__lshift+0x1c>
 80081d6:	2300      	movs	r3, #0
 80081d8:	f100 0114 	add.w	r1, r0, #20
 80081dc:	f100 0210 	add.w	r2, r0, #16
 80081e0:	4618      	mov	r0, r3
 80081e2:	4553      	cmp	r3, sl
 80081e4:	db33      	blt.n	800824e <__lshift+0xb6>
 80081e6:	6920      	ldr	r0, [r4, #16]
 80081e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80081ec:	f104 0314 	add.w	r3, r4, #20
 80081f0:	f019 091f 	ands.w	r9, r9, #31
 80081f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80081f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80081fc:	d02b      	beq.n	8008256 <__lshift+0xbe>
 80081fe:	f1c9 0e20 	rsb	lr, r9, #32
 8008202:	468a      	mov	sl, r1
 8008204:	2200      	movs	r2, #0
 8008206:	6818      	ldr	r0, [r3, #0]
 8008208:	fa00 f009 	lsl.w	r0, r0, r9
 800820c:	4310      	orrs	r0, r2
 800820e:	f84a 0b04 	str.w	r0, [sl], #4
 8008212:	f853 2b04 	ldr.w	r2, [r3], #4
 8008216:	459c      	cmp	ip, r3
 8008218:	fa22 f20e 	lsr.w	r2, r2, lr
 800821c:	d8f3      	bhi.n	8008206 <__lshift+0x6e>
 800821e:	ebac 0304 	sub.w	r3, ip, r4
 8008222:	3b15      	subs	r3, #21
 8008224:	f023 0303 	bic.w	r3, r3, #3
 8008228:	3304      	adds	r3, #4
 800822a:	f104 0015 	add.w	r0, r4, #21
 800822e:	4584      	cmp	ip, r0
 8008230:	bf38      	it	cc
 8008232:	2304      	movcc	r3, #4
 8008234:	50ca      	str	r2, [r1, r3]
 8008236:	b10a      	cbz	r2, 800823c <__lshift+0xa4>
 8008238:	f108 0602 	add.w	r6, r8, #2
 800823c:	3e01      	subs	r6, #1
 800823e:	4638      	mov	r0, r7
 8008240:	612e      	str	r6, [r5, #16]
 8008242:	4621      	mov	r1, r4
 8008244:	f7ff fdda 	bl	8007dfc <_Bfree>
 8008248:	4628      	mov	r0, r5
 800824a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800824e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008252:	3301      	adds	r3, #1
 8008254:	e7c5      	b.n	80081e2 <__lshift+0x4a>
 8008256:	3904      	subs	r1, #4
 8008258:	f853 2b04 	ldr.w	r2, [r3], #4
 800825c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008260:	459c      	cmp	ip, r3
 8008262:	d8f9      	bhi.n	8008258 <__lshift+0xc0>
 8008264:	e7ea      	b.n	800823c <__lshift+0xa4>
 8008266:	bf00      	nop
 8008268:	08008e04 	.word	0x08008e04
 800826c:	08008e26 	.word	0x08008e26

08008270 <__mcmp>:
 8008270:	690a      	ldr	r2, [r1, #16]
 8008272:	4603      	mov	r3, r0
 8008274:	6900      	ldr	r0, [r0, #16]
 8008276:	1a80      	subs	r0, r0, r2
 8008278:	b530      	push	{r4, r5, lr}
 800827a:	d10e      	bne.n	800829a <__mcmp+0x2a>
 800827c:	3314      	adds	r3, #20
 800827e:	3114      	adds	r1, #20
 8008280:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008284:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008288:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800828c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008290:	4295      	cmp	r5, r2
 8008292:	d003      	beq.n	800829c <__mcmp+0x2c>
 8008294:	d205      	bcs.n	80082a2 <__mcmp+0x32>
 8008296:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800829a:	bd30      	pop	{r4, r5, pc}
 800829c:	42a3      	cmp	r3, r4
 800829e:	d3f3      	bcc.n	8008288 <__mcmp+0x18>
 80082a0:	e7fb      	b.n	800829a <__mcmp+0x2a>
 80082a2:	2001      	movs	r0, #1
 80082a4:	e7f9      	b.n	800829a <__mcmp+0x2a>
	...

080082a8 <__mdiff>:
 80082a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ac:	4689      	mov	r9, r1
 80082ae:	4606      	mov	r6, r0
 80082b0:	4611      	mov	r1, r2
 80082b2:	4648      	mov	r0, r9
 80082b4:	4614      	mov	r4, r2
 80082b6:	f7ff ffdb 	bl	8008270 <__mcmp>
 80082ba:	1e05      	subs	r5, r0, #0
 80082bc:	d112      	bne.n	80082e4 <__mdiff+0x3c>
 80082be:	4629      	mov	r1, r5
 80082c0:	4630      	mov	r0, r6
 80082c2:	f7ff fd5b 	bl	8007d7c <_Balloc>
 80082c6:	4602      	mov	r2, r0
 80082c8:	b928      	cbnz	r0, 80082d6 <__mdiff+0x2e>
 80082ca:	4b3f      	ldr	r3, [pc, #252]	@ (80083c8 <__mdiff+0x120>)
 80082cc:	f240 2137 	movw	r1, #567	@ 0x237
 80082d0:	483e      	ldr	r0, [pc, #248]	@ (80083cc <__mdiff+0x124>)
 80082d2:	f000 f9c5 	bl	8008660 <__assert_func>
 80082d6:	2301      	movs	r3, #1
 80082d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80082dc:	4610      	mov	r0, r2
 80082de:	b003      	add	sp, #12
 80082e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082e4:	bfbc      	itt	lt
 80082e6:	464b      	movlt	r3, r9
 80082e8:	46a1      	movlt	r9, r4
 80082ea:	4630      	mov	r0, r6
 80082ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80082f0:	bfba      	itte	lt
 80082f2:	461c      	movlt	r4, r3
 80082f4:	2501      	movlt	r5, #1
 80082f6:	2500      	movge	r5, #0
 80082f8:	f7ff fd40 	bl	8007d7c <_Balloc>
 80082fc:	4602      	mov	r2, r0
 80082fe:	b918      	cbnz	r0, 8008308 <__mdiff+0x60>
 8008300:	4b31      	ldr	r3, [pc, #196]	@ (80083c8 <__mdiff+0x120>)
 8008302:	f240 2145 	movw	r1, #581	@ 0x245
 8008306:	e7e3      	b.n	80082d0 <__mdiff+0x28>
 8008308:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800830c:	6926      	ldr	r6, [r4, #16]
 800830e:	60c5      	str	r5, [r0, #12]
 8008310:	f109 0310 	add.w	r3, r9, #16
 8008314:	f109 0514 	add.w	r5, r9, #20
 8008318:	f104 0e14 	add.w	lr, r4, #20
 800831c:	f100 0b14 	add.w	fp, r0, #20
 8008320:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008324:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008328:	9301      	str	r3, [sp, #4]
 800832a:	46d9      	mov	r9, fp
 800832c:	f04f 0c00 	mov.w	ip, #0
 8008330:	9b01      	ldr	r3, [sp, #4]
 8008332:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008336:	f853 af04 	ldr.w	sl, [r3, #4]!
 800833a:	9301      	str	r3, [sp, #4]
 800833c:	fa1f f38a 	uxth.w	r3, sl
 8008340:	4619      	mov	r1, r3
 8008342:	b283      	uxth	r3, r0
 8008344:	1acb      	subs	r3, r1, r3
 8008346:	0c00      	lsrs	r0, r0, #16
 8008348:	4463      	add	r3, ip
 800834a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800834e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008352:	b29b      	uxth	r3, r3
 8008354:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008358:	4576      	cmp	r6, lr
 800835a:	f849 3b04 	str.w	r3, [r9], #4
 800835e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008362:	d8e5      	bhi.n	8008330 <__mdiff+0x88>
 8008364:	1b33      	subs	r3, r6, r4
 8008366:	3b15      	subs	r3, #21
 8008368:	f023 0303 	bic.w	r3, r3, #3
 800836c:	3415      	adds	r4, #21
 800836e:	3304      	adds	r3, #4
 8008370:	42a6      	cmp	r6, r4
 8008372:	bf38      	it	cc
 8008374:	2304      	movcc	r3, #4
 8008376:	441d      	add	r5, r3
 8008378:	445b      	add	r3, fp
 800837a:	461e      	mov	r6, r3
 800837c:	462c      	mov	r4, r5
 800837e:	4544      	cmp	r4, r8
 8008380:	d30e      	bcc.n	80083a0 <__mdiff+0xf8>
 8008382:	f108 0103 	add.w	r1, r8, #3
 8008386:	1b49      	subs	r1, r1, r5
 8008388:	f021 0103 	bic.w	r1, r1, #3
 800838c:	3d03      	subs	r5, #3
 800838e:	45a8      	cmp	r8, r5
 8008390:	bf38      	it	cc
 8008392:	2100      	movcc	r1, #0
 8008394:	440b      	add	r3, r1
 8008396:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800839a:	b191      	cbz	r1, 80083c2 <__mdiff+0x11a>
 800839c:	6117      	str	r7, [r2, #16]
 800839e:	e79d      	b.n	80082dc <__mdiff+0x34>
 80083a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80083a4:	46e6      	mov	lr, ip
 80083a6:	0c08      	lsrs	r0, r1, #16
 80083a8:	fa1c fc81 	uxtah	ip, ip, r1
 80083ac:	4471      	add	r1, lr
 80083ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80083b2:	b289      	uxth	r1, r1
 80083b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80083b8:	f846 1b04 	str.w	r1, [r6], #4
 80083bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083c0:	e7dd      	b.n	800837e <__mdiff+0xd6>
 80083c2:	3f01      	subs	r7, #1
 80083c4:	e7e7      	b.n	8008396 <__mdiff+0xee>
 80083c6:	bf00      	nop
 80083c8:	08008e04 	.word	0x08008e04
 80083cc:	08008e26 	.word	0x08008e26

080083d0 <__d2b>:
 80083d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083d4:	460f      	mov	r7, r1
 80083d6:	2101      	movs	r1, #1
 80083d8:	ec59 8b10 	vmov	r8, r9, d0
 80083dc:	4616      	mov	r6, r2
 80083de:	f7ff fccd 	bl	8007d7c <_Balloc>
 80083e2:	4604      	mov	r4, r0
 80083e4:	b930      	cbnz	r0, 80083f4 <__d2b+0x24>
 80083e6:	4602      	mov	r2, r0
 80083e8:	4b23      	ldr	r3, [pc, #140]	@ (8008478 <__d2b+0xa8>)
 80083ea:	4824      	ldr	r0, [pc, #144]	@ (800847c <__d2b+0xac>)
 80083ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80083f0:	f000 f936 	bl	8008660 <__assert_func>
 80083f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80083f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083fc:	b10d      	cbz	r5, 8008402 <__d2b+0x32>
 80083fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008402:	9301      	str	r3, [sp, #4]
 8008404:	f1b8 0300 	subs.w	r3, r8, #0
 8008408:	d023      	beq.n	8008452 <__d2b+0x82>
 800840a:	4668      	mov	r0, sp
 800840c:	9300      	str	r3, [sp, #0]
 800840e:	f7ff fd7c 	bl	8007f0a <__lo0bits>
 8008412:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008416:	b1d0      	cbz	r0, 800844e <__d2b+0x7e>
 8008418:	f1c0 0320 	rsb	r3, r0, #32
 800841c:	fa02 f303 	lsl.w	r3, r2, r3
 8008420:	430b      	orrs	r3, r1
 8008422:	40c2      	lsrs	r2, r0
 8008424:	6163      	str	r3, [r4, #20]
 8008426:	9201      	str	r2, [sp, #4]
 8008428:	9b01      	ldr	r3, [sp, #4]
 800842a:	61a3      	str	r3, [r4, #24]
 800842c:	2b00      	cmp	r3, #0
 800842e:	bf0c      	ite	eq
 8008430:	2201      	moveq	r2, #1
 8008432:	2202      	movne	r2, #2
 8008434:	6122      	str	r2, [r4, #16]
 8008436:	b1a5      	cbz	r5, 8008462 <__d2b+0x92>
 8008438:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800843c:	4405      	add	r5, r0
 800843e:	603d      	str	r5, [r7, #0]
 8008440:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008444:	6030      	str	r0, [r6, #0]
 8008446:	4620      	mov	r0, r4
 8008448:	b003      	add	sp, #12
 800844a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800844e:	6161      	str	r1, [r4, #20]
 8008450:	e7ea      	b.n	8008428 <__d2b+0x58>
 8008452:	a801      	add	r0, sp, #4
 8008454:	f7ff fd59 	bl	8007f0a <__lo0bits>
 8008458:	9b01      	ldr	r3, [sp, #4]
 800845a:	6163      	str	r3, [r4, #20]
 800845c:	3020      	adds	r0, #32
 800845e:	2201      	movs	r2, #1
 8008460:	e7e8      	b.n	8008434 <__d2b+0x64>
 8008462:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008466:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800846a:	6038      	str	r0, [r7, #0]
 800846c:	6918      	ldr	r0, [r3, #16]
 800846e:	f7ff fd2d 	bl	8007ecc <__hi0bits>
 8008472:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008476:	e7e5      	b.n	8008444 <__d2b+0x74>
 8008478:	08008e04 	.word	0x08008e04
 800847c:	08008e26 	.word	0x08008e26

08008480 <__sread>:
 8008480:	b510      	push	{r4, lr}
 8008482:	460c      	mov	r4, r1
 8008484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008488:	f000 f8a8 	bl	80085dc <_read_r>
 800848c:	2800      	cmp	r0, #0
 800848e:	bfab      	itete	ge
 8008490:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008492:	89a3      	ldrhlt	r3, [r4, #12]
 8008494:	181b      	addge	r3, r3, r0
 8008496:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800849a:	bfac      	ite	ge
 800849c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800849e:	81a3      	strhlt	r3, [r4, #12]
 80084a0:	bd10      	pop	{r4, pc}

080084a2 <__swrite>:
 80084a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084a6:	461f      	mov	r7, r3
 80084a8:	898b      	ldrh	r3, [r1, #12]
 80084aa:	05db      	lsls	r3, r3, #23
 80084ac:	4605      	mov	r5, r0
 80084ae:	460c      	mov	r4, r1
 80084b0:	4616      	mov	r6, r2
 80084b2:	d505      	bpl.n	80084c0 <__swrite+0x1e>
 80084b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b8:	2302      	movs	r3, #2
 80084ba:	2200      	movs	r2, #0
 80084bc:	f000 f87c 	bl	80085b8 <_lseek_r>
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084ca:	81a3      	strh	r3, [r4, #12]
 80084cc:	4632      	mov	r2, r6
 80084ce:	463b      	mov	r3, r7
 80084d0:	4628      	mov	r0, r5
 80084d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084d6:	f000 b8a3 	b.w	8008620 <_write_r>

080084da <__sseek>:
 80084da:	b510      	push	{r4, lr}
 80084dc:	460c      	mov	r4, r1
 80084de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084e2:	f000 f869 	bl	80085b8 <_lseek_r>
 80084e6:	1c43      	adds	r3, r0, #1
 80084e8:	89a3      	ldrh	r3, [r4, #12]
 80084ea:	bf15      	itete	ne
 80084ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084f6:	81a3      	strheq	r3, [r4, #12]
 80084f8:	bf18      	it	ne
 80084fa:	81a3      	strhne	r3, [r4, #12]
 80084fc:	bd10      	pop	{r4, pc}

080084fe <__sclose>:
 80084fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008502:	f000 b849 	b.w	8008598 <_close_r>

08008506 <_realloc_r>:
 8008506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800850a:	4680      	mov	r8, r0
 800850c:	4615      	mov	r5, r2
 800850e:	460c      	mov	r4, r1
 8008510:	b921      	cbnz	r1, 800851c <_realloc_r+0x16>
 8008512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008516:	4611      	mov	r1, r2
 8008518:	f7ff baf8 	b.w	8007b0c <_malloc_r>
 800851c:	b92a      	cbnz	r2, 800852a <_realloc_r+0x24>
 800851e:	f000 f8d1 	bl	80086c4 <_free_r>
 8008522:	2400      	movs	r4, #0
 8008524:	4620      	mov	r0, r4
 8008526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800852a:	f000 f927 	bl	800877c <_malloc_usable_size_r>
 800852e:	4285      	cmp	r5, r0
 8008530:	4606      	mov	r6, r0
 8008532:	d802      	bhi.n	800853a <_realloc_r+0x34>
 8008534:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008538:	d8f4      	bhi.n	8008524 <_realloc_r+0x1e>
 800853a:	4629      	mov	r1, r5
 800853c:	4640      	mov	r0, r8
 800853e:	f7ff fae5 	bl	8007b0c <_malloc_r>
 8008542:	4607      	mov	r7, r0
 8008544:	2800      	cmp	r0, #0
 8008546:	d0ec      	beq.n	8008522 <_realloc_r+0x1c>
 8008548:	42b5      	cmp	r5, r6
 800854a:	462a      	mov	r2, r5
 800854c:	4621      	mov	r1, r4
 800854e:	bf28      	it	cs
 8008550:	4632      	movcs	r2, r6
 8008552:	f000 f877 	bl	8008644 <memcpy>
 8008556:	4621      	mov	r1, r4
 8008558:	4640      	mov	r0, r8
 800855a:	f000 f8b3 	bl	80086c4 <_free_r>
 800855e:	463c      	mov	r4, r7
 8008560:	e7e0      	b.n	8008524 <_realloc_r+0x1e>

08008562 <memmove>:
 8008562:	4288      	cmp	r0, r1
 8008564:	b510      	push	{r4, lr}
 8008566:	eb01 0402 	add.w	r4, r1, r2
 800856a:	d902      	bls.n	8008572 <memmove+0x10>
 800856c:	4284      	cmp	r4, r0
 800856e:	4623      	mov	r3, r4
 8008570:	d807      	bhi.n	8008582 <memmove+0x20>
 8008572:	1e43      	subs	r3, r0, #1
 8008574:	42a1      	cmp	r1, r4
 8008576:	d008      	beq.n	800858a <memmove+0x28>
 8008578:	f811 2b01 	ldrb.w	r2, [r1], #1
 800857c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008580:	e7f8      	b.n	8008574 <memmove+0x12>
 8008582:	4402      	add	r2, r0
 8008584:	4601      	mov	r1, r0
 8008586:	428a      	cmp	r2, r1
 8008588:	d100      	bne.n	800858c <memmove+0x2a>
 800858a:	bd10      	pop	{r4, pc}
 800858c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008590:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008594:	e7f7      	b.n	8008586 <memmove+0x24>
	...

08008598 <_close_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	4d06      	ldr	r5, [pc, #24]	@ (80085b4 <_close_r+0x1c>)
 800859c:	2300      	movs	r3, #0
 800859e:	4604      	mov	r4, r0
 80085a0:	4608      	mov	r0, r1
 80085a2:	602b      	str	r3, [r5, #0]
 80085a4:	f7f9 fd7e 	bl	80020a4 <_close>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_close_r+0x1a>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_close_r+0x1a>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	200004d8 	.word	0x200004d8

080085b8 <_lseek_r>:
 80085b8:	b538      	push	{r3, r4, r5, lr}
 80085ba:	4d07      	ldr	r5, [pc, #28]	@ (80085d8 <_lseek_r+0x20>)
 80085bc:	4604      	mov	r4, r0
 80085be:	4608      	mov	r0, r1
 80085c0:	4611      	mov	r1, r2
 80085c2:	2200      	movs	r2, #0
 80085c4:	602a      	str	r2, [r5, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	f7f9 fd93 	bl	80020f2 <_lseek>
 80085cc:	1c43      	adds	r3, r0, #1
 80085ce:	d102      	bne.n	80085d6 <_lseek_r+0x1e>
 80085d0:	682b      	ldr	r3, [r5, #0]
 80085d2:	b103      	cbz	r3, 80085d6 <_lseek_r+0x1e>
 80085d4:	6023      	str	r3, [r4, #0]
 80085d6:	bd38      	pop	{r3, r4, r5, pc}
 80085d8:	200004d8 	.word	0x200004d8

080085dc <_read_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4d07      	ldr	r5, [pc, #28]	@ (80085fc <_read_r+0x20>)
 80085e0:	4604      	mov	r4, r0
 80085e2:	4608      	mov	r0, r1
 80085e4:	4611      	mov	r1, r2
 80085e6:	2200      	movs	r2, #0
 80085e8:	602a      	str	r2, [r5, #0]
 80085ea:	461a      	mov	r2, r3
 80085ec:	f7f9 fd21 	bl	8002032 <_read>
 80085f0:	1c43      	adds	r3, r0, #1
 80085f2:	d102      	bne.n	80085fa <_read_r+0x1e>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b103      	cbz	r3, 80085fa <_read_r+0x1e>
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	bd38      	pop	{r3, r4, r5, pc}
 80085fc:	200004d8 	.word	0x200004d8

08008600 <_sbrk_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	4d06      	ldr	r5, [pc, #24]	@ (800861c <_sbrk_r+0x1c>)
 8008604:	2300      	movs	r3, #0
 8008606:	4604      	mov	r4, r0
 8008608:	4608      	mov	r0, r1
 800860a:	602b      	str	r3, [r5, #0]
 800860c:	f7f9 fd7e 	bl	800210c <_sbrk>
 8008610:	1c43      	adds	r3, r0, #1
 8008612:	d102      	bne.n	800861a <_sbrk_r+0x1a>
 8008614:	682b      	ldr	r3, [r5, #0]
 8008616:	b103      	cbz	r3, 800861a <_sbrk_r+0x1a>
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	bd38      	pop	{r3, r4, r5, pc}
 800861c:	200004d8 	.word	0x200004d8

08008620 <_write_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4d07      	ldr	r5, [pc, #28]	@ (8008640 <_write_r+0x20>)
 8008624:	4604      	mov	r4, r0
 8008626:	4608      	mov	r0, r1
 8008628:	4611      	mov	r1, r2
 800862a:	2200      	movs	r2, #0
 800862c:	602a      	str	r2, [r5, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	f7f9 fd1c 	bl	800206c <_write>
 8008634:	1c43      	adds	r3, r0, #1
 8008636:	d102      	bne.n	800863e <_write_r+0x1e>
 8008638:	682b      	ldr	r3, [r5, #0]
 800863a:	b103      	cbz	r3, 800863e <_write_r+0x1e>
 800863c:	6023      	str	r3, [r4, #0]
 800863e:	bd38      	pop	{r3, r4, r5, pc}
 8008640:	200004d8 	.word	0x200004d8

08008644 <memcpy>:
 8008644:	440a      	add	r2, r1
 8008646:	4291      	cmp	r1, r2
 8008648:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800864c:	d100      	bne.n	8008650 <memcpy+0xc>
 800864e:	4770      	bx	lr
 8008650:	b510      	push	{r4, lr}
 8008652:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008656:	f803 4f01 	strb.w	r4, [r3, #1]!
 800865a:	4291      	cmp	r1, r2
 800865c:	d1f9      	bne.n	8008652 <memcpy+0xe>
 800865e:	bd10      	pop	{r4, pc}

08008660 <__assert_func>:
 8008660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008662:	4614      	mov	r4, r2
 8008664:	461a      	mov	r2, r3
 8008666:	4b09      	ldr	r3, [pc, #36]	@ (800868c <__assert_func+0x2c>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4605      	mov	r5, r0
 800866c:	68d8      	ldr	r0, [r3, #12]
 800866e:	b954      	cbnz	r4, 8008686 <__assert_func+0x26>
 8008670:	4b07      	ldr	r3, [pc, #28]	@ (8008690 <__assert_func+0x30>)
 8008672:	461c      	mov	r4, r3
 8008674:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008678:	9100      	str	r1, [sp, #0]
 800867a:	462b      	mov	r3, r5
 800867c:	4905      	ldr	r1, [pc, #20]	@ (8008694 <__assert_func+0x34>)
 800867e:	f000 f885 	bl	800878c <fiprintf>
 8008682:	f000 f8a2 	bl	80087ca <abort>
 8008686:	4b04      	ldr	r3, [pc, #16]	@ (8008698 <__assert_func+0x38>)
 8008688:	e7f4      	b.n	8008674 <__assert_func+0x14>
 800868a:	bf00      	nop
 800868c:	20000024 	.word	0x20000024
 8008690:	080090c6 	.word	0x080090c6
 8008694:	08009098 	.word	0x08009098
 8008698:	0800908b 	.word	0x0800908b

0800869c <_calloc_r>:
 800869c:	b570      	push	{r4, r5, r6, lr}
 800869e:	fba1 5402 	umull	r5, r4, r1, r2
 80086a2:	b93c      	cbnz	r4, 80086b4 <_calloc_r+0x18>
 80086a4:	4629      	mov	r1, r5
 80086a6:	f7ff fa31 	bl	8007b0c <_malloc_r>
 80086aa:	4606      	mov	r6, r0
 80086ac:	b928      	cbnz	r0, 80086ba <_calloc_r+0x1e>
 80086ae:	2600      	movs	r6, #0
 80086b0:	4630      	mov	r0, r6
 80086b2:	bd70      	pop	{r4, r5, r6, pc}
 80086b4:	220c      	movs	r2, #12
 80086b6:	6002      	str	r2, [r0, #0]
 80086b8:	e7f9      	b.n	80086ae <_calloc_r+0x12>
 80086ba:	462a      	mov	r2, r5
 80086bc:	4621      	mov	r1, r4
 80086be:	f7fe fa1b 	bl	8006af8 <memset>
 80086c2:	e7f5      	b.n	80086b0 <_calloc_r+0x14>

080086c4 <_free_r>:
 80086c4:	b538      	push	{r3, r4, r5, lr}
 80086c6:	4605      	mov	r5, r0
 80086c8:	2900      	cmp	r1, #0
 80086ca:	d041      	beq.n	8008750 <_free_r+0x8c>
 80086cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086d0:	1f0c      	subs	r4, r1, #4
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	bfb8      	it	lt
 80086d6:	18e4      	addlt	r4, r4, r3
 80086d8:	f7ff fb44 	bl	8007d64 <__malloc_lock>
 80086dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008754 <_free_r+0x90>)
 80086de:	6813      	ldr	r3, [r2, #0]
 80086e0:	b933      	cbnz	r3, 80086f0 <_free_r+0x2c>
 80086e2:	6063      	str	r3, [r4, #4]
 80086e4:	6014      	str	r4, [r2, #0]
 80086e6:	4628      	mov	r0, r5
 80086e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086ec:	f7ff bb40 	b.w	8007d70 <__malloc_unlock>
 80086f0:	42a3      	cmp	r3, r4
 80086f2:	d908      	bls.n	8008706 <_free_r+0x42>
 80086f4:	6820      	ldr	r0, [r4, #0]
 80086f6:	1821      	adds	r1, r4, r0
 80086f8:	428b      	cmp	r3, r1
 80086fa:	bf01      	itttt	eq
 80086fc:	6819      	ldreq	r1, [r3, #0]
 80086fe:	685b      	ldreq	r3, [r3, #4]
 8008700:	1809      	addeq	r1, r1, r0
 8008702:	6021      	streq	r1, [r4, #0]
 8008704:	e7ed      	b.n	80086e2 <_free_r+0x1e>
 8008706:	461a      	mov	r2, r3
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	b10b      	cbz	r3, 8008710 <_free_r+0x4c>
 800870c:	42a3      	cmp	r3, r4
 800870e:	d9fa      	bls.n	8008706 <_free_r+0x42>
 8008710:	6811      	ldr	r1, [r2, #0]
 8008712:	1850      	adds	r0, r2, r1
 8008714:	42a0      	cmp	r0, r4
 8008716:	d10b      	bne.n	8008730 <_free_r+0x6c>
 8008718:	6820      	ldr	r0, [r4, #0]
 800871a:	4401      	add	r1, r0
 800871c:	1850      	adds	r0, r2, r1
 800871e:	4283      	cmp	r3, r0
 8008720:	6011      	str	r1, [r2, #0]
 8008722:	d1e0      	bne.n	80086e6 <_free_r+0x22>
 8008724:	6818      	ldr	r0, [r3, #0]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	6053      	str	r3, [r2, #4]
 800872a:	4408      	add	r0, r1
 800872c:	6010      	str	r0, [r2, #0]
 800872e:	e7da      	b.n	80086e6 <_free_r+0x22>
 8008730:	d902      	bls.n	8008738 <_free_r+0x74>
 8008732:	230c      	movs	r3, #12
 8008734:	602b      	str	r3, [r5, #0]
 8008736:	e7d6      	b.n	80086e6 <_free_r+0x22>
 8008738:	6820      	ldr	r0, [r4, #0]
 800873a:	1821      	adds	r1, r4, r0
 800873c:	428b      	cmp	r3, r1
 800873e:	bf04      	itt	eq
 8008740:	6819      	ldreq	r1, [r3, #0]
 8008742:	685b      	ldreq	r3, [r3, #4]
 8008744:	6063      	str	r3, [r4, #4]
 8008746:	bf04      	itt	eq
 8008748:	1809      	addeq	r1, r1, r0
 800874a:	6021      	streq	r1, [r4, #0]
 800874c:	6054      	str	r4, [r2, #4]
 800874e:	e7ca      	b.n	80086e6 <_free_r+0x22>
 8008750:	bd38      	pop	{r3, r4, r5, pc}
 8008752:	bf00      	nop
 8008754:	200004d4 	.word	0x200004d4

08008758 <__ascii_mbtowc>:
 8008758:	b082      	sub	sp, #8
 800875a:	b901      	cbnz	r1, 800875e <__ascii_mbtowc+0x6>
 800875c:	a901      	add	r1, sp, #4
 800875e:	b142      	cbz	r2, 8008772 <__ascii_mbtowc+0x1a>
 8008760:	b14b      	cbz	r3, 8008776 <__ascii_mbtowc+0x1e>
 8008762:	7813      	ldrb	r3, [r2, #0]
 8008764:	600b      	str	r3, [r1, #0]
 8008766:	7812      	ldrb	r2, [r2, #0]
 8008768:	1e10      	subs	r0, r2, #0
 800876a:	bf18      	it	ne
 800876c:	2001      	movne	r0, #1
 800876e:	b002      	add	sp, #8
 8008770:	4770      	bx	lr
 8008772:	4610      	mov	r0, r2
 8008774:	e7fb      	b.n	800876e <__ascii_mbtowc+0x16>
 8008776:	f06f 0001 	mvn.w	r0, #1
 800877a:	e7f8      	b.n	800876e <__ascii_mbtowc+0x16>

0800877c <_malloc_usable_size_r>:
 800877c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008780:	1f18      	subs	r0, r3, #4
 8008782:	2b00      	cmp	r3, #0
 8008784:	bfbc      	itt	lt
 8008786:	580b      	ldrlt	r3, [r1, r0]
 8008788:	18c0      	addlt	r0, r0, r3
 800878a:	4770      	bx	lr

0800878c <fiprintf>:
 800878c:	b40e      	push	{r1, r2, r3}
 800878e:	b503      	push	{r0, r1, lr}
 8008790:	4601      	mov	r1, r0
 8008792:	ab03      	add	r3, sp, #12
 8008794:	4805      	ldr	r0, [pc, #20]	@ (80087ac <fiprintf+0x20>)
 8008796:	f853 2b04 	ldr.w	r2, [r3], #4
 800879a:	6800      	ldr	r0, [r0, #0]
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	f000 f845 	bl	800882c <_vfiprintf_r>
 80087a2:	b002      	add	sp, #8
 80087a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80087a8:	b003      	add	sp, #12
 80087aa:	4770      	bx	lr
 80087ac:	20000024 	.word	0x20000024

080087b0 <__ascii_wctomb>:
 80087b0:	4603      	mov	r3, r0
 80087b2:	4608      	mov	r0, r1
 80087b4:	b141      	cbz	r1, 80087c8 <__ascii_wctomb+0x18>
 80087b6:	2aff      	cmp	r2, #255	@ 0xff
 80087b8:	d904      	bls.n	80087c4 <__ascii_wctomb+0x14>
 80087ba:	228a      	movs	r2, #138	@ 0x8a
 80087bc:	601a      	str	r2, [r3, #0]
 80087be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087c2:	4770      	bx	lr
 80087c4:	700a      	strb	r2, [r1, #0]
 80087c6:	2001      	movs	r0, #1
 80087c8:	4770      	bx	lr

080087ca <abort>:
 80087ca:	b508      	push	{r3, lr}
 80087cc:	2006      	movs	r0, #6
 80087ce:	f000 fa85 	bl	8008cdc <raise>
 80087d2:	2001      	movs	r0, #1
 80087d4:	f7f9 fc22 	bl	800201c <_exit>

080087d8 <__sfputc_r>:
 80087d8:	6893      	ldr	r3, [r2, #8]
 80087da:	3b01      	subs	r3, #1
 80087dc:	2b00      	cmp	r3, #0
 80087de:	b410      	push	{r4}
 80087e0:	6093      	str	r3, [r2, #8]
 80087e2:	da08      	bge.n	80087f6 <__sfputc_r+0x1e>
 80087e4:	6994      	ldr	r4, [r2, #24]
 80087e6:	42a3      	cmp	r3, r4
 80087e8:	db01      	blt.n	80087ee <__sfputc_r+0x16>
 80087ea:	290a      	cmp	r1, #10
 80087ec:	d103      	bne.n	80087f6 <__sfputc_r+0x1e>
 80087ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087f2:	f000 b933 	b.w	8008a5c <__swbuf_r>
 80087f6:	6813      	ldr	r3, [r2, #0]
 80087f8:	1c58      	adds	r0, r3, #1
 80087fa:	6010      	str	r0, [r2, #0]
 80087fc:	7019      	strb	r1, [r3, #0]
 80087fe:	4608      	mov	r0, r1
 8008800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008804:	4770      	bx	lr

08008806 <__sfputs_r>:
 8008806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008808:	4606      	mov	r6, r0
 800880a:	460f      	mov	r7, r1
 800880c:	4614      	mov	r4, r2
 800880e:	18d5      	adds	r5, r2, r3
 8008810:	42ac      	cmp	r4, r5
 8008812:	d101      	bne.n	8008818 <__sfputs_r+0x12>
 8008814:	2000      	movs	r0, #0
 8008816:	e007      	b.n	8008828 <__sfputs_r+0x22>
 8008818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800881c:	463a      	mov	r2, r7
 800881e:	4630      	mov	r0, r6
 8008820:	f7ff ffda 	bl	80087d8 <__sfputc_r>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	d1f3      	bne.n	8008810 <__sfputs_r+0xa>
 8008828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800882c <_vfiprintf_r>:
 800882c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008830:	460d      	mov	r5, r1
 8008832:	b09d      	sub	sp, #116	@ 0x74
 8008834:	4614      	mov	r4, r2
 8008836:	4698      	mov	r8, r3
 8008838:	4606      	mov	r6, r0
 800883a:	b118      	cbz	r0, 8008844 <_vfiprintf_r+0x18>
 800883c:	6a03      	ldr	r3, [r0, #32]
 800883e:	b90b      	cbnz	r3, 8008844 <_vfiprintf_r+0x18>
 8008840:	f7fe f924 	bl	8006a8c <__sinit>
 8008844:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008846:	07d9      	lsls	r1, r3, #31
 8008848:	d405      	bmi.n	8008856 <_vfiprintf_r+0x2a>
 800884a:	89ab      	ldrh	r3, [r5, #12]
 800884c:	059a      	lsls	r2, r3, #22
 800884e:	d402      	bmi.n	8008856 <_vfiprintf_r+0x2a>
 8008850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008852:	f7fe f988 	bl	8006b66 <__retarget_lock_acquire_recursive>
 8008856:	89ab      	ldrh	r3, [r5, #12]
 8008858:	071b      	lsls	r3, r3, #28
 800885a:	d501      	bpl.n	8008860 <_vfiprintf_r+0x34>
 800885c:	692b      	ldr	r3, [r5, #16]
 800885e:	b99b      	cbnz	r3, 8008888 <_vfiprintf_r+0x5c>
 8008860:	4629      	mov	r1, r5
 8008862:	4630      	mov	r0, r6
 8008864:	f000 f938 	bl	8008ad8 <__swsetup_r>
 8008868:	b170      	cbz	r0, 8008888 <_vfiprintf_r+0x5c>
 800886a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800886c:	07dc      	lsls	r4, r3, #31
 800886e:	d504      	bpl.n	800887a <_vfiprintf_r+0x4e>
 8008870:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008874:	b01d      	add	sp, #116	@ 0x74
 8008876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800887a:	89ab      	ldrh	r3, [r5, #12]
 800887c:	0598      	lsls	r0, r3, #22
 800887e:	d4f7      	bmi.n	8008870 <_vfiprintf_r+0x44>
 8008880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008882:	f7fe f971 	bl	8006b68 <__retarget_lock_release_recursive>
 8008886:	e7f3      	b.n	8008870 <_vfiprintf_r+0x44>
 8008888:	2300      	movs	r3, #0
 800888a:	9309      	str	r3, [sp, #36]	@ 0x24
 800888c:	2320      	movs	r3, #32
 800888e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008892:	f8cd 800c 	str.w	r8, [sp, #12]
 8008896:	2330      	movs	r3, #48	@ 0x30
 8008898:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008a48 <_vfiprintf_r+0x21c>
 800889c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088a0:	f04f 0901 	mov.w	r9, #1
 80088a4:	4623      	mov	r3, r4
 80088a6:	469a      	mov	sl, r3
 80088a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ac:	b10a      	cbz	r2, 80088b2 <_vfiprintf_r+0x86>
 80088ae:	2a25      	cmp	r2, #37	@ 0x25
 80088b0:	d1f9      	bne.n	80088a6 <_vfiprintf_r+0x7a>
 80088b2:	ebba 0b04 	subs.w	fp, sl, r4
 80088b6:	d00b      	beq.n	80088d0 <_vfiprintf_r+0xa4>
 80088b8:	465b      	mov	r3, fp
 80088ba:	4622      	mov	r2, r4
 80088bc:	4629      	mov	r1, r5
 80088be:	4630      	mov	r0, r6
 80088c0:	f7ff ffa1 	bl	8008806 <__sfputs_r>
 80088c4:	3001      	adds	r0, #1
 80088c6:	f000 80a7 	beq.w	8008a18 <_vfiprintf_r+0x1ec>
 80088ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088cc:	445a      	add	r2, fp
 80088ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80088d0:	f89a 3000 	ldrb.w	r3, [sl]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	f000 809f 	beq.w	8008a18 <_vfiprintf_r+0x1ec>
 80088da:	2300      	movs	r3, #0
 80088dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80088e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088e4:	f10a 0a01 	add.w	sl, sl, #1
 80088e8:	9304      	str	r3, [sp, #16]
 80088ea:	9307      	str	r3, [sp, #28]
 80088ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80088f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80088f2:	4654      	mov	r4, sl
 80088f4:	2205      	movs	r2, #5
 80088f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fa:	4853      	ldr	r0, [pc, #332]	@ (8008a48 <_vfiprintf_r+0x21c>)
 80088fc:	f7f7 fc68 	bl	80001d0 <memchr>
 8008900:	9a04      	ldr	r2, [sp, #16]
 8008902:	b9d8      	cbnz	r0, 800893c <_vfiprintf_r+0x110>
 8008904:	06d1      	lsls	r1, r2, #27
 8008906:	bf44      	itt	mi
 8008908:	2320      	movmi	r3, #32
 800890a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800890e:	0713      	lsls	r3, r2, #28
 8008910:	bf44      	itt	mi
 8008912:	232b      	movmi	r3, #43	@ 0x2b
 8008914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008918:	f89a 3000 	ldrb.w	r3, [sl]
 800891c:	2b2a      	cmp	r3, #42	@ 0x2a
 800891e:	d015      	beq.n	800894c <_vfiprintf_r+0x120>
 8008920:	9a07      	ldr	r2, [sp, #28]
 8008922:	4654      	mov	r4, sl
 8008924:	2000      	movs	r0, #0
 8008926:	f04f 0c0a 	mov.w	ip, #10
 800892a:	4621      	mov	r1, r4
 800892c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008930:	3b30      	subs	r3, #48	@ 0x30
 8008932:	2b09      	cmp	r3, #9
 8008934:	d94b      	bls.n	80089ce <_vfiprintf_r+0x1a2>
 8008936:	b1b0      	cbz	r0, 8008966 <_vfiprintf_r+0x13a>
 8008938:	9207      	str	r2, [sp, #28]
 800893a:	e014      	b.n	8008966 <_vfiprintf_r+0x13a>
 800893c:	eba0 0308 	sub.w	r3, r0, r8
 8008940:	fa09 f303 	lsl.w	r3, r9, r3
 8008944:	4313      	orrs	r3, r2
 8008946:	9304      	str	r3, [sp, #16]
 8008948:	46a2      	mov	sl, r4
 800894a:	e7d2      	b.n	80088f2 <_vfiprintf_r+0xc6>
 800894c:	9b03      	ldr	r3, [sp, #12]
 800894e:	1d19      	adds	r1, r3, #4
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	9103      	str	r1, [sp, #12]
 8008954:	2b00      	cmp	r3, #0
 8008956:	bfbb      	ittet	lt
 8008958:	425b      	neglt	r3, r3
 800895a:	f042 0202 	orrlt.w	r2, r2, #2
 800895e:	9307      	strge	r3, [sp, #28]
 8008960:	9307      	strlt	r3, [sp, #28]
 8008962:	bfb8      	it	lt
 8008964:	9204      	strlt	r2, [sp, #16]
 8008966:	7823      	ldrb	r3, [r4, #0]
 8008968:	2b2e      	cmp	r3, #46	@ 0x2e
 800896a:	d10a      	bne.n	8008982 <_vfiprintf_r+0x156>
 800896c:	7863      	ldrb	r3, [r4, #1]
 800896e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008970:	d132      	bne.n	80089d8 <_vfiprintf_r+0x1ac>
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	1d1a      	adds	r2, r3, #4
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	9203      	str	r2, [sp, #12]
 800897a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800897e:	3402      	adds	r4, #2
 8008980:	9305      	str	r3, [sp, #20]
 8008982:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008a58 <_vfiprintf_r+0x22c>
 8008986:	7821      	ldrb	r1, [r4, #0]
 8008988:	2203      	movs	r2, #3
 800898a:	4650      	mov	r0, sl
 800898c:	f7f7 fc20 	bl	80001d0 <memchr>
 8008990:	b138      	cbz	r0, 80089a2 <_vfiprintf_r+0x176>
 8008992:	9b04      	ldr	r3, [sp, #16]
 8008994:	eba0 000a 	sub.w	r0, r0, sl
 8008998:	2240      	movs	r2, #64	@ 0x40
 800899a:	4082      	lsls	r2, r0
 800899c:	4313      	orrs	r3, r2
 800899e:	3401      	adds	r4, #1
 80089a0:	9304      	str	r3, [sp, #16]
 80089a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089a6:	4829      	ldr	r0, [pc, #164]	@ (8008a4c <_vfiprintf_r+0x220>)
 80089a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089ac:	2206      	movs	r2, #6
 80089ae:	f7f7 fc0f 	bl	80001d0 <memchr>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	d03f      	beq.n	8008a36 <_vfiprintf_r+0x20a>
 80089b6:	4b26      	ldr	r3, [pc, #152]	@ (8008a50 <_vfiprintf_r+0x224>)
 80089b8:	bb1b      	cbnz	r3, 8008a02 <_vfiprintf_r+0x1d6>
 80089ba:	9b03      	ldr	r3, [sp, #12]
 80089bc:	3307      	adds	r3, #7
 80089be:	f023 0307 	bic.w	r3, r3, #7
 80089c2:	3308      	adds	r3, #8
 80089c4:	9303      	str	r3, [sp, #12]
 80089c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089c8:	443b      	add	r3, r7
 80089ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80089cc:	e76a      	b.n	80088a4 <_vfiprintf_r+0x78>
 80089ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80089d2:	460c      	mov	r4, r1
 80089d4:	2001      	movs	r0, #1
 80089d6:	e7a8      	b.n	800892a <_vfiprintf_r+0xfe>
 80089d8:	2300      	movs	r3, #0
 80089da:	3401      	adds	r4, #1
 80089dc:	9305      	str	r3, [sp, #20]
 80089de:	4619      	mov	r1, r3
 80089e0:	f04f 0c0a 	mov.w	ip, #10
 80089e4:	4620      	mov	r0, r4
 80089e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089ea:	3a30      	subs	r2, #48	@ 0x30
 80089ec:	2a09      	cmp	r2, #9
 80089ee:	d903      	bls.n	80089f8 <_vfiprintf_r+0x1cc>
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d0c6      	beq.n	8008982 <_vfiprintf_r+0x156>
 80089f4:	9105      	str	r1, [sp, #20]
 80089f6:	e7c4      	b.n	8008982 <_vfiprintf_r+0x156>
 80089f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80089fc:	4604      	mov	r4, r0
 80089fe:	2301      	movs	r3, #1
 8008a00:	e7f0      	b.n	80089e4 <_vfiprintf_r+0x1b8>
 8008a02:	ab03      	add	r3, sp, #12
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	462a      	mov	r2, r5
 8008a08:	4b12      	ldr	r3, [pc, #72]	@ (8008a54 <_vfiprintf_r+0x228>)
 8008a0a:	a904      	add	r1, sp, #16
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	f7fd fbd9 	bl	80061c4 <_printf_float>
 8008a12:	4607      	mov	r7, r0
 8008a14:	1c78      	adds	r0, r7, #1
 8008a16:	d1d6      	bne.n	80089c6 <_vfiprintf_r+0x19a>
 8008a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a1a:	07d9      	lsls	r1, r3, #31
 8008a1c:	d405      	bmi.n	8008a2a <_vfiprintf_r+0x1fe>
 8008a1e:	89ab      	ldrh	r3, [r5, #12]
 8008a20:	059a      	lsls	r2, r3, #22
 8008a22:	d402      	bmi.n	8008a2a <_vfiprintf_r+0x1fe>
 8008a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a26:	f7fe f89f 	bl	8006b68 <__retarget_lock_release_recursive>
 8008a2a:	89ab      	ldrh	r3, [r5, #12]
 8008a2c:	065b      	lsls	r3, r3, #25
 8008a2e:	f53f af1f 	bmi.w	8008870 <_vfiprintf_r+0x44>
 8008a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a34:	e71e      	b.n	8008874 <_vfiprintf_r+0x48>
 8008a36:	ab03      	add	r3, sp, #12
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	462a      	mov	r2, r5
 8008a3c:	4b05      	ldr	r3, [pc, #20]	@ (8008a54 <_vfiprintf_r+0x228>)
 8008a3e:	a904      	add	r1, sp, #16
 8008a40:	4630      	mov	r0, r6
 8008a42:	f7fd fe57 	bl	80066f4 <_printf_i>
 8008a46:	e7e4      	b.n	8008a12 <_vfiprintf_r+0x1e6>
 8008a48:	08008e15 	.word	0x08008e15
 8008a4c:	08008e1f 	.word	0x08008e1f
 8008a50:	080061c5 	.word	0x080061c5
 8008a54:	08008807 	.word	0x08008807
 8008a58:	08008e1b 	.word	0x08008e1b

08008a5c <__swbuf_r>:
 8008a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5e:	460e      	mov	r6, r1
 8008a60:	4614      	mov	r4, r2
 8008a62:	4605      	mov	r5, r0
 8008a64:	b118      	cbz	r0, 8008a6e <__swbuf_r+0x12>
 8008a66:	6a03      	ldr	r3, [r0, #32]
 8008a68:	b90b      	cbnz	r3, 8008a6e <__swbuf_r+0x12>
 8008a6a:	f7fe f80f 	bl	8006a8c <__sinit>
 8008a6e:	69a3      	ldr	r3, [r4, #24]
 8008a70:	60a3      	str	r3, [r4, #8]
 8008a72:	89a3      	ldrh	r3, [r4, #12]
 8008a74:	071a      	lsls	r2, r3, #28
 8008a76:	d501      	bpl.n	8008a7c <__swbuf_r+0x20>
 8008a78:	6923      	ldr	r3, [r4, #16]
 8008a7a:	b943      	cbnz	r3, 8008a8e <__swbuf_r+0x32>
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	4628      	mov	r0, r5
 8008a80:	f000 f82a 	bl	8008ad8 <__swsetup_r>
 8008a84:	b118      	cbz	r0, 8008a8e <__swbuf_r+0x32>
 8008a86:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008a8a:	4638      	mov	r0, r7
 8008a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a8e:	6823      	ldr	r3, [r4, #0]
 8008a90:	6922      	ldr	r2, [r4, #16]
 8008a92:	1a98      	subs	r0, r3, r2
 8008a94:	6963      	ldr	r3, [r4, #20]
 8008a96:	b2f6      	uxtb	r6, r6
 8008a98:	4283      	cmp	r3, r0
 8008a9a:	4637      	mov	r7, r6
 8008a9c:	dc05      	bgt.n	8008aaa <__swbuf_r+0x4e>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f7ff f937 	bl	8007d14 <_fflush_r>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	d1ed      	bne.n	8008a86 <__swbuf_r+0x2a>
 8008aaa:	68a3      	ldr	r3, [r4, #8]
 8008aac:	3b01      	subs	r3, #1
 8008aae:	60a3      	str	r3, [r4, #8]
 8008ab0:	6823      	ldr	r3, [r4, #0]
 8008ab2:	1c5a      	adds	r2, r3, #1
 8008ab4:	6022      	str	r2, [r4, #0]
 8008ab6:	701e      	strb	r6, [r3, #0]
 8008ab8:	6962      	ldr	r2, [r4, #20]
 8008aba:	1c43      	adds	r3, r0, #1
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d004      	beq.n	8008aca <__swbuf_r+0x6e>
 8008ac0:	89a3      	ldrh	r3, [r4, #12]
 8008ac2:	07db      	lsls	r3, r3, #31
 8008ac4:	d5e1      	bpl.n	8008a8a <__swbuf_r+0x2e>
 8008ac6:	2e0a      	cmp	r6, #10
 8008ac8:	d1df      	bne.n	8008a8a <__swbuf_r+0x2e>
 8008aca:	4621      	mov	r1, r4
 8008acc:	4628      	mov	r0, r5
 8008ace:	f7ff f921 	bl	8007d14 <_fflush_r>
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d0d9      	beq.n	8008a8a <__swbuf_r+0x2e>
 8008ad6:	e7d6      	b.n	8008a86 <__swbuf_r+0x2a>

08008ad8 <__swsetup_r>:
 8008ad8:	b538      	push	{r3, r4, r5, lr}
 8008ada:	4b29      	ldr	r3, [pc, #164]	@ (8008b80 <__swsetup_r+0xa8>)
 8008adc:	4605      	mov	r5, r0
 8008ade:	6818      	ldr	r0, [r3, #0]
 8008ae0:	460c      	mov	r4, r1
 8008ae2:	b118      	cbz	r0, 8008aec <__swsetup_r+0x14>
 8008ae4:	6a03      	ldr	r3, [r0, #32]
 8008ae6:	b90b      	cbnz	r3, 8008aec <__swsetup_r+0x14>
 8008ae8:	f7fd ffd0 	bl	8006a8c <__sinit>
 8008aec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008af0:	0719      	lsls	r1, r3, #28
 8008af2:	d422      	bmi.n	8008b3a <__swsetup_r+0x62>
 8008af4:	06da      	lsls	r2, r3, #27
 8008af6:	d407      	bmi.n	8008b08 <__swsetup_r+0x30>
 8008af8:	2209      	movs	r2, #9
 8008afa:	602a      	str	r2, [r5, #0]
 8008afc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b00:	81a3      	strh	r3, [r4, #12]
 8008b02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b06:	e033      	b.n	8008b70 <__swsetup_r+0x98>
 8008b08:	0758      	lsls	r0, r3, #29
 8008b0a:	d512      	bpl.n	8008b32 <__swsetup_r+0x5a>
 8008b0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b0e:	b141      	cbz	r1, 8008b22 <__swsetup_r+0x4a>
 8008b10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b14:	4299      	cmp	r1, r3
 8008b16:	d002      	beq.n	8008b1e <__swsetup_r+0x46>
 8008b18:	4628      	mov	r0, r5
 8008b1a:	f7ff fdd3 	bl	80086c4 <_free_r>
 8008b1e:	2300      	movs	r3, #0
 8008b20:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b22:	89a3      	ldrh	r3, [r4, #12]
 8008b24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b28:	81a3      	strh	r3, [r4, #12]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	6923      	ldr	r3, [r4, #16]
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	89a3      	ldrh	r3, [r4, #12]
 8008b34:	f043 0308 	orr.w	r3, r3, #8
 8008b38:	81a3      	strh	r3, [r4, #12]
 8008b3a:	6923      	ldr	r3, [r4, #16]
 8008b3c:	b94b      	cbnz	r3, 8008b52 <__swsetup_r+0x7a>
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b48:	d003      	beq.n	8008b52 <__swsetup_r+0x7a>
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	f000 f83f 	bl	8008bd0 <__smakebuf_r>
 8008b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b56:	f013 0201 	ands.w	r2, r3, #1
 8008b5a:	d00a      	beq.n	8008b72 <__swsetup_r+0x9a>
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	60a2      	str	r2, [r4, #8]
 8008b60:	6962      	ldr	r2, [r4, #20]
 8008b62:	4252      	negs	r2, r2
 8008b64:	61a2      	str	r2, [r4, #24]
 8008b66:	6922      	ldr	r2, [r4, #16]
 8008b68:	b942      	cbnz	r2, 8008b7c <__swsetup_r+0xa4>
 8008b6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b6e:	d1c5      	bne.n	8008afc <__swsetup_r+0x24>
 8008b70:	bd38      	pop	{r3, r4, r5, pc}
 8008b72:	0799      	lsls	r1, r3, #30
 8008b74:	bf58      	it	pl
 8008b76:	6962      	ldrpl	r2, [r4, #20]
 8008b78:	60a2      	str	r2, [r4, #8]
 8008b7a:	e7f4      	b.n	8008b66 <__swsetup_r+0x8e>
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	e7f7      	b.n	8008b70 <__swsetup_r+0x98>
 8008b80:	20000024 	.word	0x20000024

08008b84 <__swhatbuf_r>:
 8008b84:	b570      	push	{r4, r5, r6, lr}
 8008b86:	460c      	mov	r4, r1
 8008b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b8c:	2900      	cmp	r1, #0
 8008b8e:	b096      	sub	sp, #88	@ 0x58
 8008b90:	4615      	mov	r5, r2
 8008b92:	461e      	mov	r6, r3
 8008b94:	da0d      	bge.n	8008bb2 <__swhatbuf_r+0x2e>
 8008b96:	89a3      	ldrh	r3, [r4, #12]
 8008b98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b9c:	f04f 0100 	mov.w	r1, #0
 8008ba0:	bf14      	ite	ne
 8008ba2:	2340      	movne	r3, #64	@ 0x40
 8008ba4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ba8:	2000      	movs	r0, #0
 8008baa:	6031      	str	r1, [r6, #0]
 8008bac:	602b      	str	r3, [r5, #0]
 8008bae:	b016      	add	sp, #88	@ 0x58
 8008bb0:	bd70      	pop	{r4, r5, r6, pc}
 8008bb2:	466a      	mov	r2, sp
 8008bb4:	f000 f848 	bl	8008c48 <_fstat_r>
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	dbec      	blt.n	8008b96 <__swhatbuf_r+0x12>
 8008bbc:	9901      	ldr	r1, [sp, #4]
 8008bbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008bc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008bc6:	4259      	negs	r1, r3
 8008bc8:	4159      	adcs	r1, r3
 8008bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008bce:	e7eb      	b.n	8008ba8 <__swhatbuf_r+0x24>

08008bd0 <__smakebuf_r>:
 8008bd0:	898b      	ldrh	r3, [r1, #12]
 8008bd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bd4:	079d      	lsls	r5, r3, #30
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	460c      	mov	r4, r1
 8008bda:	d507      	bpl.n	8008bec <__smakebuf_r+0x1c>
 8008bdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	6123      	str	r3, [r4, #16]
 8008be4:	2301      	movs	r3, #1
 8008be6:	6163      	str	r3, [r4, #20]
 8008be8:	b003      	add	sp, #12
 8008bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bec:	ab01      	add	r3, sp, #4
 8008bee:	466a      	mov	r2, sp
 8008bf0:	f7ff ffc8 	bl	8008b84 <__swhatbuf_r>
 8008bf4:	9f00      	ldr	r7, [sp, #0]
 8008bf6:	4605      	mov	r5, r0
 8008bf8:	4639      	mov	r1, r7
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	f7fe ff86 	bl	8007b0c <_malloc_r>
 8008c00:	b948      	cbnz	r0, 8008c16 <__smakebuf_r+0x46>
 8008c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c06:	059a      	lsls	r2, r3, #22
 8008c08:	d4ee      	bmi.n	8008be8 <__smakebuf_r+0x18>
 8008c0a:	f023 0303 	bic.w	r3, r3, #3
 8008c0e:	f043 0302 	orr.w	r3, r3, #2
 8008c12:	81a3      	strh	r3, [r4, #12]
 8008c14:	e7e2      	b.n	8008bdc <__smakebuf_r+0xc>
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	6020      	str	r0, [r4, #0]
 8008c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c1e:	81a3      	strh	r3, [r4, #12]
 8008c20:	9b01      	ldr	r3, [sp, #4]
 8008c22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008c26:	b15b      	cbz	r3, 8008c40 <__smakebuf_r+0x70>
 8008c28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	f000 f81d 	bl	8008c6c <_isatty_r>
 8008c32:	b128      	cbz	r0, 8008c40 <__smakebuf_r+0x70>
 8008c34:	89a3      	ldrh	r3, [r4, #12]
 8008c36:	f023 0303 	bic.w	r3, r3, #3
 8008c3a:	f043 0301 	orr.w	r3, r3, #1
 8008c3e:	81a3      	strh	r3, [r4, #12]
 8008c40:	89a3      	ldrh	r3, [r4, #12]
 8008c42:	431d      	orrs	r5, r3
 8008c44:	81a5      	strh	r5, [r4, #12]
 8008c46:	e7cf      	b.n	8008be8 <__smakebuf_r+0x18>

08008c48 <_fstat_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d07      	ldr	r5, [pc, #28]	@ (8008c68 <_fstat_r+0x20>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	f7f9 fa31 	bl	80020bc <_fstat>
 8008c5a:	1c43      	adds	r3, r0, #1
 8008c5c:	d102      	bne.n	8008c64 <_fstat_r+0x1c>
 8008c5e:	682b      	ldr	r3, [r5, #0]
 8008c60:	b103      	cbz	r3, 8008c64 <_fstat_r+0x1c>
 8008c62:	6023      	str	r3, [r4, #0]
 8008c64:	bd38      	pop	{r3, r4, r5, pc}
 8008c66:	bf00      	nop
 8008c68:	200004d8 	.word	0x200004d8

08008c6c <_isatty_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4d06      	ldr	r5, [pc, #24]	@ (8008c88 <_isatty_r+0x1c>)
 8008c70:	2300      	movs	r3, #0
 8008c72:	4604      	mov	r4, r0
 8008c74:	4608      	mov	r0, r1
 8008c76:	602b      	str	r3, [r5, #0]
 8008c78:	f7f9 fa30 	bl	80020dc <_isatty>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_isatty_r+0x1a>
 8008c80:	682b      	ldr	r3, [r5, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_isatty_r+0x1a>
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	200004d8 	.word	0x200004d8

08008c8c <_raise_r>:
 8008c8c:	291f      	cmp	r1, #31
 8008c8e:	b538      	push	{r3, r4, r5, lr}
 8008c90:	4605      	mov	r5, r0
 8008c92:	460c      	mov	r4, r1
 8008c94:	d904      	bls.n	8008ca0 <_raise_r+0x14>
 8008c96:	2316      	movs	r3, #22
 8008c98:	6003      	str	r3, [r0, #0]
 8008c9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c9e:	bd38      	pop	{r3, r4, r5, pc}
 8008ca0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ca2:	b112      	cbz	r2, 8008caa <_raise_r+0x1e>
 8008ca4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ca8:	b94b      	cbnz	r3, 8008cbe <_raise_r+0x32>
 8008caa:	4628      	mov	r0, r5
 8008cac:	f000 f830 	bl	8008d10 <_getpid_r>
 8008cb0:	4622      	mov	r2, r4
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cba:	f000 b817 	b.w	8008cec <_kill_r>
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d00a      	beq.n	8008cd8 <_raise_r+0x4c>
 8008cc2:	1c59      	adds	r1, r3, #1
 8008cc4:	d103      	bne.n	8008cce <_raise_r+0x42>
 8008cc6:	2316      	movs	r3, #22
 8008cc8:	6003      	str	r3, [r0, #0]
 8008cca:	2001      	movs	r0, #1
 8008ccc:	e7e7      	b.n	8008c9e <_raise_r+0x12>
 8008cce:	2100      	movs	r1, #0
 8008cd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	4798      	blx	r3
 8008cd8:	2000      	movs	r0, #0
 8008cda:	e7e0      	b.n	8008c9e <_raise_r+0x12>

08008cdc <raise>:
 8008cdc:	4b02      	ldr	r3, [pc, #8]	@ (8008ce8 <raise+0xc>)
 8008cde:	4601      	mov	r1, r0
 8008ce0:	6818      	ldr	r0, [r3, #0]
 8008ce2:	f7ff bfd3 	b.w	8008c8c <_raise_r>
 8008ce6:	bf00      	nop
 8008ce8:	20000024 	.word	0x20000024

08008cec <_kill_r>:
 8008cec:	b538      	push	{r3, r4, r5, lr}
 8008cee:	4d07      	ldr	r5, [pc, #28]	@ (8008d0c <_kill_r+0x20>)
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	4608      	mov	r0, r1
 8008cf6:	4611      	mov	r1, r2
 8008cf8:	602b      	str	r3, [r5, #0]
 8008cfa:	f7f9 f97f 	bl	8001ffc <_kill>
 8008cfe:	1c43      	adds	r3, r0, #1
 8008d00:	d102      	bne.n	8008d08 <_kill_r+0x1c>
 8008d02:	682b      	ldr	r3, [r5, #0]
 8008d04:	b103      	cbz	r3, 8008d08 <_kill_r+0x1c>
 8008d06:	6023      	str	r3, [r4, #0]
 8008d08:	bd38      	pop	{r3, r4, r5, pc}
 8008d0a:	bf00      	nop
 8008d0c:	200004d8 	.word	0x200004d8

08008d10 <_getpid_r>:
 8008d10:	f7f9 b96c 	b.w	8001fec <_getpid>

08008d14 <_init>:
 8008d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d16:	bf00      	nop
 8008d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d1a:	bc08      	pop	{r3}
 8008d1c:	469e      	mov	lr, r3
 8008d1e:	4770      	bx	lr

08008d20 <_fini>:
 8008d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d22:	bf00      	nop
 8008d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d26:	bc08      	pop	{r3}
 8008d28:	469e      	mov	lr, r3
 8008d2a:	4770      	bx	lr
