{
	"BASE_DIR":"~/sandbox/sap_test/ddr_project",
	"board":"xilinx-s3esk",
	"PROJECT_NAME":"example_project",
	"TEMPLATE":"wishbone_template.json",
	"INTERFACE":{
		"filename":"uart_io_handler.v",
		"bind":{
			"i_phy_uart_in":{
				"port":"rx",
				"direction":"input"
			},
			"o_phy_uart_out":{
				"port":"tx",
				"direction":"output"
			}
		}
	},
	"SLAVES":{
		"ddr_mem":{
			"filename":"wb_ddr.v",
			"bind": {
				"ddr_mem_ddr_a[12:0]":{
					"port":"ddr_a[12:0]",
					"direction":"output"
				},
				"ddr_mem_ddr_ba[1:0]":{
					"port":"ddr_ba[1:0]",
					"direction":"output"
				},
				"ddr_mem_ddr_dq[15:0]":{
					"port":"ddr_dq[15:0]",
					"direction":"inout"
				},
				"ddr_mem_ddr_dm[1:0]":{
					"port":"ddr_dm[1:0]",
					"direction":"output"
				},
				"ddr_mem_ddr_dqs[1:0]":{
					"port":"ddr_dqs[1:0]",
					"direction":"inout"
				},
				"ddr_mem_ddr_cas_n":{
					"port":"ddr_cas_n",
					"direction":"output"
				},
				"ddr_mem_ddr_ras_n":{
					"port":"ddr_ras_n",
					"direction":"output"
				},
				"ddr_mem_ddr_cke":{
					"port":"ddr_cke",
					"direction":"output"
				},
				"ddr_mem_ddr_cs_n":{
					"port":"ddr_cs_n",
					"direction":"output"
				},
				"ddr_mem_ddr_we_n":{
					"port":"ddr_we_n",
					"direction":"output"
				},

				"ddr_mem_ddr_clk":{
					"port":"ddr_clk",
					"direction":"output"
				},
				"ddr_mem_ddr_clk_n":{
					"port":"ddr_clk_n",
					"direction":"output"
				},
				"ddr_mem_rot[2:0]":{
					"port":"rot[2:0]",
					"direction":"input"
				}
			}
		}
	},

	"bind":{
	},
	"constraint_files":[
		"s3esk_ddr.ucf"
	]
}
