module SDRAM_Master(
	// Avalon Clock Input
	input logic CLK,
	
	// Avalon Reset Input
	input logic RESET,
	
	// Avalon-MM Master Signals
	output  logic AVL_READ,					// Avalon-MM Read
	output  logic AVL_WRITE,				// Avalon-MM Write
	output  logic AVL_CS,					// Avalon-MM Chip Select
	output  logic [3:0] AVL_BYTE_EN,		// Avalon-MM Byte Enable
	output  logic [3:0] AVL_ADDR,			// Avalon-MM Address
	output  logic [31:0] AVL_WRITEDATA,	// Avalon-MM Write Data
	input   logic [31:0] AVL_READDATA	// Avalon-MM Read Data
	);


	
endmodule
