<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='pci_express_crc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: pci_express_crc
    <br/>
    Created: Dec  8, 2007
    <br/>
    Updated: Dec 17, 2007
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     ECC core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_PCI express CRC verilog code 16 bit data 32 bit CRC">
    <h2>
     
     
     PCI express CRC verilog code 16 bit data 32 bit CRC
    </h2>
    <p id="p_PCI express CRC verilog code 16 bit data 32 bit CRC">
     Functional Description
     <br/>
     Designers commonly use Cyclic Redundacy Codes (CRC) as an alternative to parity and checksum calcutions for checking and correcting errors in data transmissions.
     <br/>
     The CRC method for error detection and correction treats the data frame as a huge binary number.  The binary number is divided (at the CRC generation end) by a fixed binary number (the CRC generator polynomial)  and the resulting remainder of this division (CRC value) is appended to the end of the data frame.  The receiver upon reception of the data frame repeats the calculation and compares its calculated CRC value the CRC value attached to the data frame.  The traditional method for implementing a CRC generator uses a shift register with XOR gates and feedback taps.
     <br/>
     The classic serial implementation is widely used, but it is too slow for PCI Express LCRC and Gigabit Ethernet where bit rates can top 100 Mb/sec.  The alternative method is parallel CRC calculations.  This parallel conversion effectively divides the input clock frequency by 8, 16, or 32.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     -feature1	             Verilog LCRC code for PCI Express TLP packets
     <br/>
     -reature1.1	16 bit data in 32 bit LCRC out
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
