
[  +7.144468] pci.c - mt7902_pci_probe starting the mt7902 driver from the pci probe function. This is the first function to display in dmesg  ============================================================================================================================================================================================
[  +0.000007] pci.c - mt7902_pci_probe pcim_enable_device
[  +0.000167] pci.c - mt7902_pci_probe pcim_enable_device->ret : 0
[  +0.000039] pci.c - mt7902_pci_probe pcim_iomap_regions(pdev, 1, 0000:03:00.0)->ret : 0
[  +0.000002] pci.c - mt7902_pci_probe - pci_read_config_word(pdev, 4, 0xd10ef7de);
[  +0.000004] pci.c - mt7902_pci_probe - pci_set_master(pdev);
[  +0.000065] pci.c - mt7902_pci_probe pci_alloc_irq_vectors->ret : 1
[  +0.000002] pci.c - mt7902_pci_probe dma_set_mask(pdev, 0xffffffff)->ret: 0
[  +0.000001] pci.c - mt7902_pci_probe mt7902_disable_aspm: 0
[  +0.000002] mt792x_core.c - mt792x_get_mac80211_ops
[  +0.000006] mt792x_core.c - mt792x_get_offload_capability(dev, mediatek/WIFI_RAM_CODE_MT7922_1.bin)
[  +0.000830] mt792x_core.c - mt792x_get_offload_capability - request_firmware->ret:0
[  +0.000003] mt792x_core.c - mt792x_get_offload_capability - check firmware error
[  +0.000001] mt792x_core.c - mt792x_get_offload_capability - while(data:0xd30f9874 < end:0xd30f98e0)
[  +0.000003] mt792x_core.c - mt792x_get_offload_capability - while(data:0xd30f9878 < end:0xd30f98e0)
[  +0.000002] mt792x_core.c - mt792x_get_offload_capability - while(data:0xd30f9878 < end:0xd30f98e0)
[  +0.000002] mt792x_core.c - mt792x_get_offload_capability - while(data:0xd30f98d0 < end:0xd30f98e0)
[  +0.000001] mt792x_core.c - mt792x_get_offload_capability - MT792x_FW_TAG_FEATURE: 0x4
[  +0.000002] mt792x_core.c - mt792x_get_offload_capability - release_firmware
[  +0.000034] pci.c - mt7902_pci_probe mt792x_get_mac80211_ops: 0
[  +0.000002] mt76_mac80211.c - mt76_alloc_device
[  +0.000023] pci.c - mt7902_pci_probe mt76_alloc_device: 0
[  +0.000001] pci.c - mt7902_pci_probe pci_set_drvdata
[  +0.000002] pci.c - mt7902_pci_probe mt76_mmio_init
[  +0.000001] mt76_mmio.c - mt76_mmio_init
[  +0.000002] pci.c - mt7902_pci_probe devm_kmemdup
[  +0.000002] pci.c - mt7902_pci_probe devm_kmemdup: 0
[  +0.000001] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x7001)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18457001)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0x18457001, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18457001) - val: 0x18457001
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40200)->val: 0x7902
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x7902
[  +0.000001] pci.c - mt7902_pci_probe - rev - 0x7902  - 0x70010200
[  +0.000001] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x7001)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18457001)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0x18457001, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18457001) - val: 0x18457001
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40204)->val: 0x8a00
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x8a00
[  +0.000001] pci.c - mt7902_pci_probe - rev - 0x0  - 0x70010204
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x7001)
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18457001)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0x18457001, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18457001) - val: 0x18457001
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40200)->val: 0x7902
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x7902
[  +0.000001] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x7001)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18457001)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18457001, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18457001) - val: 0x18457001
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40204)->val: 0x8a00
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x8a00
[  +0.000003] mt7902e 0000:03:00.0: ASIC revision: 79020000
[  +0.000003] mt792x_dma.c - mt792x_wfsys_reset
[  +0.000001] mt792x_dma.c - mt792x_wfsys_reset - mt76_clear(dev, 0x18000140, 0x1)
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18457001
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000001] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x40140, 0x1, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x11
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x11
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40140, 0x10)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x10, 0xd2f40140) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x40140, 0x10) - val: 0x10
[  +0.052075] mt792x_dma.c - mt792x_wfsys_reset - mt76_set(dev, 0x18000140, 0x1)
[  +0.000018] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000009] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x40140, 0x0, 0x1)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40140, 0x1)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1, 0xd2f40140) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x40140, 0x1) - val: 0x1
[  +0.000005] mt792x_dma.c - mt792x_wfsys_reset - __mt76_poll_msec(&dev->mt76, 0x18000140, 0x10, 0x10, 500)
[  +0.000006] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0x18000140, 0x10, 0x10, 500, 10)
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x1
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x1
[  +0.020046] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000016] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x11
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x11
[  +0.000004] pci.c - mt7902_pci_probe mt792x_wfsys_reset->ret: 0
[  +0.000004] pci.c - mt7902_pci_probe 	mt76_wr(dev, 0xd4204, 0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4204, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4204) - dev->mmio.regs: 0xd2f00000
[  +0.000005] pci.c - mt7902_pci_probe mt76_wr(dev, 0x10188, 0xff)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x10188, 0xff)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xff, 0xd2f10188) - dev->mmio.regs: 0xd2f00000
[  +0.000073] pci.c - mt7902_pci_probe devm_request_irq->ret: 0
[  +0.000005] pci.c - mt7902_dma_init(struct mt792x_dev *dev)
[  +0.000003] mt76_dma.c - mt76_dma_attach
[  +0.000004] mt792x_dma.c - mt792x_dma_disable
[  +0.000003] mt792x_dma.c - mt792x_dma_disable - 	mt76_clear(dev, 0xd4208, 0x18208005)
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4208, 0x18208005, 0x0)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x1010b870
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x1010b870
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4208, 0x103870)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x103870, 0xd2fd4208) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4208, 0x103870) - val: 0x103870
[  +0.000005] mt792x_dma.c - mt792x_dma_disable - mt76_poll_msec_tick(dev, 0xd4208, 0xa, 0x0, 0x64, 0x1)
[  +0.000005] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0xd4208, 0xa, 0x0, 100, 1)
[  +0.000008] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x103870
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x103870
[  +0.000004] mt792x_dma.c - mt792x_dma_disable - mt76_clear(dev, 0xd42b0, 0x40)
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd42b0, 0x40, 0x0)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd42b0)->val: 0x28c004df
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x28c004df
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd42b0, 0x28c0049f)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x28c0049f, 0xd2fd42b0) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd42b0, 0x28c0049f) - val: 0x28c0049f
[  +0.000005] mt792x_dma.c - mt792x_dma_disable - mt76_set(dev, 0x7c026004, 0x10000000)
[  +0.000004] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x7c026004) - fixed_map[16].phys: 0x7c020000, fixed_map[16].maps: 0xd0000, fixed_map[16].size: 0x10000, ofs: 0x6004, return:0xd6004
[  +0.000009] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd6004, 0x0, 0x10000000)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd6004)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd6004, 0x10000000)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x10000000, 0xd2fd6004) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd6004, 0x10000000) - val: 0x10000000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4100, 0x30, 0x0)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4100)->val: 0x30
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x30
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4100, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4100) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4100, 0x0) - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4100, 0x0, 0x30)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4100)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4100, 0x30)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x30, 0xd2fd4100) - dev->mmio.regs: 0xd2f00000
[  +0.000026] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4100, 0x30) - val: 0x30
[  +0.000006] pci.c - mt7902_dma_init - mt792x_dma_disable(dev, true)->ret: 0
[  +0.000005] mt76_connac_mac - mt76_connac_init_tx_queues
[  +0.000005] mt76_mac80211.c - mt76_init_queue(struct mt76_dev *dev, 0, 0, 2048, 869120, 0x0)
[  +0.000010] mt76_mac80211.c - mt76_init_queue - queue_ops(dev, hwq, idx, n_desc, 0, ring_base)
[  +0.000005] mt76_dma.c - mt76_dma_alloc_queue(struct mt76_dev *dev, struct mt76_queue *q, int idx:0, int n_desc:2048, int bufsize:0, u32 ring_base:0xd4300)
[  +0.000058] mt76_mac80211.c - mt76_create_page_pool - q:1492372712
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - idx: -21780508
[  +0.000006] mt76_mac80211.c - mt76_create_page_pool - pool_size: 16
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - mt76_is_mmio(dev)
[  +0.000017] mt76_mac80211.c - mt76_create_page_pool - return
[  +0.000005] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:0)
[  +0.000005] mt76_dma.c - mt76_dma_queue_reset
[  +0.000005] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000011] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffb50000);
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x800);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000006] mt76_mac80211.c - mt76_init_queue - return
[  +0.000004] pci.c - mt7902_dma_init - mt76_connac_init_tx_queues(dev->phy.mt76, 0x0, 0x800, 0xd4300, NULL, 0)->ret: 0  (init tx queue)
[  +0.000008] pci.c - mt7902_dma_init - mt76_wr(dev, 0xd4600, 0x4);
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4600, 0x4)
[  +0.000006] mt76_mmio.c - mt76_mmio_wr - writel(0x4, 0xd2fd4600) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt76_mac80211.c - mt76_init_queue(struct mt76_dev *dev, 0, 17, 256, 869120, 0x0)
[  +0.000009] mt76_mac80211.c - mt76_init_queue - queue_ops(dev, hwq, idx, n_desc, 0, ring_base)
[  +0.000005] mt76_dma.c - mt76_dma_alloc_queue(struct mt76_dev *dev, struct mt76_queue *q, int idx:17, int n_desc:256, int bufsize:0, u32 ring_base:0xd4300)
[  +0.000022] mt76_mac80211.c - mt76_create_page_pool - q:1492369640
[  +0.000006] mt76_mac80211.c - mt76_create_page_pool - idx: -635347292
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - pool_size: 16
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - mt76_is_mmio(dev)
[  +0.000012] mt76_mac80211.c - mt76_create_page_pool - return
[  +0.000004] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:0)
[  +0.000006] mt76_dma.c - mt76_dma_queue_reset
[  +0.000005] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000007] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffe17000);
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x100);
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000006] mt76_mac80211.c - mt76_init_queue - return
[  +0.000005] pci.c - mt7902_dma_init - mt76_init_mcu_queue(&dev->mt76, 0x0, 0x11, 0x100, 0xd4300);->ret: 0  (command to WM)
[  +0.000008] mt76_mac80211.c - mt76_init_queue(struct mt76_dev *dev, 2, 16, 128, 869120, 0x0)
[  +0.000009] mt76_mac80211.c - mt76_init_queue - queue_ops(dev, hwq, idx, n_desc, 0, ring_base)
[  +0.000005] mt76_dma.c - mt76_dma_alloc_queue(struct mt76_dev *dev, struct mt76_queue *q, int idx:16, int n_desc:128, int bufsize:0, u32 ring_base:0xd4300)
[  +0.000019] mt76_mac80211.c - mt76_create_page_pool - q:1492372328
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - idx: -635347268
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - pool_size: 16
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - mt76_is_mmio(dev)
[  +0.000012] mt76_mac80211.c - mt76_create_page_pool - return
[  +0.000005] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:0)
[  +0.000005] mt76_dma.c - mt76_dma_queue_reset
[  +0.000005] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000013] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffe18000);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x80);
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000005] mt76_mac80211.c - mt76_init_queue - return
[  +0.000005] pci.c - mt7902_dma_init - mt76_init_mcu_queue(&dev->mt76, 0x2, 0x10, 0x80, 0xd4300)->ret: 0  (firmware download)
[  +0.000008] mt76_dma.c - mt76_dma_alloc_queue(struct mt76_dev *dev, struct mt76_queue *q, int idx:0, int n_desc:8, int bufsize:2048, u32 ring_base:0xd4500)
[  +0.000017] mt76_mac80211.c - mt76_create_page_pool - q:-363177584
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - idx: 1
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - pool_size: 16
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - mt76_is_mmio(dev)
[  +0.000010] mt76_mac80211.c - mt76_create_page_pool - return
[  +0.000005] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:0)
[  +0.000005] mt76_dma.c - mt76_dma_queue_reset
[  +0.000004] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffe19000);
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x8);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000005] pci.c - mt7902_dma_init - mt76_queue_alloc(dev, &dev->mt76.q_rx[0x1], 0x0,  0x8, 0x800, 0xd4500)->ret: 0 (event from WM before firmware download)
[  +0.000010] mt76_dma.c - mt76_dma_alloc_queue(struct mt76_dev *dev, struct mt76_queue *q, int idx:0, int n_desc:512, int bufsize:2048, u32 ring_base:0xd4540)
[  +0.000021] mt76_mac80211.c - mt76_create_page_pool - q:-363177472
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - idx: 2
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - pool_size: 16
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - mt76_is_mmio(dev)
[  +0.000013] mt76_mac80211.c - mt76_create_page_pool - return
[  +0.000005] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:0)
[  +0.000005] mt76_dma.c - mt76_dma_queue_reset
[  +0.000005] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000007] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffb4e000);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x200);
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000006] pci.c - mt7902_dma_init - mt76_queue_alloc(dev, &dev->mt76.q_rx[0x2], 0x0, 0x200, 0x800, 0xd4540)->ret: 0 /* Change mcu queue after firmware download */
[  +0.000010] mt76_dma.c - mt76_dma_alloc_queue(struct mt76_dev *dev, struct mt76_queue *q, int idx:0, int n_desc:1536, int bufsize:2048, u32 ring_base:0xd4520)
[  +0.000032] mt76_mac80211.c - mt76_create_page_pool - q:-363177696
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - idx: 0
[  +0.000006] mt76_mac80211.c - mt76_create_page_pool - pool_size: 256
[  +0.000005] mt76_mac80211.c - mt76_create_page_pool - mt76_is_mmio(dev)
[  +0.000020] mt76_mac80211.c - mt76_create_page_pool - return
[  +0.000005] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:0)
[  +0.000006] mt76_dma.c - mt76_dma_queue_reset
[  +0.000004] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000015] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffb40000);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x600);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000006] pci.c - mt7902_dma_init - mt76_queue_alloc(dev, &dev->mt76.q_rx[0x0], 0x0, 0x600, 0x800, 0xd4520)->ret: 0  /* rx data */     
[  +0.000008] mt76_dma.c - mt76_dma_init(struct mt76_dev *dev, int (*poll)(struct napi_struct *napi, int budget))
[  +0.000007] mt76_dma.c - mt76_dma_init - napi_dev.name:phy2, wiphy_name:phy2
[  +0.000143] mt76_dma.c - mt76_dma_init - mt76_dma_rx_fill(dev, &dev->q_rx[0], false);
[  +0.000763] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000010] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x5ff);
[  +0.000127] mt76_dma.c - mt76_dma_init - mt76_dma_rx_fill(dev, &dev->q_rx[1], false);
[  +0.000157] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000013] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x7);
[  +0.000147] mt76_dma.c - mt76_dma_init - mt76_dma_rx_fill(dev, &dev->q_rx[2], false);
[  +0.000601] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000007] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x1ff);
[  +0.000006] pci.c - mt7902_dma_init - mt76_init_queues(dev, mt792x_poll_rx)->ret: 0
[  +0.000007] mt792x_dma.c - mt792x_dma_enable
[  +0.000003] mt792x_dma.c - mt792x_dma_prefetch
[  +0.000006] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4680, 0x4)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x4, 0xd2fd4680) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4680, 0x4
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4684, 0x400004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x400004, 0xd2fd4684) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt792x_dma.c - mt76_wr(dev, 0xd4684, 0x400004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4688, 0x800004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x800004, 0xd2fd4688) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4688, 0x800004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd468c, 0xc00004)
[  +0.000033] mt76_mmio.c - mt76_mmio_wr - writel(0xc00004, 0xd2fd468c) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt792x_dma.c - mt76_wr(dev, 0xd468c, 0xc00004
[  +0.000006] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4600, 0x1000004)
[  +0.000006] mt76_mmio.c - mt76_mmio_wr - writel(0x1000004, 0xd2fd4600) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt792x_dma.c - mt76_wr(dev, 0xd4600, 0x1000004
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4604, 0x1400004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1400004, 0xd2fd4604) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4604, 0x1400004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4608, 0x1800004)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x1800004, 0xd2fd4608) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4608, 0x1800004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd460c, 0x1c00004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1c00004, 0xd2fd460c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd460c, 0x1c00004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4610, 0x2000004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x2000004, 0xd2fd4610) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4610, 0x2000004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4614, 0x2400004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x2400004, 0xd2fd4614) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4614, 0x2400004
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4618, 0x2800004)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x2800004, 0xd2fd4618) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt792x_dma.c - mt76_wr(dev, 0xd4618, 0x2800004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd463c, 0x2c00004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x2c00004, 0xd2fd463c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd463c, 0x2c00004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4640, 0x3000004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x3000004, 0xd2fd4640) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt792x_dma.c - mt76_wr(dev, 0xd4640, 0x3000004
[  +0.000004] mt792x_dma.c - mt792x_dma_enable - mt76_wr(dev, 0xd420c, 0xffffffff)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd420c, 0xffffffff)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0xffffffff, 0xd2fd420c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4280, 0xffffffff)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0xffffffff, 0xd2fd4280) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt792x_dma.c - mt792x_dma_enable - mt76_wr(dev, 0xd42f0, 0x0)
[  +0.000006] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd42f0, 0x0)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd42f0) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0xd4208, 0x5020b870)
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4208, 0x0, 0x5020b870)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x103870
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x103870
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4208, 0x5030b870)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x5030b870, 0xd2fd4208) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4208, 0x5030b870) - val: 0x5030b870
[  +0.000006] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0xd4208, 0x5)
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4208, 0x0, 0x5)
[  +0.000009] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x5030b870
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x5030b870
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4208, 0x5030b875)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x5030b875, 0xd2fd4208) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4208, 0x5030b875) - val: 0x5030b875
[  +0.000006] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x7c0242b4) - fixed_map[16].phys: 0x7c020000, fixed_map[16].maps: 0xd0000, fixed_map[16].size: 0x10000, ofs: 0x42b4, return:0xd42b4
[  +0.000009] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd42b4, 0x10000000, 0x10000000)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd42b4)->val: 0x88800404
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x88800404
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd42b4, 0x98800404)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x98800404, 0xd2fd42b4) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd42b4, 0x98800404) - val: 0x98800404
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4298, 0x0, 0xf00)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4298)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4298, 0xf00)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xf00, 0xd2fd4298) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4298, 0xf00) - val: 0xf00
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd429c, 0x0, 0x7f00)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd429c)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd429c, 0x7f00)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x7f00, 0xd2fd429c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd429c, 0x7f00) - val: 0x7f00
[  +0.000004] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0x54000120, 0x2)
[  +0.000005] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x54000120) - fixed_map[11].phys: 0x54000000, fixed_map[11].maps: 0x2000, fixed_map[11].size: 0x1000, ofs: 0x120, return:0x2120
[  +0.000008] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x2120, 0x0, 0x2)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f02120)->val: 0xffff0000
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0xffff0000
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x2120, 0xffff0002)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xffff0002, 0xd2f02120) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x2120, 0xffff0002) - val: 0xffff0002
[  +0.000005] mt792x_dma.c - mt792x_dma_enable - mt76_connac_irq_enable(mt76_dev , 0x2847fff5)
[  +0.000004] mt76_mmio.c - mt76_set_irq_mask
[  +0.000009] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0xd41f4, 0x1)
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd41f4, 0x0, 0x1)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd41f4)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd41f4, 0x1)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1, 0xd2fd41f4) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd41f4, 0x1) - val: 0x1
[  +0.000005] pci.c - mt7902_pci_probe mt7902_dma_init->ret: 0
[  +0.000004] init.c - mt7902_register_device(struct mt792x_dev *dev)
[  +0.000006] mt792x_acpi_sar.c - mt792x_init_acpi_sar
[  +0.000015] mt792x_dma.c - mt792x_irq_tasklet(18446613523520430016)
[  +0.000007] mt792x_dma.c - mt792x_irq_tasklet - mt76_wr(dev, 0xd4204, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4204, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4204) - dev->mmio.regs: 0xd2f00000
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4200)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt792x_dma.c - mt792x_irq_tasklet - mt76_rr(dev, 0xd4200)->intr: 0x0
[  +0.000004] mt792x_dma.c - mt792x_irq_tasklet - mt76_wr(dev, 0xd4200, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4200, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4200) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_set_irq_mask
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4204, 0x2847fff5)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x2847fff5, 0xd2fd4204) - dev->mmio.regs: 0xd2f00000
[  +0.000014] mt792x_acpi_sar.c - mt792x_asar_acpi_read_mtcl
[  +0.000005] mt792x_acpi_sar.c - mt792x_acpi_read
[  +0.000021] mt792x_acpi_sar.c - mt792x_asar_acpi_read_mtds
[  +0.000004] mt792x_acpi_sar.c - mt792x_acpi_read
[  +0.000006] mt792x_acpi_sar.c - mt792x_asar_acpi_read_mtgs
[  +0.000003] mt792x_acpi_sar.c - mt792x_acpi_read
[  +0.000005] mt792x_acpi_sar.c - mt792x_asar_acpi_read_mtfg
[  +0.000004] mt792x_acpi_sar.c - mt792x_acpi_read
[  +0.000005] mt792x_core.c - mt792x_init_wcid
[  +0.000005] mt76_util.c - mt76_wcid_alloc(0x0, 14)
[  +0.000005] mt792x_core.c - mt792x_init_wcid - idx:0
[  +0.000005] mt792x_core.c - mt792x_init_wiphy
[  +0.000008] mt792x_core.c - mt792x_init_wiphy - ieee80211_hw_set
[  +0.000013] pci.c - mt7902_pci_probe mt7902_register_device->ret: 0
[  +0.001016] init.c - mt7902_init_work(struct work_struct *work)
[  +0.000003] init.c - mt7902_init_hardware(struct mt792x_dev *dev)
[  +0.000002] init.c - __mt7902_init_hardware(struct mt792x_dev *dev)
[  +0.000001] init.c - __mt7902_init_hardware - mt76_wr(dev, 0x41f23c, 0x0);
[  +0.000002] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x41f23c) - fixed_map[9].phys: 0x410000, fixed_map[9].maps: 0x90000, fixed_map[9].size: 0x10000, ofs: 0xf23c, return:0x9f23c
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x9f23c, 0x0)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2f9f23c) - dev->mmio.regs: 0xd2f00000
[  +0.000007] pci_mcu.c - mt7902e_mcu_init(struct mt792x_dev *dev)
[  +0.000001] pci_mcu.c - mt7902e_driver_own(struct mt792x_dev *dev)
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1806)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451806)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451806, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451806) - val: 0x18451806
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451806
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451806
[  +0.000002] pci_mcu.c - mt7902e_driver_own - mt7902_reg_map_l1(dev, 0x18060010)-> reg : 0x40010
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40010, 0x2)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0x2, 0xd2f40010) - dev->mmio.regs: 0xd2f00000
[  +0.000002] pci_mcu.c - mt7902e_driver_own - mt76_wr(dev, 0x40010, 0x2)
[  +0.000003] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0x40010, 0x1, 0x0, 500, 10)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40010)->val: 0x0
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000002] pci_mcu.c - mt7902e_mcu_init - mt7902e_driver_own(dev)->err: 0
[  +0.000001] pci_mcu.c - mt7902e_mcu_init - mt76_rmw_field(dev, 0x10194, 0x100, 1)
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x10194, 0x100, 0x100)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f10194)->val: 0xe0f
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0xe0f
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x10194, 0xf0f)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0xf0f, 0xd2f10194) - dev->mmio.regs: 0xd2f00000
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x10194, 0xf0f) - val: 0xf0f
[  +0.000002] mcu.c - mt7902_run_firmware(struct mt792x_dev *dev)
[  +0.000002] mcu.c - mt7902_run_firmware - chip_id : 0x7902
[  +0.000002] mt792x_core.c - mt792x_load_firmware - mt792x_patch_name : mediatek/WIFI_MT7922_patch_mcu_1_1_hdr.bin
[  +0.000003] mt76_connac_mcu - mt76_connac_mcu_patch_sem_ctrl(struct mt76_dev *dev, 1)
[  +0.000003] mt76_connac_mcu - mt76_connac_mcu_patch_sem_ctrl - op: 0x1
[  +0.000002] mt76_connac_mcu - mt76_connac_mcu_patch_sem_ctrl - mt76_mcu_send_msg(dev, 16, \x01, 4, 1)
[  +0.000002] mt76_mcu.c - mt76_mcu_send_and_get_msg(struct mt76_dev *dev, cmd:16, data:0xc05c7ccc, len:4, wait_resp:1, struct sk_buff **ret_skb) 
[  +0.000004] mt76_mcu.c - __mt76_mcu_msg_alloc(struct mt76_dev *dev, 0xc05c7ccc, 4, 4, gfp_t gfp)
[  +0.000003] mt76_mcu.c - __mt76_mcu_msg_alloc - len: 68
[  +0.000003] mt76_mcu.c - __mt76_mcu_msg_alloc - data: 0xc05c7ccc, data_len: 4
[  +0.000002] mt76_mcu.c - __mt76_mcu_msg_alloc - skb_put_data - data: 0xc05c7ccc, data_len: 4
[  +0.000002] mt76_mcu.c - __mt76_mcu_msg_alloc - data: 0xc05c7ccc, skb_queue_empty: 1
[  +0.000002] mt76_mcu.c - mt76_mcu_send_and_get_msg - mt76_mcu_skb_send_and_get_msg(dev, skb, 16, 1, ret_skb)
[  +0.000002] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg(struct mt76_dev *dev, struct sk_buff *skb, 16, 1, struct sk_buff **ret_skb)
[  +0.000003] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - mutex_lock - skb_queue_empty:1
[  +0.000002] pci_mcu.c - mt7902_mcu_send_message(struct mt76_dev *mdev, struct sk_buff *skb, 16, 0=)
[  +0.000004] mt76_connac_mcu - mt76_connac2_mcu_fill_message(struct mt76_dev *dev, struct sk_buff *skb, 16, 0=)
[  +0.000003] mt76_connac_mcu - mt76_connac2_mcu_fill_message - seq: 0x1
[  +0.000002] mt76_connac_mcu - mt76_connac2_mcu_fill_message - seq: 0x1
[  +0.000001] mt76_connac_mcu - mt76_connac2_mcu_fill_message - txd_len:64
[  +0.000002] mt76_connac_mcu - mt76_connac2_mcu_fill_message - seq: 0x1, wait_seq:0xc05c7c44
[  +0.000002] pci_mcu.c - mt7902_mcu_send_message - mt76_connac2_mcu_fill_message->ret: 0
[  +0.000001] pci_mcu.c - mt7902_mcu_send_message - tx_queue_skb_raw(mdev, mdev->q_mcu[0], skb, 0)
[  +0.000002] mt76_dma.c - mt76_dma_tx_queue_skb_raw(struct mt76_dev *dev, struct mt76_queue *q, struct sk_buff *skb, 0x0)
[  +0.000003] mt76_dma.c - mt76_dma_tx_queue_skb_raw - q-> (queued:0, ndesc:256), skb_queue_empty:1
[  +0.000002] mt76_dma.c - mt76_dma_tx_queue_skb_raw - dma_map_single(dev->dma_dev, 0x8d3cfc00, 68=0x44, 0x1)
[  +0.000006] mt76_dma.c - mt76_dma_tx_queue_skb_raw - unlikely(dma_mapping_error(dev->dma_dev, 0xff9ffc00))-> 0
[  +0.000003] mt76_dma.c - mt76_dma_tx_queue_skb_raw - dma_add_buf(dev, 0x58f3c0e8, &buf, 1, 0x0, skb, NULL)
[  +0.000003] mt76_dma.c - mt76_dma_add_buf - idx:0, next:0x1, buf0:0xff9ffc00, buf1:0x0
[  +0.000003] mt76_dma.c - mt76_dma_add_buf - buf->  addr:0xff9ffc00, len:0x44
[  +0.000002] mt76_dma.c - mt76_dma_add_buf - idx:0
[  +0.000002] mt76_dma.c - mt76_dma_tx_queue_skb_raw - dma_kick_queue(dev, 0x58f3c0e8)
[  +0.000002] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000003] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x1);
[  +0.000003] mt76_dma.c - mt76_dma_tx_queue_skb_raw - skb_queue_empty:1
[  +0.000002] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - mcu_skb_send_msg->ret:0, skb_queue_empty:1, seq:0xc05c7c44
[  +0.000002] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - expires:4295434116
[  +0.000002] mt76_mcu.c - mt76_mcu_get_response(struct mt76_dev *dev, 4295434116)
[  +0.000003] mt76_mcu.c - mt76_mcu_get_response - timeout: 3000 - jiffies: 4295431116, skb_queue_empty: 1, - test_bit: 0, MT76_MCU_RESET: 0x9- phy.state: 0xea5a1fd8 
[  +3.059401] mt76_mcu.c - mt76_mcu_get_response - timeout: 18446744073709551556 - jiffies: 4295434176, skb_queue_empty: 1, - test_bit: 0, MT76_MCU_RESET: 0x9- phy.state: 0xea5a1fd8 
[  +0.000019] mt76_mcu.c - mt76_mcu_get_response - jiffies: 4295434176, skb_dequeue - phy.state: 0xea5a1fd8
[  +0.000006] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - skb:0
[  +0.000004] mcu.c - mt7902_mcu_parse_response(struct mt76_dev *mdev, 16, struct sk_buff *skb, 1)
[  +0.000009] mt7902e 0000:03:00.0: Message 00000010 (seq 1) timeout
[  +0.000013] mt792x_mac.c - mt792x_reset(struct mt76_dev *mdev)
[  +0.000003] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - dev->mcu_ops->mcu_parse_response(dev, 16, skb, 1)->ret: -110
[  +0.000006] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - mutex_unlock
[  +0.000004] mt76_connac_mcu - mt76_connac2_load_patch(struct mt76_dev *dev, mediatek/WIFI_MT7922_patch_mcu_1_1_hdr.bin) - mt76_connac_mcu_patch_sem_ctrl->sem -110
[  +0.000007] mt7902e 0000:03:00.0: Failed to get patch semaphore
[  +0.000007] mt792x_core.c - mt792x_load_firmware - mt76_connac2_load_patch->ret : -11
[  +0.000004] mcu.c - mt7902_run_firmware - mt792x_load_firmware(dev)->err : -11
[  +0.000005] pci_mcu.c - mt7902e_mcu_init - mt7902_run_firmware err : -11
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 0)
[  +0.000013] init.c - __mt7902_init_hardware mt792x_mcu_init(dev)->ret : -11
[  +0.000004] pci.c - mt7902e_init_reset(struct mt792x_dev *dev)
[  +0.000004] mt792x_dma.c - mt792x_wpdma_reset
[  +0.000003] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000003] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000003] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup_idx(struct mt76_dev *dev, struct mt76_queue *q, 0, struct mt76_queue_entry *prev_e)
[  +0.000015] mt76_tx.c - mt76_queue_tx_complete
[  +0.000004] mt76_connac_mac - mt76_connac_tx_complete_skb
[  +0.000009] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffe17000, q->desc_dma: 0xffe17000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x100, q->ndesc: 0x100);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x1, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffe18000, q->desc_dma: 0xffe18000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x80, q->ndesc: 0x80);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000007] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000007] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdef000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdee000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdee800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffded000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffded800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbce000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbce800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbcf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbcf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe49000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe49800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe47000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe47800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe46000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe46800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe45000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe45800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc75800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc76000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdb4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdb4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbcd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbcd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe63000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe63800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe62000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe62800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe61000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe61800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000018] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe59800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff26000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd58000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd5c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd5f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff21000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcc7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcc7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcc9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffccd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000028] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc45800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdf8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcb9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb98800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000021] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd35000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd32800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff27800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdbc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff19000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcec000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd24000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000018] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffba8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe22800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe26800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdfb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000021] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe89800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffae000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff29000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbde800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff23800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc28800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000013] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffddb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff44000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff46000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd88800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe94000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000007] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe83800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000007] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe84800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe85800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe52000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe51800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe50800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb90000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb90800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb91000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb91800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb92000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc55000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc55800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc56000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc57000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc57800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdce000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdce800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb95000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff67000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbef000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc10000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc10800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbba000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbba800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcfa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcfa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe40000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe40800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe41000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe41800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe42000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe42800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc18000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc18800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc19000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc19800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc20000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc20800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc21000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc21800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc22000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc22800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffce000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffce800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd39000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd39800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff30000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff30800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff32000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff32800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff33000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff33800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff34000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff34800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff35000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff35800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff36000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff36800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff37000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff37800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff38000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff38800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffba9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffba9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbae000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbae800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc15000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc15800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc16000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc16800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000009] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc17000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc17800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000032] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc91000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc91800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff50800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe53000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc70800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcde000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcde800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff40000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff40800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff41000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff41800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff42000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff42800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff39000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff39800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff09800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffe6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffe6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb93000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb93800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff10000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff10800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe07000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe07800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe06800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe04000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe04800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff70800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff75800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff76000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff78800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff79800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc84000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc84800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdbb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdbb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb79800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb78800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb76000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb75800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffceb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffceb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcea000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcea800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd47000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd47800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc90000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc90800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb60000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb60800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb61000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb61800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb62000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb62800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb63000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb63800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb66000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff51800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff52000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff53000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff55000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff55800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff56000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000009] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff57000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff57800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] systemd-journald[415]: /dev/kmsg buffer overrun, some messages lost. (Dropped 2237 similar message(s))
[  +0.000001] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] systemd-journald[415]: /dev/kmsg buffer overrun, some messages lost.
[  +0.000001] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000001] systemd-journald[415]: /dev/kmsg buffer overrun, some messages lost.
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffef9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffef9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff80000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff80800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff81000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff81800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff82000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff82800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff04000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff04800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff06800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff07000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff07800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff08000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe28000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe28800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe29000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe29800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff15000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff15800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff16000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff16800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff17000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff17800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff98000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff98800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe09800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe08000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdba000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdba800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd66000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd67000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd27000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd27800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe10000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe10800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc80000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc80800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc81000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc81800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc82000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc82800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc83000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc83800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe30000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe30800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc34000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc34800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffbd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffbd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000039] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000009] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfface000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfface800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffada000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffada800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffade000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffade800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaea000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaea800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaeb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaeb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaec000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaec800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaed000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaed800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaee000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaee800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaef000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa80000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa80800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa81000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa81800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa82000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa82800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa83000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa83800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa84000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa84800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa85000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa85800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa88000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa88800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa89000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa89800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa90000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa90800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa91000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa91800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa92000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa93000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa93800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa94000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa94800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa95000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa98000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa98800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaae000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaae800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaba000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaba800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa40000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa40800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa41000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa41800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa42000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa42800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa43000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa43800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa44000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa44800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa45000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa45800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa46000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa46800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa47000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa47800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa49000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa49800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa50800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa51800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa52000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000010] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa53000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa55000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa55800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa56000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa57000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa57800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa58000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa58800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa59000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa59800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa60000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa60800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa61000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa61800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa62000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa62800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa63000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa63800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa66000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa67000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa70800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa75800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa76000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa78800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa79800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa04000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa04800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa06800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa07000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa07800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa08000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa09800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa10000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa10800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa15000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa15800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa16000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa16800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa17000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa17800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa18000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa18800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa19000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa19800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa20000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa20800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa21000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa21800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa22000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa22800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa23000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa23800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa24000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa24800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa25000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa25800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa26000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa26800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa27000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa27800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa28000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa28800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa29000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa29800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa30000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa30800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa32000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa32800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa33000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa33800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa34000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa34800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa35000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa35800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa36000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa36800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa37000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa37800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa38000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa38800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa39000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa39800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt792x_dma.c - mt792x_wfsys_reset
[  +0.000002] mt792x_dma.c - mt792x_wfsys_reset - mt76_clear(dev, 0x18000140, 0x1)
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000010] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451806
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x18451806
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000003] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x40140, 0x1, 0x0)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x11
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x11
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40140, 0x10)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x10, 0xd2f40140) - dev->mmio.regs: 0xd2f00000
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x40140, 0x10) - val: 0x10
[  +0.051067] mt792x_dma.c - mt792x_wfsys_reset - mt76_set(dev, 0x18000140, 0x1)
[  +0.000017] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000009] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x40140, 0x0, 0x1)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40140, 0x1)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1, 0xd2f40140) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x40140, 0x1) - val: 0x1
[  +0.000005] mt792x_dma.c - mt792x_wfsys_reset - __mt76_poll_msec(&dev->mt76, 0x18000140, 0x10, 0x10, 500)
[  +0.000006] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0x18000140, 0x10, 0x10, 500, 10)
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x1
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x1
[  +0.015958] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000017] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x11
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x11
[  +0.000005] mt792x_dma.c - mt792x_dma_reset
[  +0.000003] mt792x_dma.c - mt792x_dma_disable
[  +0.000004] mt792x_dma.c - mt792x_dma_disable - 	mt76_clear(dev, 0xd4208, 0x18208005)
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4208, 0x18208005, 0x0)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x1010b870
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x1010b870
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4208, 0x103870)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x103870, 0xd2fd4208) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4208, 0x103870) - val: 0x103870
[  +0.000004] mt792x_dma.c - mt792x_dma_disable - mt76_poll_msec_tick(dev, 0xd4208, 0xa, 0x0, 0x64, 0x1)
[  +0.000006] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0xd4208, 0xa, 0x0, 100, 1)
[  +0.000008] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x103870
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x103870
[  +0.000004] mt792x_dma.c - mt792x_dma_disable - mt76_clear(dev, 0xd42b0, 0x40)
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd42b0, 0x40, 0x0)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd42b0)->val: 0x28c004df
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x28c004df
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd42b0, 0x28c0049f)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x28c0049f, 0xd2fd42b0) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd42b0, 0x28c0049f) - val: 0x28c0049f
[  +0.000004] mt792x_dma.c - mt792x_dma_disable - mt76_set(dev, 0x7c026004, 0x10000000)
[  +0.000005] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x7c026004) - fixed_map[16].phys: 0x7c020000, fixed_map[16].maps: 0xd0000, fixed_map[16].size: 0x10000, ofs: 0x6004, return:0xd6004
[  +0.000009] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd6004, 0x0, 0x10000000)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd6004)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd6004, 0x10000000)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x10000000, 0xd2fd6004) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd6004, 0x10000000) - val: 0x10000000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4100, 0x30, 0x0)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4100)->val: 0x30
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x30
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4100, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4100) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4100, 0x0) - val: 0x0
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4100, 0x0, 0x30)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4100)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4100, 0x30)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x30, 0xd2fd4100) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4100, 0x30) - val: 0x30
[  +0.000005] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000010] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x800);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000005] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000008] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - mt76_dma_queue_reset
[  +0.000004] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffe17000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x100);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000004] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffe18000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x80);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000009] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000005] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffb40000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x600);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000005] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffe19000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x8);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_queue_reset
[  +0.000003] mt76_dma.c - __mt76_dma_queue_reset
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, cpu_idx: 0x0, 0);
[  +0.000006] mt76_dma.c - __mt76_dma_queue_reset - Q_WRITE(q, dma_idx: 0x0, 0);
[  +0.000036] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0x0, q->desc_dma: 0xffb4e000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x200);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000006] mt76_tx.c - mt76_tx_status_check
[  +0.000003] mt76_tx.c - mt76_tx_status_lock
[  +0.000004] mt76_tx.c - mt76_tx_status_unlock
[  +0.000004] mt792x_dma.c - mt792x_dma_enable
[  +0.000003] mt792x_dma.c - mt792x_dma_prefetch
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4680, 0x4)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x4, 0xd2fd4680) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4680, 0x4
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4684, 0x400004)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x400004, 0xd2fd4684) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4684, 0x400004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4688, 0x800004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x800004, 0xd2fd4688) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4688, 0x800004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd468c, 0xc00004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xc00004, 0xd2fd468c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd468c, 0xc00004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4600, 0x1000004)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x1000004, 0xd2fd4600) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4600, 0x1000004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4604, 0x1400004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1400004, 0xd2fd4604) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4604, 0x1400004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4608, 0x1800004)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x1800004, 0xd2fd4608) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt792x_dma.c - mt76_wr(dev, 0xd4608, 0x1800004
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd460c, 0x1c00004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1c00004, 0xd2fd460c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd460c, 0x1c00004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4610, 0x2000004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x2000004, 0xd2fd4610) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4610, 0x2000004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4614, 0x2400004)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x2400004, 0xd2fd4614) - dev->mmio.regs: 0xd2f00000
[  +0.000004] mt792x_dma.c - mt76_wr(dev, 0xd4614, 0x2400004
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4618, 0x2800004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x2800004, 0xd2fd4618) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4618, 0x2800004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd463c, 0x2c00004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x2c00004, 0xd2fd463c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd463c, 0x2c00004
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4640, 0x3000004)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x3000004, 0xd2fd4640) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt76_wr(dev, 0xd4640, 0x3000004
[  +0.000004] mt792x_dma.c - mt792x_dma_enable - mt76_wr(dev, 0xd420c, 0xffffffff)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd420c, 0xffffffff)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xffffffff, 0xd2fd420c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4280, 0xffffffff)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xffffffff, 0xd2fd4280) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt792x_dma_enable - mt76_wr(dev, 0xd42f0, 0x0)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd42f0, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd42f0) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0xd4208, 0x5020b870)
[  +0.000004] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4208, 0x0, 0x5020b870)
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x103870
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x103870
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4208, 0x5030b870)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x5030b870, 0xd2fd4208) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4208, 0x5030b870) - val: 0x5030b870
[  +0.000004] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0xd4208, 0x5)
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4208, 0x0, 0x5)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4208)->val: 0x5030b870
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x5030b870
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4208, 0x5030b875)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x5030b875, 0xd2fd4208) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4208, 0x5030b875) - val: 0x5030b875
[  +0.000005] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x7c0242b4) - fixed_map[16].phys: 0x7c020000, fixed_map[16].maps: 0xd0000, fixed_map[16].size: 0x10000, ofs: 0x42b4, return:0xd42b4
[  +0.000008] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd42b4, 0x10000000, 0x10000000)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd42b4)->val: 0x88800404
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x88800404
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd42b4, 0x98800404)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x98800404, 0xd2fd42b4) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd42b4, 0x98800404) - val: 0x98800404
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd4298, 0x0, 0xf00)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4298)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4298, 0xf00)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0xf00, 0xd2fd4298) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd4298, 0xf00) - val: 0xf00
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd429c, 0x0, 0x7f00)
[  +0.000006] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd429c)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd429c, 0x7f00)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x7f00, 0xd2fd429c) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd429c, 0x7f00) - val: 0x7f00
[  +0.000005] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0x54000120, 0x2)
[  +0.000004] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x54000120) - fixed_map[11].phys: 0x54000000, fixed_map[11].maps: 0x2000, fixed_map[11].size: 0x1000, ofs: 0x120, return:0x2120
[  +0.000009] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x2120, 0x0, 0x2)
[  +0.000008] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f02120)->val: 0xffff0000
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0xffff0000
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x2120, 0xffff0002)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0xffff0002, 0xd2f02120) - dev->mmio.regs: 0xd2f00000
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x2120, 0xffff0002) - val: 0xffff0002
[  +0.000006] mt792x_dma.c - mt792x_dma_enable - mt76_connac_irq_enable(mt76_dev , 0x2847fff5)
[  +0.000006] mt76_mmio.c - mt76_set_irq_mask
[  +0.000008] mt792x_dma.c - mt792x_dma_enable - mt76_set(dev, 0xd41f4, 0x1)
[  +0.000006] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xd41f4, 0x0, 0x1)
[  +0.000008] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd41f4)->val: 0x0
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd41f4, 0x1)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x1, 0xd2fd41f4) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xd41f4, 0x1) - val: 0x1
[  +0.000005] mt76_dma.c - mt76_dma_rx_reset(struct mt76_dev *dev, enum mt76_rxq_id qid)
[  +0.000007] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt792x_dma.c - mt792x_irq_tasklet(18446613523520430016)
[  +0.000005] mt792x_dma.c - mt792x_irq_tasklet - mt76_wr(dev, 0xd4204, 0x0)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4204, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4204) - dev->mmio.regs: 0xd2f00000
[  +0.000007] mt76_mmio.c - mt76_mmio_rr - readl(0xd2fd4200)->val: 0x0
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000003] mt792x_dma.c - mt792x_irq_tasklet - mt76_rr(dev, 0xd4200)->intr: 0x0
[  +0.000005] mt792x_dma.c - mt792x_irq_tasklet - mt76_wr(dev, 0xd4200, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4200, 0x0)
[  +0.000004] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2fd4200) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_mmio.c - mt76_set_irq_mask
[  +0.000003] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xd4204, 0x2847fff5)
[  +0.000005] mt76_mmio.c - mt76_mmio_wr - writel(0x2847fff5, 0xd2fd4204) - dev->mmio.regs: 0xd2f00000
[  +0.000005] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:1)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb40000, q->desc_dma: 0xffb40000);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x600, q->ndesc: 0x600);
[  +0.000008] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000789] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x5ff);
[  +0.000003] mt76_dma.c - mt76_dma_rx_reset(struct mt76_dev *dev, enum mt76_rxq_id qid)
[  +0.000002] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000002] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:1)
[  +0.000002] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffe19000, q->desc_dma: 0xffe19000);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x8, q->ndesc: 0x8);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000002] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x7);
[  +0.000002] mt76_dma.c - mt76_dma_rx_reset(struct mt76_dev *dev, enum mt76_rxq_id qid)
[  +0.000003] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000002] mt76_dma.c - mt76_dma_wed_setup(struct mt76_dev *dev, struct mt76_queue *q, bool reset:1)
[  +0.000002] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000003] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb4e000, q->desc_dma: 0xffb4e000);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x200, q->ndesc: 0x200);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000260] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000008] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x1ff);
[  +0.000004] init.c - __mt7902_init_hardware(struct mt792x_dev *dev)
[  +0.000002] init.c - __mt7902_init_hardware - mt76_wr(dev, 0x41f23c, 0x0);
[  +0.000002] pci.c - __mt7902_reg_addr(struct mt792x_dev *dev, 0x41f23c) - fixed_map[9].phys: 0x410000, fixed_map[9].maps: 0x90000, fixed_map[9].size: 0x10000, ofs: 0xf23c, return:0x9f23c
[  +0.000004] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x9f23c, 0x0)
[  +0.000003] mt76_mmio.c - mt76_mmio_wr - writel(0x0, 0xd2f9f23c) - dev->mmio.regs: 0xd2f00000
[  +0.000003] pci_mcu.c - mt7902e_mcu_init(struct mt792x_dev *dev)
[  +0.000002] pci_mcu.c - mt7902e_driver_own(struct mt792x_dev *dev)
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1806)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451806)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451806, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451806) - val: 0x18451806
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451806
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451806
[  +0.000002] pci_mcu.c - mt7902e_driver_own - mt7902_reg_map_l1(dev, 0x18060010)-> reg : 0x40010
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40010, 0x2)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x2, 0xd2f40010) - dev->mmio.regs: 0xd2f00000
[  +0.000003] pci_mcu.c - mt7902e_driver_own - mt76_wr(dev, 0x40010, 0x2)
[  +0.000002] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0x40010, 0x1, 0x0, 500, 10)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40010)->val: 0x0
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000002] pci_mcu.c - mt7902e_mcu_init - mt7902e_driver_own(dev)->err: 0
[  +0.000002] pci_mcu.c - mt7902e_mcu_init - mt76_rmw_field(dev, 0x10194, 0x100, 1)
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x10194, 0x100, 0x100)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f10194)->val: 0xe0f
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0xe0f
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x10194, 0xf0f)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0xf0f, 0xd2f10194) - dev->mmio.regs: 0xd2f00000
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x10194, 0xf0f) - val: 0xf0f
[  +0.000003] mcu.c - mt7902_run_firmware(struct mt792x_dev *dev)
[  +0.000002] mcu.c - mt7902_run_firmware - chip_id : 0x7902
[  +0.000002] mt792x_core.c - mt792x_load_firmware - mt792x_patch_name : mediatek/WIFI_MT7922_patch_mcu_1_1_hdr.bin
[  +0.000002] mt76_connac_mcu - mt76_connac_mcu_patch_sem_ctrl(struct mt76_dev *dev, 1)
[  +0.000003] mt76_connac_mcu - mt76_connac_mcu_patch_sem_ctrl - op: 0x1
[  +0.000002] mt76_connac_mcu - mt76_connac_mcu_patch_sem_ctrl - mt76_mcu_send_msg(dev, 16, \x01, 4, 1)
[  +0.000002] mt76_mcu.c - mt76_mcu_send_and_get_msg(struct mt76_dev *dev, cmd:16, data:0xc05c7ccc, len:4, wait_resp:1, struct sk_buff **ret_skb) 
[  +0.000004] mt76_mcu.c - __mt76_mcu_msg_alloc(struct mt76_dev *dev, 0xc05c7ccc, 4, 4, gfp_t gfp)
[  +0.000002] mt76_mcu.c - __mt76_mcu_msg_alloc - len: 68
[  +0.000012] mt76_mcu.c - __mt76_mcu_msg_alloc - data: 0xc05c7ccc, data_len: 4
[  +0.000002] mt76_mcu.c - __mt76_mcu_msg_alloc - skb_put_data - data: 0xc05c7ccc, data_len: 4
[  +0.000002] mt76_mcu.c - __mt76_mcu_msg_alloc - data: 0xc05c7ccc, skb_queue_empty: 1
[  +0.000003] mt76_mcu.c - mt76_mcu_send_and_get_msg - mt76_mcu_skb_send_and_get_msg(dev, skb, 16, 1, ret_skb)
[  +0.000002] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg(struct mt76_dev *dev, struct sk_buff *skb, 16, 1, struct sk_buff **ret_skb)
[  +0.000003] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - mutex_lock - skb_queue_empty:1
[  +0.000002] pci_mcu.c - mt7902_mcu_send_message(struct mt76_dev *mdev, struct sk_buff *skb, 16, 0=)
[  +0.000002] mt76_connac_mcu - mt76_connac2_mcu_fill_message(struct mt76_dev *dev, struct sk_buff *skb, 16, 0=)
[  +0.000003] mt76_connac_mcu - mt76_connac2_mcu_fill_message - seq: 0x2
[  +0.000002] mt76_connac_mcu - mt76_connac2_mcu_fill_message - seq: 0x2
[  +0.000002] mt76_connac_mcu - mt76_connac2_mcu_fill_message - txd_len:64
[  +0.000002] mt76_connac_mcu - mt76_connac2_mcu_fill_message - seq: 0x2, wait_seq:0xc05c7c44
[  +0.000002] pci_mcu.c - mt7902_mcu_send_message - mt76_connac2_mcu_fill_message->ret: 0
[  +0.000002] pci_mcu.c - mt7902_mcu_send_message - tx_queue_skb_raw(mdev, mdev->q_mcu[0], skb, 0)
[  +0.000002] mt76_dma.c - mt76_dma_tx_queue_skb_raw(struct mt76_dev *dev, struct mt76_queue *q, struct sk_buff *skb, 0x0)
[  +0.000002] mt76_dma.c - mt76_dma_tx_queue_skb_raw - q-> (queued:0, ndesc:256), skb_queue_empty:1
[  +0.000003] mt76_dma.c - mt76_dma_tx_queue_skb_raw - dma_map_single(dev->dma_dev, 0x8d3cfc00, 68=0x44, 0x1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_queue_skb_raw - unlikely(dma_mapping_error(dev->dma_dev, 0xff9edc00))-> 0
[  +0.000002] mt76_dma.c - mt76_dma_tx_queue_skb_raw - dma_add_buf(dev, 0x58f3c0e8, &buf, 1, 0x0, skb, NULL)
[  +0.000003] mt76_dma.c - mt76_dma_add_buf - idx:0, next:0x1, buf0:0xff9edc00, buf1:0x0
[  +0.000002] mt76_dma.c - mt76_dma_add_buf - buf->  addr:0xff9edc00, len:0x44
[  +0.000003] mt76_dma.c - mt76_dma_add_buf - idx:0
[  +0.000001] mt76_dma.c - mt76_dma_tx_queue_skb_raw - dma_kick_queue(dev, 0x58f3c0e8)
[  +0.000002] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x1);
[  +0.000003] mt76_dma.c - mt76_dma_tx_queue_skb_raw - skb_queue_empty:1
[  +0.000001] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - mcu_skb_send_msg->ret:0, skb_queue_empty:1, seq:0xc05c7c44
[  +0.000003] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - expires:4295437253
[  +0.000002] mt76_mcu.c - mt76_mcu_get_response(struct mt76_dev *dev, 4295437253)
[  +0.000002] mt76_mcu.c - mt76_mcu_get_response - timeout: 3000 - jiffies: 4295434253, skb_queue_empty: 1, - test_bit: 0, MT76_MCU_RESET: 0x9- phy.state: 0xea5a1fd8 
[  +3.058095] mt76_mcu.c - mt76_mcu_get_response - timeout: 18446744073709551557 - jiffies: 4295437312, skb_queue_empty: 1, - test_bit: 0, MT76_MCU_RESET: 0x9- phy.state: 0xea5a1fd8 
[  +0.000020] mt76_mcu.c - mt76_mcu_get_response - jiffies: 4295437312, skb_dequeue - phy.state: 0xea5a1fd8
[  +0.000007] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - skb:0
[  +0.000005] mcu.c - mt7902_mcu_parse_response(struct mt76_dev *mdev, 16, struct sk_buff *skb, 2)
[  +0.000009] mt7902e 0000:03:00.0: Message 00000010 (seq 2) timeout
[  +0.000013] mt792x_mac.c - mt792x_reset(struct mt76_dev *mdev)
[  +0.000004] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - dev->mcu_ops->mcu_parse_response(dev, 16, skb, 2)->ret: -110
[  +0.000007] mt76_mcu.c - mt76_mcu_skb_send_and_get_msg - mutex_unlock
[  +0.000005] mt76_connac_mcu - mt76_connac2_load_patch(struct mt76_dev *dev, mediatek/WIFI_MT7922_patch_mcu_1_1_hdr.bin) - mt76_connac_mcu_patch_sem_ctrl->sem -110
[  +0.000007] mt7902e 0000:03:00.0: Failed to get patch semaphore
[  +0.000007] mt792x_core.c - mt792x_load_firmware - mt76_connac2_load_patch->ret : -11
[  +0.000003] mcu.c - mt7902_run_firmware - mt792x_load_firmware(dev)->err : -11
[  +0.000005] pci_mcu.c - mt7902e_mcu_init - mt7902_run_firmware err : -11
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 0)
[  +0.000007] init.c - __mt7902_init_hardware mt792x_mcu_init(dev)->ret : -11
[  +0.000004] pci.c - mt7902e_init_reset(struct mt792x_dev *dev)
[  +0.000003] mt792x_dma.c - mt792x_wpdma_reset
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000244] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000003] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000003] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffb50000, q->desc_dma: 0xffb50000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x800, q->ndesc: 0x800);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup_idx(struct mt76_dev *dev, struct mt76_queue *q, 0, struct mt76_queue_entry *prev_e)
[  +0.000010] mt76_tx.c - mt76_queue_tx_complete
[  +0.000004] mt76_connac_mac - mt76_connac_tx_complete_skb
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffe17000, q->desc_dma: 0xffe17000);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x100, q->ndesc: 0x100);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000004] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x1, q->head: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_tx_cleanup(struct mt76_dev *dev, struct mt76_queue *q, 1)
[  +0.000004] mt76_dma.c - mt76_dma_sync_idx(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000005] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, desc_base: 0xffe18000, q->desc_dma: 0xffe18000);
[  +0.000007] mt76_dma.c - mt76_dma_sync_idx - Q_WRITE(q, ring_size: 0x80, q->ndesc: 0x80);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - Q_READ(q, dma_idx: 0x0);
[  +0.000006] mt76_dma.c - mt76_dma_sync_idx - q->(head: 0x0, tail: 0x0)
[  +0.000003] mt76_dma.c - mt76_dma_kick_queue(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000006] mt76_dma.c - mt76_dma_kick_queue - Q_WRITE(q, cpu_idx: 0x0, q->head: 0x0);
[  +0.000004] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000007] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe1a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe1a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe1b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff1b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffecb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffecb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe5f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe60000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe60800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe61000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe61800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe62000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe62800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe63000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe63800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000006] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbe5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbcd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbcd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdb4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdb4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000714] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdf5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000022] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdf9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000010] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdfb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdfe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc3f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000013] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000015] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000015] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000015] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe25000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe22800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000013] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffba8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000015] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000013] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd26800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd23000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000015] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000013] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcee800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc2d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000012] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000015] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa0f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa15000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa18000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000018] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000019] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa21800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa25800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa28800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa2e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000284] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa35000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000021] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa38800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe83800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000017] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa59000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa5c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000023] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa60800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa63000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000014] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000020] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000026] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000016] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000008] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000009] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000042] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa78800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa79800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffed9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc28000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc28800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc29000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc29800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc23000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc23800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc52000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc53000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc92000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc93000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc93800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc94000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc94800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc95000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd50800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd51800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd52000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffddb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffddb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffddc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffddc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff43000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff43800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff44000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff44800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff45000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff45800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff46000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff46800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff47000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff47800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff49000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff49800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb8b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc0e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd85000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd85800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd88000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd88800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe92000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe93000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe93800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe94000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe94800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe95000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa40000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa40800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa41000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa41800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa42000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa42800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa43000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa43800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa44000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa44800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa45000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa45800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa46000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa46800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa47000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa47800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa49000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa49800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa4a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9ff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9ff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeec000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeec800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd55000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd55800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffe5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffe5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc50800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc51800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe88000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe88800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe89000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe89800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe8d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb6f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb6f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb70800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffaf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffaf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffae000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffae800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffda1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc37000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc37800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc38000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc38800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff29000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff29800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd1f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd20000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd20800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd21000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd21800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbdd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbde000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbde800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff23000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff23800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000038] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd7c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa80000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa80800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa81000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa81800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa82000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000011] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa82800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa83000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa83800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa84000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa84800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa85000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa85800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa88000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa88800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa89000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa89800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa8f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa90000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa90800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa91000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa91800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa92000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa93000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa93800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa94000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa94800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa95000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa98000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa98800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaa9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaae000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaae800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaaf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffab9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaba000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaba800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffabd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc81000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc81800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc82000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc82800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc83000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc83800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe30000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe30800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc34000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc34800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffbd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffbd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffeff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffad9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffada000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffada800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffade000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffade800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffadf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffae9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaea000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaea800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaeb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaeb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaec000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaec800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaed000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaed800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaee000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaee800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaef000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaf9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffafd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffef9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffef9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffefd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff7f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff80000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff80800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff81000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff81800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff82000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff82800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff04000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff04800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff06800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff07000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff07800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff08000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe28000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe28800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe29000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe29800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe2c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff15000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff15800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff16000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff16800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff17000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff17800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff98000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff98800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffa7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe09800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe08000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe08800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdba000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdba800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd66000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd67000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbfc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd27000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd27800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000011] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe10000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe10800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe11000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe11800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc80000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc80800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff79800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc84000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc84800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdbb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdbb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb7a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb79000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb79800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb78800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb76000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb75800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffceb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffceb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcea000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcea800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd48000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd48800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd47000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd47800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbff000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbff800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc90000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc90800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb5f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb60000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb60800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb61000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb61800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb62000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb62800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb63000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb63800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb66000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb66800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff51000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff51800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff52000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff52800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff53000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff55000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff55800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff56000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff57000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff57800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffdc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd99000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd99800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd2b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc87000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc87800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000025] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc86000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc86800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb04000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb04800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb06800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_rx_cleanup(struct mt76_dev *dev, struct mt76_queue *q)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffa3f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfface000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfface800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffacb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffaca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffac0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe02000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe02800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff39000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff39800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffb2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffc9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff09000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff09800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd00000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd00800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffe6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffe6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb93000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb93800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff0f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff10000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff10800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe07000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe07800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe06000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe06800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe05000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe05800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe04000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe04800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe03000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe03800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe0a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc01000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc01800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff6f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff70800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff72000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff72800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff74000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff74800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff75000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff75800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff76000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff76800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff77000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff77800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff78000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff78800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000009] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffba9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffba9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbae000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbae800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbaf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbb6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc15000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc15800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc16000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc16800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc17000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc17800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc91000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc91800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff50000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff50800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc14000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc14800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc13000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc13800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc12000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc12800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff96000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff96800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff97000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff97800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe53000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe53800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc6f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc70000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc70800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcde000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcde800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcdf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff3f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff40000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff40800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff41000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff41800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff42000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff42800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffce7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffca9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcaa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcaa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcab000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcab800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcac000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcac800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcad000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcad800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd65000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd65800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd64000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd64800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbda000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbda800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbd8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe3f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe40000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe40800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe41000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe41800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe42000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe42800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc18000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc18800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc19000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc19800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc1f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc20000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc20800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc21000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc21800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc22000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc22800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffce000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffce800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcf000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffcf800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfffd1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd39000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd39800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd3b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffcf6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffde7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd69000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd69800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6a000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6a800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6b000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6b800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffd6c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbc3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff2f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff30000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff30800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff31000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff31800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff32000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff32800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff33000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff33800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff34000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff34800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff35000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff35800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff36000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff36800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff37000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff37800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff38000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff38800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4d000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4d800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc4f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffea5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbf6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7c000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc7c800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9ee000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9ee800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9ef000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9ef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f0000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f0800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f1000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f1800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f2000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f2800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f3000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f3800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f5000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f5800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9f9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fa000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fa800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000013] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fe000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xff9fe800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffebc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc4000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc4800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb90000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb90800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb91000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb91800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb92000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb92800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc54000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc54800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc55000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc55800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc56000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc56800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc57000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffc57800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9e000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9e800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9f000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb9f800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbbd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec6000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec6800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec7000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec7800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffec8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc8000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc8800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000005] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdc9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdca000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdca800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcb000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcb800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcc000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcc800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcd000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdcd800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdce000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffdce800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb95000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb95800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb71000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffb71800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee9000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffee9800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff68000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff68800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff67000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xfff67800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000004] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbef000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000002] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffbef800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe73000, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt76_dma.c - mt76_dma_get_buf - else-> dma_sync_single_for_cpu(dev->dma_dev, e->dma_addr[0]: 0xffe73800, SKB_WITH_OVERHEAD(q->buf_size): 0x6c0, page_pool_get_dma_dir(q->page_pool): 2)
[  +0.000003] mt792x_dma.c - mt792x_wfsys_reset
[  +0.000002] mt792x_dma.c - mt792x_wfsys_reset - mt76_clear(dev, 0x18000140, 0x1)
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451806
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x18451806
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000003] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x40140, 0x1, 0x0)
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x11
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x11
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40140, 0x10)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x10, 0xd2f40140) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x40140, 0x10) - val: 0x10
[  +0.051736] mt792x_dma.c - mt792x_wfsys_reset - mt76_set(dev, 0x18000140, 0x1)
[  +0.000016] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000002] pci.c - __mt7902_reg_addr - mt7902_reg_map_l1(dev, 0x18000140)->0x18000140
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0x40140, 0x0, 0x1)
[  +0.000005] mt76_mmio.c - mt76_mmio_rr - readl(0xd2f40140)->val: 0x0
[  +0.000001] mt76_mmio.c - mt76_mmio_rr - val: 0x0
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0x40140, 0x1)
[  +0.000002] mt76_mmio.c - mt76_mmio_wr - writel(0x1, 0xd2f40140) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0x40140, 0x1) - val: 0x1
[  +0.000001] mt792x_dma.c - mt792x_wfsys_reset - __mt76_poll_msec(&dev->mt76, 0x18000140, 0x10, 0x10, 500)
[  +0.000002] mt76_util.c - ____mt76_poll_msec(struct mt76_dev *dev, 0x18000140, 0x10, 0x10, 500, 10)
[  +0.000003] mt76_mmio.c - mt76_mmio_rmw(struct mt76_dev *dev, 0xfe24c, 0xffff, 0x1800)
[  +0.000003] mt76_mmio.c - mt76_mmio_rr - readl(0xd2ffe24c)->val: 0x18451800
[  +0.000002] mt76_mmio.c - mt76_mmio_rr - val: 0x18451800
[  +0.000001] mt76_mmio.c - mt76_mmio_wr(struct mt76_dev *dev, 0xfe24c, 0x18451800)
[  +0.000001] mt76_mmio.c - mt76_mmio_wr - writel(0x18451800, 0xd2ffe24c) - dev->mmio.regs: 0xd2f00000
[  +0.000002] mt76_mmio.c - mt76_mmio_rmw - mt76_mmio_wr(dev, 0xfe24c, 0x18451800) - val: 0x18451800
[  +0.000004] mt76_mmio.c - mt76_mm