Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri May 22 15:17:32 2020
| Host         : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/interface_DAC8551_1/inst/sync_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/horloge_g_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.722    -2701.990                   1004                 7725        0.021        0.000                      0                 7725        7.020        0.000                       0                  2657  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.000}      16.000          62.500          
clk_fpga_1  {0.000 25.000}     50.000          20.000          
clk_fpga_2  {0.000 25.000}     50.000          20.000          
clk_fpga_3  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.568        0.000                      0                 5393        0.021        0.000                      0                 5393        7.020        0.000                       0                  2121  
clk_fpga_2         37.866        0.000                      0                 1968        0.103        0.000                      0                 1968       24.500        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0         -2.974     -246.306                     96                   96        0.152        0.000                      0                   96  
clk_fpga_0    clk_fpga_2         -3.722    -2335.239                    860                  860        0.056        0.000                      0                  860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.817        0.000                      0                   64        0.574        0.000                      0                   64  
**async_default**  clk_fpga_0         clk_fpga_2              -2.693     -120.445                     48                   48        0.246        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 0.608ns (5.847%)  route 9.791ns (94.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.628    13.372    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.491    18.684    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_reg/C
                         clock pessimism              0.130    18.813    
                         clock uncertainty           -0.243    18.571    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.631    17.940    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 0.608ns (5.847%)  route 9.791ns (94.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.628    13.372    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_bvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.491    18.684    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism              0.130    18.813    
                         clock uncertainty           -0.243    18.571    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.631    17.940    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 0.608ns (5.847%)  route 9.791ns (94.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.628    13.372    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.491    18.684    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.130    18.813    
                         clock uncertainty           -0.243    18.571    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.631    17.940    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/aw_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 0.608ns (5.849%)  route 9.787ns (94.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.624    13.368    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X15Y31         FDSE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/aw_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.491    18.684    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y31         FDSE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism              0.130    18.813    
                         clock uncertainty           -0.243    18.571    
    SLICE_X15Y31         FDSE (Setup_fdse_C_S)       -0.631    17.940    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 0.608ns (5.849%)  route 9.787ns (94.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.624    13.368    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X15Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.491    18.684    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_arready_reg/C
                         clock pessimism              0.130    18.813    
                         clock uncertainty           -0.243    18.571    
    SLICE_X15Y31         FDRE (Setup_fdre_C_R)       -0.631    17.940    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 0.608ns (5.849%)  route 9.787ns (94.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 18.684 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.624    13.368    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X15Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.491    18.684    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism              0.130    18.813    
                         clock uncertainty           -0.243    18.571    
    SLICE_X15Y31         FDRE (Setup_fdre_C_R)       -0.631    17.940    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.499ns  (logic 1.740ns (16.573%)  route 8.759ns (83.427%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.677 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.848     9.277    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.401 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[8]
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.131 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/O[3]
                         net (fo=2, routed)           0.954    11.085    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_4
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.306    11.391 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_5/O
                         net (fo=1, routed)           1.071    12.462    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_5_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.586 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.886    13.472    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.485    18.677    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]/C
                         clock pessimism              0.116    18.793    
                         clock uncertainty           -0.243    18.550    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    18.121    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.499ns  (logic 1.740ns (16.573%)  route 8.759ns (83.427%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.677 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.848     9.277    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.401 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[8]
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.131 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/O[3]
                         net (fo=2, routed)           0.954    11.085    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_4
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.306    11.391 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_5/O
                         net (fo=1, routed)           1.071    12.462    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_5_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.586 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.886    13.472    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.485    18.677    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]/C
                         clock pessimism              0.116    18.793    
                         clock uncertainty           -0.243    18.550    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    18.121    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.499ns  (logic 1.740ns (16.573%)  route 8.759ns (83.427%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.677 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         5.848     9.277    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aresetn
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.401 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.401    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[8]
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.802 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.131 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1/O[3]
                         net (fo=2, routed)           0.954    11.085    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt0_carry__1_n_4
    SLICE_X23Y52         LUT6 (Prop_lut6_I0_O)        0.306    11.391 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_5/O
                         net (fo=1, routed)           1.071    12.462    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_5_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.586 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.886    13.472    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt[31]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.485    18.677    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/s00_axi_aclk
    SLICE_X22Y56         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]/C
                         clock pessimism              0.116    18.793    
                         clock uncertainty           -0.243    18.550    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    18.121    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 0.608ns (5.857%)  route 9.773ns (94.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 18.682 - 16.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         6.163     9.592    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y48         LUT1 (Prop_lut1_I0_O)        0.152     9.744 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         3.610    13.354    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X22Y36         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.490    18.683    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y36         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.230    18.913    
                         clock uncertainty           -0.243    18.670    
    SLICE_X22Y36         FDRE (Setup_fdre_C_R)       -0.631    18.039    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         18.039    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.673%)  route 0.203ns (49.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.203     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[35]
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.829%)  route 0.222ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.560     0.901    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X22Y46         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[30]/Q
                         net (fo=1, routed)           0.222     1.264    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[30]
    SLICE_X17Y45         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.831     1.201    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.072     1.239    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.480%)  route 0.246ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.560     0.901    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X25Y44         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[23]/Q
                         net (fo=1, routed)           0.246     1.287    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[23]
    SLICE_X17Y45         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.831     1.201    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.070     1.237    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.985%)  route 0.209ns (62.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.560     0.901    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[31]/Q
                         net (fo=1, routed)           0.209     1.237    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[31]
    SLICE_X17Y43         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.831     1.201    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.017     1.184    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.313%)  route 0.243ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.243     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[16]
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.551%)  route 0.222ns (63.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.560     0.901    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/capteur_inst/distance_reg[27]/Q
                         net (fo=1, routed)           0.222     1.251    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/distance[27]
    SLICE_X17Y43         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.831     1.201    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.012     1.179    design_1_i/GyrocsopeSPI_0/U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/melangeur_0/U0/audio_in_4_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/melangeur_0/U0/audio_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.251ns (55.735%)  route 0.199ns (44.265%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.547     0.888    design_1_i/melangeur_0/U0/clk_in
    SLICE_X22Y25         FDRE                                         r  design_1_i/melangeur_0/U0/audio_in_4_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/melangeur_0/U0/audio_in_4_temp_reg[8]/Q
                         net (fo=3, routed)           0.199     1.228    design_1_i/melangeur_0/U0/audio_in_4_temp[8]
    SLICE_X15Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.273 r  design_1_i/melangeur_0/U0/audio_out[11]_i_8/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/melangeur_0/U0/audio_out[11]_i_8_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.338 r  design_1_i/melangeur_0/U0/audio_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.338    design_1_i/melangeur_0/U0/plusOp[9]
    SLICE_X15Y26         FDRE                                         r  design_1_i/melangeur_0/U0/audio_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.816     1.186    design_1_i/melangeur_0/U0/clk_in
    SLICE_X15Y26         FDRE                                         r  design_1_i/melangeur_0/U0/audio_out_reg[9]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.105     1.257    design_1_i/melangeur_0/U0/audio_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/melangeur_0/U0/audio_in_4_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/melangeur_0/U0/audio_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.249ns (55.297%)  route 0.201ns (44.703%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.548     0.889    design_1_i/melangeur_0/U0/clk_in
    SLICE_X22Y26         FDRE                                         r  design_1_i/melangeur_0/U0/audio_in_4_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/melangeur_0/U0/audio_in_4_temp_reg[10]/Q
                         net (fo=3, routed)           0.201     1.231    design_1_i/melangeur_0/U0/audio_in_4_temp[10]
    SLICE_X15Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  design_1_i/melangeur_0/U0/audio_out[11]_i_6/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/melangeur_0/U0/audio_out[11]_i_6_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.339 r  design_1_i/melangeur_0/U0/audio_out_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.339    design_1_i/melangeur_0/U0/plusOp[11]
    SLICE_X15Y26         FDRE                                         r  design_1_i/melangeur_0/U0/audio_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.816     1.186    design_1_i/melangeur_0/U0/clk_in
    SLICE_X15Y26         FDRE                                         r  design_1_i/melangeur_0/U0/audio_out_reg[11]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.105     1.257    design_1_i/melangeur_0/U0/audio_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.194     1.267    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y7     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y5     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X1Y11    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y9     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y7     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/ECRITRAMCOEF_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X6Y6     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X9Y8     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y8     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X10Y21   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X8Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       37.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.866ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 8.375ns (74.130%)  route 2.923ns (25.870%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.044 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5/O[1]
                         net (fo=2, routed)           1.127    13.171    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5_n_6
    SLICE_X17Y17         LUT2 (Prop_lut2_I0_O)        0.303    13.474 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3/O
                         net (fo=1, routed)           0.000    13.474    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.024 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.024    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.358 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    14.358    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.913    
                         clock uncertainty           -0.751    52.162    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)        0.062    52.224    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                 37.866    

Slack (MET) :             37.887ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.277ns  (logic 8.354ns (74.082%)  route 2.923ns (25.918%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.044 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5/O[1]
                         net (fo=2, routed)           1.127    13.171    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5_n_6
    SLICE_X17Y17         LUT2 (Prop_lut2_I0_O)        0.303    13.474 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3/O
                         net (fo=1, routed)           0.000    13.474    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.024 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.024    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.337 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.230    52.913    
                         clock uncertainty           -0.751    52.162    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)        0.062    52.224    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                 37.887    

Slack (MET) :             37.961ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.203ns  (logic 8.280ns (73.910%)  route 2.923ns (26.090%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.044 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5/O[1]
                         net (fo=2, routed)           1.127    13.171    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5_n_6
    SLICE_X17Y17         LUT2 (Prop_lut2_I0_O)        0.303    13.474 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3/O
                         net (fo=1, routed)           0.000    13.474    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.024 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.024    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.263 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[2]
                         net (fo=1, routed)           0.000    14.263    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[46]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                         clock pessimism              0.230    52.913    
                         clock uncertainty           -0.751    52.162    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)        0.062    52.224    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                 37.961    

Slack (MET) :             37.977ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.187ns  (logic 8.264ns (73.873%)  route 2.923ns (26.127%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.710    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.044 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5/O[1]
                         net (fo=2, routed)           1.127    13.171    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__5_n_6
    SLICE_X17Y17         LUT2 (Prop_lut2_I0_O)        0.303    13.474 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3/O
                         net (fo=1, routed)           0.000    13.474    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_i_3_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.024 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.024    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.247 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[0]
                         net (fo=1, routed)           0.000    14.247    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[44]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.490    52.682    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/C
                         clock pessimism              0.230    52.913    
                         clock uncertainty           -0.751    52.162    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)        0.062    52.224    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                 37.977    

Slack (MET) :             37.982ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 8.261ns (73.866%)  route 2.923ns (26.134%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.930 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.127    13.057    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X17Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.360 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.360    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.910 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.910    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.244 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[1]
                         net (fo=1, routed)           0.000    14.244    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[41]
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X17Y17         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                 37.982    

Slack (MET) :             38.003ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 8.240ns (73.817%)  route 2.923ns (26.183%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.930 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.127    13.057    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X17Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.360 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.360    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.910 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.910    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.223 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[3]
                         net (fo=1, routed)           0.000    14.223    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[43]
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X17Y17         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 38.003    

Slack (MET) :             38.077ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 8.166ns (73.642%)  route 2.923ns (26.358%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.930 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.127    13.057    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X17Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.360 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.360    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.910 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.910    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.149 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[2]
                         net (fo=1, routed)           0.000    14.149    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[42]
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X17Y17         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[42]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 38.077    

Slack (MET) :             38.093ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.073ns  (logic 8.150ns (73.604%)  route 2.923ns (26.396%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.685 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.596    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.930 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4/O[1]
                         net (fo=2, routed)           1.127    13.057    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__4_n_6
    SLICE_X17Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.360 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3/O
                         net (fo=1, routed)           0.000    13.360    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_i_3_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.910 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.910    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.133 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[0]
                         net (fo=1, routed)           0.000    14.133    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[40]
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.492    52.685    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/C
                         clock pessimism              0.230    52.915    
                         clock uncertainty           -0.751    52.164    
    SLICE_X17Y17         FDRE (Setup_fdre_C_D)        0.062    52.226    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]
  -------------------------------------------------------------------
                         required time                         52.226    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                 38.093    

Slack (MET) :             38.097ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.070ns  (logic 8.147ns (73.597%)  route 2.923ns (26.403%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.816 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.127    12.943    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X17Y15         LUT2 (Prop_lut2_I0_O)        0.303    13.246 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    13.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.796 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.796    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.130 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/O[1]
                         net (fo=1, routed)           0.000    14.130    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[37]
    SLICE_X17Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[37]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X17Y16         FDRE (Setup_fdre_C_D)        0.062    52.227    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[37]
  -------------------------------------------------------------------
                         required time                         52.227    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 38.097    

Slack (MET) :             38.118ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 8.126ns (73.547%)  route 2.923ns (26.453%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.753     3.061    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.787 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[4]
                         net (fo=2, routed)           1.794    10.580    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_101
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.254 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.482    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.816 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3/O[1]
                         net (fo=2, routed)           1.127    12.943    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__3_n_6
    SLICE_X17Y15         LUT2 (Prop_lut2_I0_O)        0.303    13.246 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3/O
                         net (fo=1, routed)           0.000    13.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_i_3_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.796 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.796    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.109 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/O[3]
                         net (fo=1, routed)           0.000    14.109    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[39]
    SLICE_X17Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X17Y16         FDRE (Setup_fdre_C_D)        0.062    52.227    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[39]
  -------------------------------------------------------------------
                         required time                         52.227    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                 38.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.366%)  route 0.200ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.897    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[21]/Q
                         net (fo=1, routed)           0.200     1.237    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[5]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.134    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.245%)  route 0.201ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.897    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[22]/Q
                         net (fo=1, routed)           0.201     1.238    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[6]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.134    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.245%)  route 0.201ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.897    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[23]/Q
                         net (fo=1, routed)           0.201     1.238    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[7]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.134    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/PmodMIC3_0/U0/audio_out_temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/PmodMIC3_0/U0/audio_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/PmodMIC3_0/U0/clk_in
    SLICE_X29Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/PmodMIC3_0/U0/audio_out_temp_reg[15]/Q
                         net (fo=2, routed)           0.067     1.108    design_1_i/PmodMIC3_0/U0/audio_out_temp[15]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.153 r  design_1_i/PmodMIC3_0/U0/audio_out[15]_i_2/O
                         net (fo=1, routed)           0.000     1.153    design_1_i/PmodMIC3_0/U0/audio_out[15]_i_2_n_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.825     1.195    design_1_i/PmodMIC3_0/U0/clk_in
    SLICE_X28Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_reg[15]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.120     1.033    design_1_i/PmodMIC3_0/U0/audio_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.639%)  route 0.203ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.897    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[28]/Q
                         net (fo=1, routed)           0.203     1.228    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[12]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.102     1.081    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/PmodMIC3_0/U0/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.140%)  route 0.343ns (70.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/PmodMIC3_0/U0/clk_in
    SLICE_X27Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/PmodMIC3_0/U0/audio_out_reg[1]/Q
                         net (fo=4, routed)           0.343     1.383    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_entree_fir[1]
    SLICE_X16Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.825     1.195    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X16Y15         FDRE (Hold_fdre_C_D)         0.075     1.236    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.721%)  route 0.254ns (64.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.897    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[17]/Q
                         net (fo=1, routed)           0.254     1.291    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[1]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.134    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/PmodMIC3_0/U0/audio_out_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/PmodMIC3_0/U0/audio_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.511%)  route 0.128ns (47.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/PmodMIC3_0/U0/clk_in
    SLICE_X29Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/PmodMIC3_0/U0/audio_out_temp_reg[8]/Q
                         net (fo=2, routed)           0.128     1.168    design_1_i/PmodMIC3_0/U0/audio_out_temp[8]
    SLICE_X27Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.825     1.195    design_1_i/PmodMIC3_0/U0/clk_in
    SLICE_X27Y15         FDRE                                         r  design_1_i/PmodMIC3_0/U0/audio_out_reg[8]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.078     1.010    design_1_i/PmodMIC3_0/U0/audio_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.775%)  route 0.126ns (47.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/Q
                         net (fo=2, routed)           0.126     1.167    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[32]
    SLICE_X15Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.824     1.194    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y16         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.075     1.007    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.774%)  route 0.126ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/Q
                         net (fo=2, routed)           0.126     1.167    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[33]
    SLICE_X14Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X14Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                         clock pessimism             -0.262     0.934    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.071     1.005    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y2   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y2   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y3   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y3   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y5   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y5   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y6   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y5   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y5   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y6   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y10  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y10  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y10  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y10  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X17Y9   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y6   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y8   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y9   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           96  Failing Endpoints,  Worst Slack       -2.974ns,  Total Violation     -246.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.364ns  (logic 0.419ns (12.456%)  route 2.945ns (87.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 354.779 - 352.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 352.979 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.671   352.979    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X14Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.419   353.398 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/Q
                         net (fo=1, routed)           2.945   356.343    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[1]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.587   354.779    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.779    
                         clock uncertainty           -0.788   353.991    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.622   353.369    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.369    
                         arrival time                        -356.343    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.307ns  (logic 0.419ns (12.670%)  route 2.888ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 354.779 - 352.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 352.984 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.676   352.984    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419   353.403 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/Q
                         net (fo=1, routed)           2.888   356.291    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[8]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.587   354.779    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.779    
                         clock uncertainty           -0.788   353.991    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625   353.366    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.366    
                         arrival time                        -356.291    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.314ns  (logic 0.419ns (12.644%)  route 2.895ns (87.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 352.964 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.656   352.964    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y20         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.419   353.383 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/Q
                         net (fo=1, routed)           2.895   356.278    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[12]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.622   353.360    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.360    
                         arrival time                        -356.278    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.471ns  (logic 0.456ns (13.136%)  route 3.015ns (86.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 352.974 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.666   352.974    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X23Y11         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.456   353.430 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/Q
                         net (fo=1, routed)           3.015   356.445    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[1]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450   353.532    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.532    
                         arrival time                        -356.445    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.304ns  (logic 0.419ns (12.682%)  route 2.885ns (87.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 354.784 - 352.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 352.977 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.669   352.977    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.419   353.396 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/Q
                         net (fo=4, routed)           2.885   356.281    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3[15]
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.592   354.784    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.784    
                         clock uncertainty           -0.788   353.996    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.622   353.374    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.374    
                         arrival time                        -356.281    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.304ns  (logic 0.419ns (12.682%)  route 2.885ns (87.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 354.784 - 352.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 352.977 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.669   352.977    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.419   353.396 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/Q
                         net (fo=4, routed)           2.885   356.281    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3[15]
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.592   354.784    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.784    
                         clock uncertainty           -0.788   353.996    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.622   353.374    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.374    
                         arrival time                        -356.281    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.881ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.264ns  (logic 0.478ns (14.644%)  route 2.786ns (85.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 352.972 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.664   352.972    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.478   353.450 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/Q
                         net (fo=1, routed)           2.786   356.236    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[9]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.627   353.355    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.355    
                         arrival time                        -356.236    
  -------------------------------------------------------------------
                         slack                                 -2.881    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.270ns  (logic 0.419ns (12.815%)  route 2.851ns (87.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 354.770 - 352.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 352.964 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.656   352.964    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y20         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.419   353.383 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/Q
                         net (fo=1, routed)           2.851   356.234    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[14]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.578   354.770    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.770    
                         clock uncertainty           -0.788   353.982    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.625   353.357    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.357    
                         arrival time                        -356.234    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.253ns  (logic 0.478ns (14.695%)  route 2.775ns (85.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 354.774 - 352.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 352.982 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.674   352.982    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.478   353.460 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/Q
                         net (fo=1, routed)           2.775   356.235    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[3]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.582   354.774    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.774    
                         clock uncertainty           -0.788   353.986    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.622   353.364    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.364    
                         arrival time                        -356.235    
  -------------------------------------------------------------------
                         slack                                 -2.871    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.374ns  (logic 0.580ns (17.189%)  route 2.794ns (82.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 354.784 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456   353.434 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.333   354.767    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y18         LUT4 (Prop_lut4_I0_O)        0.124   354.891 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg_i_1__1/O
                         net (fo=2, routed)           1.462   356.352    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/CEB2
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.592   354.784    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.784    
                         clock uncertainty           -0.788   353.996    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514   353.482    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.482    
                         arrival time                        -356.352    
  -------------------------------------------------------------------
                         slack                                 -2.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.033%)  route 1.139ns (85.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.139     2.180    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.225 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.225    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[0]
    SLICE_X11Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.824     1.194    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X11Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.788     1.982    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.091     2.073    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.186ns (13.939%)  route 1.148ns (86.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y21         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.148     2.186    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X11Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.231 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.231    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/p_0_in[1]
    SLICE_X11Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X11Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.092     2.071    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.928%)  route 1.149ns (86.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y21         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.149     2.187    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X11Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.232 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.232    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/p_0_in[0]
    SLICE_X11Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X11Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.091     2.070    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.186ns (13.831%)  route 1.159ns (86.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.159     2.199    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.244 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_i_1__1/O
                         net (fo=1, routed)           0.000     2.244    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_i_1__1_n_0
    SLICE_X11Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.824     1.194    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X11Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.788     1.982    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.092     2.074    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.164ns (11.549%)  route 1.256ns (88.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.562     0.903    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/Q
                         net (fo=1, routed)           1.256     2.323    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[9]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.909     1.279    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.279    
                         clock uncertainty            0.788     2.067    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     2.149    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.128ns (9.282%)  route 1.251ns (90.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/Q
                         net (fo=1, routed)           1.251     2.281    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[6]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.915     1.285    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.285    
                         clock uncertainty            0.788     2.073    
    DSP48_X0Y7           DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.029     2.102    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.186ns (13.722%)  route 1.170ns (86.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.170     2.210    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.255 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[1]
    SLICE_X11Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.824     1.194    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X11Y19         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.788     1.982    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.092     2.074    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.141ns (9.738%)  route 1.307ns (90.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X14Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[12]/Q
                         net (fo=1, routed)           1.307     2.347    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[12]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.915     1.285    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.285    
                         clock uncertainty            0.788     2.073    
    DSP48_X0Y7           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     2.155    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.148ns (10.639%)  route 1.243ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.897    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y14         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/Q
                         net (fo=1, routed)           1.243     2.288    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[9]
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.909     1.279    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.279    
                         clock uncertainty            0.788     2.067    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.028     2.095    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.128ns (9.196%)  route 1.264ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y14         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/Q
                         net (fo=1, routed)           1.264     2.294    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[4]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.915     1.285    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.285    
                         clock uncertainty            0.788     2.073    
    DSP48_X0Y7           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.028     2.101    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          860  Failing Endpoints,  Worst Slack       -3.722ns,  Total Violation    -2335.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.131ns  (logic 0.704ns (17.041%)  route 3.427ns (82.959%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.315    55.104    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.502    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y13         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.906    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    51.382    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]
  -------------------------------------------------------------------
                         required time                         51.382    
                         arrival time                         -55.104    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.311    55.100    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.501    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.905    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    51.381    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -55.100    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.311    55.100    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.501    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.905    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    51.381    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -55.100    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.311    55.100    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.501    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.905    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    51.381    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -55.100    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.311    55.100    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.501    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.905    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    51.381    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -55.100    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.311    55.100    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.501    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.905    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    51.381    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -55.100    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.127ns  (logic 0.704ns (17.056%)  route 3.423ns (82.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.352    52.781    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    52.905 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.761    53.666    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.790 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.311    55.100    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.501    52.694    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
                         clock pessimism              0.000    52.694    
                         clock uncertainty           -0.788    51.905    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    51.381    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         51.381    
                         arrival time                         -55.100    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.090ns  (logic 0.704ns (17.214%)  route 3.386ns (82.786%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.083    52.512    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y13         LUT5 (Prop_lut5_I4_O)        0.124    52.636 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.938    53.575    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X19Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.699 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.364    55.063    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X21Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X21Y14         FDRE (Setup_fdre_C_R)       -0.429    51.469    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         51.469    
                         arrival time                         -55.063    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.090ns  (logic 0.704ns (17.214%)  route 3.386ns (82.786%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.083    52.512    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y13         LUT5 (Prop_lut5_I4_O)        0.124    52.636 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.938    53.575    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X19Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.699 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.364    55.063    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X21Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X21Y14         FDRE (Setup_fdre_C_R)       -0.429    51.469    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]
  -------------------------------------------------------------------
                         required time                         51.469    
                         arrival time                         -55.063    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.090ns  (logic 0.704ns (17.214%)  route 3.386ns (82.786%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.083    52.512    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y13         LUT5 (Prop_lut5_I4_O)        0.124    52.636 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.938    53.575    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X19Y14         LUT3 (Prop_lut3_I2_O)        0.124    53.699 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.364    55.063    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X21Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y14         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X21Y14         FDRE (Setup_fdre_C_R)       -0.429    51.469    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]
  -------------------------------------------------------------------
                         required time                         51.469    
                         arrival time                         -55.063    
  -------------------------------------------------------------------
                         slack                                 -3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.128ns (9.766%)  route 1.183ns (90.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.183     2.210    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.866     1.236    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.788     2.025    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     2.154    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.141ns (10.325%)  route 1.225ns (89.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.225     2.265    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.866     1.236    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.788     2.025    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.208    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.164ns (11.968%)  route 1.206ns (88.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.555     0.896    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y16         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.206     2.266    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.866     1.236    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.788     2.025    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.208    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.141ns (10.490%)  route 1.203ns (89.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.589     0.930    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y9          FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/Q
                         net (fo=1, routed)           1.203     2.274    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[2]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.872     1.242    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.788     2.031    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.214    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.148ns (11.247%)  route 1.168ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y15          FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.168     2.218    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.869     1.239    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.788     2.028    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     2.158    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.141ns (10.292%)  route 1.229ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y15         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/Q
                         net (fo=1, routed)           1.229     2.269    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[0]
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.866     1.236    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.788     2.025    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.208    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.148ns (11.234%)  route 1.169ns (88.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y15          FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/Q
                         net (fo=1, routed)           1.169     2.220    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[4]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.869     1.239    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.788     2.028    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     2.158    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.128ns (9.713%)  route 1.190ns (90.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y15          FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.190     2.220    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.869     1.239    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.239    
                         clock uncertainty            0.788     2.028    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     2.158    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.141ns (10.458%)  route 1.207ns (89.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.588     0.929    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y10         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/Q
                         net (fo=1, routed)           1.207     2.277    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[0]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.872     1.242    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.788     2.031    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.214    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.164ns (11.920%)  route 1.212ns (88.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.566     0.907    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y5           FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.212     2.282    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.876     1.246    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.788     2.035    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.218    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.689%)  route 1.976ns (77.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.656     4.095    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.320     5.539    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y35         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.495    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y35         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/C
                         clock pessimism              0.230    18.918    
                         clock uncertainty           -0.243    18.675    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.319    18.356    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 12.817    

Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.689%)  route 1.976ns (77.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.656     4.095    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.320     5.539    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y35         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.495    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y35         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/C
                         clock pessimism              0.230    18.918    
                         clock uncertainty           -0.243    18.675    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.319    18.356    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 12.817    

Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.689%)  route 1.976ns (77.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.656     4.095    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.320     5.539    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y35         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.495    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y35         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/C
                         clock pessimism              0.230    18.918    
                         clock uncertainty           -0.243    18.675    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.319    18.356    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 12.817    

Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.689%)  route 1.976ns (77.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.656     4.095    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.320     5.539    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y35         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.495    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y35         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/C
                         clock pessimism              0.230    18.918    
                         clock uncertainty           -0.243    18.675    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.319    18.356    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 12.817    

Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.579%)  route 1.880ns (76.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 18.699 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.292     3.731    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.855 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.588     5.443    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y43         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.507    18.700    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y43         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/C
                         clock pessimism              0.230    18.930    
                         clock uncertainty           -0.243    18.687    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405    18.282    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.579%)  route 1.880ns (76.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 18.699 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.292     3.731    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.855 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.588     5.443    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y43         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.507    18.700    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y43         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/C
                         clock pessimism              0.230    18.930    
                         clock uncertainty           -0.243    18.687    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405    18.282    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.579%)  route 1.880ns (76.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 18.699 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.292     3.731    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.855 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.588     5.443    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y43         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.507    18.700    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y43         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]/C
                         clock pessimism              0.230    18.930    
                         clock uncertainty           -0.243    18.687    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405    18.282    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.579%)  route 1.880ns (76.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 18.699 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.292     3.731    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.855 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.588     5.443    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X13Y43         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.507    18.700    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X13Y43         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]/C
                         clock pessimism              0.230    18.930    
                         clock uncertainty           -0.243    18.687    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405    18.282    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             13.015ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.589%)  route 1.779ns (75.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.656     4.095    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.123     5.342    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y36         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.495    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y36         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/C
                         clock pessimism              0.230    18.918    
                         clock uncertainty           -0.243    18.675    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.319    18.356    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                 13.015    

Slack (MET) :             13.015ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.589%)  route 1.779ns (75.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 18.688 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.675     2.983    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.656     4.095    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.123     5.342    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y36         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.495    18.688    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y36         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/C
                         clock pessimism              0.230    18.918    
                         clock uncertainty           -0.243    18.675    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.319    18.356    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                 13.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.346%)  route 0.356ns (65.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.128     1.444    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y41         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y41         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.346%)  route 0.356ns (65.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.128     1.444    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y41         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y41         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.346%)  route 0.356ns (65.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.128     1.444    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y41         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y41         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.346%)  route 0.356ns (65.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.128     1.444    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y41         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y41         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.192     1.508    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y40         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y40         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.192     1.508    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y40         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y40         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.192     1.508    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y40         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y40         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.192     1.508    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y40         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y40         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.392%)  route 0.447ns (70.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.220     1.535    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y42         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y42         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.392%)  route 0.447ns (70.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.562     0.903    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.227     1.271    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.220     1.535    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X16Y42         FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.830     1.200    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X16Y42         FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :           48  Failing Endpoints,  Worst Slack       -2.693ns,  Total Violation     -120.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.693ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.218ns  (logic 0.580ns (18.023%)  route 2.638ns (81.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.380    52.809    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X16Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.933 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.258    54.191    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y10         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.499    52.692    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y10         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.788    51.903    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    51.498    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         51.498    
                         arrival time                         -54.191    
  -------------------------------------------------------------------
                         slack                                 -2.693    

Slack (VIOLATED) :        -2.693ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.218ns  (logic 0.580ns (18.023%)  route 2.638ns (81.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.380    52.809    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X16Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.933 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.258    54.191    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y10         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.499    52.692    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y10         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.788    51.903    
    SLICE_X15Y10         FDCE (Recov_fdce_C_CLR)     -0.405    51.498    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         51.498    
                         arrival time                         -54.191    
  -------------------------------------------------------------------
                         slack                                 -2.693    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.208ns  (logic 0.580ns (18.082%)  route 2.628ns (81.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.213    52.642    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.766 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.414    54.181    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X16Y13         FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y13         FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X16Y13         FDCE (Recov_fdce_C_CLR)     -0.361    51.538    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]
  -------------------------------------------------------------------
                         required time                         51.538    
                         arrival time                         -54.181    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.641ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.204ns  (logic 0.580ns (18.103%)  route 2.624ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.225    52.654    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.778 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.399    54.177    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X24Y10         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y10         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000    52.686    
                         clock uncertainty           -0.788    51.897    
    SLICE_X24Y10         FDCE (Recov_fdce_C_CLR)     -0.361    51.536    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         51.536    
                         arrival time                         -54.177    
  -------------------------------------------------------------------
                         slack                                 -2.641    

Slack (VIOLATED) :        -2.641ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.204ns  (logic 0.580ns (18.103%)  route 2.624ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.225    52.654    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.124    52.778 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.399    54.177    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X24Y10         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X24Y10         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000    52.686    
                         clock uncertainty           -0.788    51.897    
    SLICE_X24Y10         FDCE (Recov_fdce_C_CLR)     -0.361    51.536    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         51.536    
                         arrival time                         -54.177    
  -------------------------------------------------------------------
                         slack                                 -2.641    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.146ns  (logic 0.580ns (18.436%)  route 2.566ns (81.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.213    52.642    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.766 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.353    54.119    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y15         FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y15         FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X15Y15         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.119    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.146ns  (logic 0.580ns (18.436%)  route 2.566ns (81.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.213    52.642    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.766 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.353    54.119    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y15         FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y15         FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X15Y15         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.119    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.146ns  (logic 0.580ns (18.436%)  route 2.566ns (81.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.213    52.642    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X21Y12         LUT1 (Prop_lut1_I0_O)        0.124    52.766 f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.353    54.119    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X15Y15         FDCE                                         f  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X15Y15         FDCE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X15Y15         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.119    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.128ns  (logic 0.580ns (18.545%)  route 2.548ns (81.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.217    52.646    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.124    52.770 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.331    54.101    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y13         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y13         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X26Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.493    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         51.493    
                         arrival time                         -54.101    
  -------------------------------------------------------------------
                         slack                                 -2.607    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.128ns  (logic 0.580ns (18.545%)  route 2.548ns (81.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         1.217    52.646    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.124    52.770 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.331    54.101    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y13         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y13         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X26Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.493    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         51.493    
                         arrival time                         -54.101    
  -------------------------------------------------------------------
                         slack                                 -2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.186ns (15.050%)  route 1.050ns (84.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.550     2.133    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y16         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.821     1.191    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X25Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.887    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.186ns (15.050%)  route 1.050ns (84.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.550     2.133    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y16         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.821     1.191    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X25Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.887    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.186ns (15.050%)  route 1.050ns (84.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.550     2.133    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y16         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.821     1.191    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X25Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.887    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.186ns (15.050%)  route 1.050ns (84.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.550     2.133    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y16         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.821     1.191    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X25Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.887    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.825%)  route 1.069ns (85.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.569     2.152    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y14         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y14         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.788     1.981    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.889    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.825%)  route 1.069ns (85.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.569     2.152    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y14         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y14         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.788     1.981    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.889    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.825%)  route 1.069ns (85.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.569     2.152    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y14         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y14         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.788     1.981    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.889    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.825%)  route 1.069ns (85.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.569     2.152    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y14         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y14         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.788     1.981    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.889    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.186ns (14.825%)  route 1.069ns (85.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.569     2.152    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X25Y14         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.823     1.193    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X25Y14         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.788     1.981    
    SLICE_X25Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.889    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.536%)  route 1.094ns (85.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X23Y12         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=158, routed)         0.500     1.538    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.583 f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.594     2.177    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X26Y13         FDCE                                         f  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X26Y13         FDCE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X26Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.285    





